Analysis & Synthesis report for DMA
Sun Apr 30 16:58:38 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE10_LITE_Golden_Top|dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|state
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for dma:u0|dma_data_destination:data_destination|altsyncram:the_altsyncram|altsyncram_v8k1:auto_generated|altsyncram_ioe2:altsyncram1
 19. Source assignments for dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator
 20. Source assignments for dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enable_register_synchronizer
 21. Source assignments for dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enabled_synchronizer
 22. Source assignments for dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:aso_ready_synchronizer
 23. Source assignments for dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:asi_valid_synchronizer
 24. Source assignments for dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_reset_synchronizer:asi_reset_controller
 25. Source assignments for dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser|altera_std_synchronizer:synchronizer
 26. Source assignments for dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser|altera_std_synchronizer:synchronizer
 27. Source assignments for dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 28. Source assignments for dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 29. Source assignments for dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated
 30. Source assignments for dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated
 31. Source assignments for dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7d01:auto_generated|a_dpfifo_q401:dpfifo|altsyncram_jlg1:FIFOram
 32. Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated
 33. Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_vkc1:auto_generated
 34. Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_bht_module:dma_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated
 35. Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated
 36. Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated
 37. Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_pqb1:auto_generated
 38. Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated
 39. Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated
 40. Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug
 41. Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 42. Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1
 43. Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break
 44. Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_itrace:the_dma_nios2_gen2_0_cpu_nios2_oci_itrace
 45. Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_im:the_dma_nios2_gen2_0_cpu_nios2_oci_im
 46. Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem
 47. Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated
 48. Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck
 49. Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 50. Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3
 51. Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk
 52. Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 53. Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5
 54. Source assignments for dma:u0|dma_ocram:ocram|altsyncram:the_altsyncram|altsyncram_a3f1:auto_generated
 55. Source assignments for dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_demux:cmd_demux
 56. Source assignments for dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 57. Source assignments for dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 58. Source assignments for dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_demux_001:rsp_demux
 59. Source assignments for dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_demux_001:rsp_demux_001
 60. Source assignments for dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 61. Source assignments for dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 62. Source assignments for dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_demux_001:rsp_demux_004
 63. Source assignments for dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_demux_003:rsp_demux_005
 64. Source assignments for dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_demux_003:rsp_demux_006
 65. Source assignments for dma:u0|altera_reset_controller:rst_controller
 66. Source assignments for dma:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 67. Source assignments for dma:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 68. Source assignments for dma:u0|altera_reset_controller:rst_controller_001
 69. Source assignments for dma:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 70. Source assignments for dma:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 71. Parameter Settings for User Entity Instance: dma:u0|dma_data_destination:data_destination
 72. Parameter Settings for User Entity Instance: dma:u0|dma_data_destination:data_destination|altsyncram:the_altsyncram
 73. Parameter Settings for User Entity Instance: dma:u0|dma_data_source:data_source
 74. Parameter Settings for User Entity Instance: dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator
 75. Parameter Settings for User Entity Instance: dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enable_register_synchronizer
 76. Parameter Settings for User Entity Instance: dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enabled_synchronizer
 77. Parameter Settings for User Entity Instance: dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:aso_ready_synchronizer
 78. Parameter Settings for User Entity Instance: dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:asi_valid_synchronizer
 79. Parameter Settings for User Entity Instance: dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_reset_synchronizer:asi_reset_controller
 80. Parameter Settings for User Entity Instance: dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser
 81. Parameter Settings for User Entity Instance: dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser
 82. Parameter Settings for User Entity Instance: dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser|altera_std_synchronizer:synchronizer
 83. Parameter Settings for User Entity Instance: dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser
 84. Parameter Settings for User Entity Instance: dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser|altera_std_synchronizer:synchronizer
 85. Parameter Settings for User Entity Instance: dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w|scfifo:wfifo
 86. Parameter Settings for User Entity Instance: dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r|scfifo:rfifo
 87. Parameter Settings for User Entity Instance: dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal
 88. Parameter Settings for User Entity Instance: dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers
 89. Parameter Settings for User Entity Instance: dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|write_signal_breakout:the_write_signal_breakout
 90. Parameter Settings for User Entity Instance: dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|read_signal_breakout:the_read_signal_breakout
 91. Parameter Settings for User Entity Instance: dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO
 92. Parameter Settings for User Entity Instance: dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram
 93. Parameter Settings for User Entity Instance: dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO
 94. Parameter Settings for User Entity Instance: dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram
 95. Parameter Settings for User Entity Instance: dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block
 96. Parameter Settings for User Entity Instance: dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|response_block:the_response_block
 97. Parameter Settings for User Entity Instance: dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal
 98. Parameter Settings for User Entity Instance: dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo
 99. Parameter Settings for User Entity Instance: dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|ST_to_MM_Adapter:the_ST_to_MM_Adapter
100. Parameter Settings for User Entity Instance: dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|byte_enable_generator:the_byte_enable_generator
101. Parameter Settings for User Entity Instance: dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|write_burst_control:the_write_burst_control
102. Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data
103. Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram
104. Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag
105. Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram
106. Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_bht_module:dma_nios2_gen2_0_cpu_bht
107. Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_bht_module:dma_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram
108. Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a
109. Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
110. Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b
111. Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
112. Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1
113. Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
114. Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2
115. Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
116. Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3
117. Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
118. Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag
119. Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram
120. Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data
121. Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram
122. Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim
123. Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram
124. Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
125. Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1
126. Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram
127. Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
128. Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
129. Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3
130. Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
131. Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5
132. Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:dma_nios2_gen2_0_cpu_debug_slave_phy
133. Parameter Settings for User Entity Instance: dma:u0|dma_ocram:ocram
134. Parameter Settings for User Entity Instance: dma:u0|dma_ocram:ocram|altsyncram:the_altsyncram
135. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
136. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:msgdma_0_mm_write_translator
137. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
138. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
139. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_csr_translator
140. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_source_csr_slave_translator
141. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
142. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator
143. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ocram_s1_translator
144. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_destination_s1_translator
145. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
146. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:msgdma_0_mm_write_agent
147. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
148. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
149. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
150. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
151. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_csr_agent
152. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor
153. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo
154. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_source_csr_slave_agent
155. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_source_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor
156. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo
157. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
158. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
159. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
160. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent
161. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor
162. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo
163. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ocram_s1_agent
164. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ocram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
165. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo
166. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_destination_s1_agent
167. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_destination_s1_agent|altera_merlin_burst_uncompressor:uncompressor
168. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo
169. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router:router|dma_mm_interconnect_0_router_default_decode:the_default_decode
170. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_001:router_001|dma_mm_interconnect_0_router_001_default_decode:the_default_decode
171. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_002:router_002|dma_mm_interconnect_0_router_002_default_decode:the_default_decode
172. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_003:router_003|dma_mm_interconnect_0_router_003_default_decode:the_default_decode
173. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_003:router_004|dma_mm_interconnect_0_router_003_default_decode:the_default_decode
174. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_003:router_005|dma_mm_interconnect_0_router_003_default_decode:the_default_decode
175. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_006:router_006|dma_mm_interconnect_0_router_006_default_decode:the_default_decode
176. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_007:router_007|dma_mm_interconnect_0_router_007_default_decode:the_default_decode
177. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_006:router_008|dma_mm_interconnect_0_router_006_default_decode:the_default_decode
178. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_009:router_009|dma_mm_interconnect_0_router_009_default_decode:the_default_decode
179. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter
180. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter
181. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
182. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
183. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb
184. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
185. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb
186. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
187. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
188. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
189. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb
190. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
191. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter
192. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
193. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_rsp_width_adapter
194. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
195. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
196. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
197. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
198. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004
199. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
200. Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
201. Parameter Settings for User Entity Instance: dma:u0|altera_reset_controller:rst_controller
202. Parameter Settings for User Entity Instance: dma:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
203. Parameter Settings for User Entity Instance: dma:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
204. Parameter Settings for User Entity Instance: dma:u0|altera_reset_controller:rst_controller_001
205. Parameter Settings for User Entity Instance: dma:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
206. Parameter Settings for User Entity Instance: dma:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
207. Parameter Settings for Inferred Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0
208. Parameter Settings for Inferred Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0
209. Parameter Settings for Inferred Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0
210. altsyncram Parameter Settings by Entity Instance
211. scfifo Parameter Settings by Entity Instance
212. lpm_mult Parameter Settings by Entity Instance
213. Port Connectivity Checks: "dma:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
214. Port Connectivity Checks: "dma:u0|altera_reset_controller:rst_controller_001"
215. Port Connectivity Checks: "dma:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
216. Port Connectivity Checks: "dma:u0|altera_reset_controller:rst_controller"
217. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_rsp_width_adapter"
218. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
219. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter"
220. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
221. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
222. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
223. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_009:router_009|dma_mm_interconnect_0_router_009_default_decode:the_default_decode"
224. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_007:router_007|dma_mm_interconnect_0_router_007_default_decode:the_default_decode"
225. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_006:router_006|dma_mm_interconnect_0_router_006_default_decode:the_default_decode"
226. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_003:router_003|dma_mm_interconnect_0_router_003_default_decode:the_default_decode"
227. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_002:router_002|dma_mm_interconnect_0_router_002_default_decode:the_default_decode"
228. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_001:router_001|dma_mm_interconnect_0_router_001_default_decode:the_default_decode"
229. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router:router|dma_mm_interconnect_0_router_default_decode:the_default_decode"
230. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo"
231. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_destination_s1_agent"
232. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo"
233. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ocram_s1_agent"
234. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo"
235. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent"
236. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
237. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
238. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo"
239. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_source_csr_slave_agent"
240. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo"
241. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_csr_agent"
242. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
243. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
244. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
245. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:msgdma_0_mm_write_agent"
246. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
247. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_destination_s1_translator"
248. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ocram_s1_translator"
249. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator"
250. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
251. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_source_csr_slave_translator"
252. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_csr_translator"
253. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
254. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
255. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:msgdma_0_mm_write_translator"
256. Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
257. Port Connectivity Checks: "dma:u0|dma_ocram:ocram"
258. Port Connectivity Checks: "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:dma_nios2_gen2_0_cpu_debug_slave_phy"
259. Port Connectivity Checks: "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5"
260. Port Connectivity Checks: "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
261. Port Connectivity Checks: "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_pib:the_dma_nios2_gen2_0_cpu_nios2_oci_pib"
262. Port Connectivity Checks: "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_fifo:the_dma_nios2_gen2_0_cpu_nios2_oci_fifo|dma_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_dma_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
263. Port Connectivity Checks: "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_dtrace:the_dma_nios2_gen2_0_cpu_nios2_oci_dtrace|dma_nios2_gen2_0_cpu_nios2_oci_td_mode:dma_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
264. Port Connectivity Checks: "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_itrace:the_dma_nios2_gen2_0_cpu_nios2_oci_itrace"
265. Port Connectivity Checks: "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_dbrk:the_dma_nios2_gen2_0_cpu_nios2_oci_dbrk"
266. Port Connectivity Checks: "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_xbrk:the_dma_nios2_gen2_0_cpu_nios2_oci_xbrk"
267. Port Connectivity Checks: "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug"
268. Port Connectivity Checks: "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci"
269. Port Connectivity Checks: "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl"
270. Port Connectivity Checks: "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell"
271. Port Connectivity Checks: "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_test_bench:the_dma_nios2_gen2_0_cpu_test_bench"
272. Port Connectivity Checks: "dma:u0|dma_nios2_gen2_0:nios2_gen2_0"
273. Port Connectivity Checks: "dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|write_burst_control:the_write_burst_control"
274. Port Connectivity Checks: "dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|byte_enable_generator:the_byte_enable_generator"
275. Port Connectivity Checks: "dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal"
276. Port Connectivity Checks: "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block"
277. Port Connectivity Checks: "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO"
278. Port Connectivity Checks: "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|read_signal_breakout:the_read_signal_breakout"
279. Port Connectivity Checks: "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|write_signal_breakout:the_write_signal_breakout"
280. Port Connectivity Checks: "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal"
281. Port Connectivity Checks: "dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic"
282. Port Connectivity Checks: "dma:u0|dma_jtag_uart_0:jtag_uart_0"
283. Port Connectivity Checks: "dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser"
284. Port Connectivity Checks: "dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser"
285. Port Connectivity Checks: "dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator"
286. Port Connectivity Checks: "dma:u0|dma_data_destination:data_destination"
287. In-System Memory Content Editor Settings
288. Post-Synthesis Netlist Statistics for Top Partition
289. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
290. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
291. Elapsed Time Per Partition
292. Analysis & Synthesis Messages
293. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Apr 30 16:58:38 2023          ;
; Quartus Prime Version              ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                      ; DMA                                            ;
; Top-level Entity Name              ; DE10_LITE_Golden_Top                           ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 5,011                                          ;
;     Total combinational functions  ; 4,124                                          ;
;     Dedicated logic registers      ; 2,679                                          ;
; Total registers                    ; 2679                                           ;
; Total pins                         ; 185                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 428,992                                        ;
; Embedded Multiplier 9-bit elements ; 6                                              ;
; Total PLLs                         ; 0                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+------------------------------------------------------------------+----------------------+--------------------+
; Option                                                           ; Setting              ; Default Value      ;
+------------------------------------------------------------------+----------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES     ;                    ;
; Top-level entity name                                            ; DE10_LITE_Golden_Top ; DMA                ;
; Family name                                                      ; MAX 10               ; Cyclone V          ;
; Use smart compilation                                            ; Off                  ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                   ; On                 ;
; Enable compact report table                                      ; Off                  ; Off                ;
; Restructure Multiplexers                                         ; Auto                 ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                  ; Off                ;
; Preserve fewer node names                                        ; On                   ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable               ; Enable             ;
; Verilog Version                                                  ; Verilog_2001         ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993            ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                 ; Auto               ;
; Safe State Machine                                               ; Off                  ; Off                ;
; Extract Verilog State Machines                                   ; On                   ; On                 ;
; Extract VHDL State Machines                                      ; On                   ; On                 ;
; Ignore Verilog initial constructs                                ; Off                  ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                 ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                  ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                   ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                   ; On                 ;
; Parallel Synthesis                                               ; On                   ; On                 ;
; DSP Block Balancing                                              ; Auto                 ; Auto               ;
; NOT Gate Push-Back                                               ; On                   ; On                 ;
; Power-Up Don't Care                                              ; On                   ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                  ; Off                ;
; Remove Duplicate Registers                                       ; On                   ; On                 ;
; Ignore CARRY Buffers                                             ; Off                  ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                  ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                  ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                  ; Off                ;
; Ignore LCELL Buffers                                             ; Off                  ; Off                ;
; Ignore SOFT Buffers                                              ; On                   ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                  ; Off                ;
; Optimization Technique                                           ; Balanced             ; Balanced           ;
; Carry Chain Length                                               ; 70                   ; 70                 ;
; Auto Carry Chains                                                ; On                   ; On                 ;
; Auto Open-Drain Pins                                             ; On                   ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                  ; Off                ;
; Auto ROM Replacement                                             ; On                   ; On                 ;
; Auto RAM Replacement                                             ; On                   ; On                 ;
; Auto DSP Block Replacement                                       ; On                   ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                 ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                 ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                   ; On                 ;
; Strict RAM Replacement                                           ; Off                  ; Off                ;
; Allow Synchronous Control Signals                                ; On                   ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                  ; Off                ;
; Auto RAM Block Balancing                                         ; On                   ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                  ; Off                ;
; Auto Resource Sharing                                            ; Off                  ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                  ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                  ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                  ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                   ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                  ; Off                ;
; Timing-Driven Synthesis                                          ; On                   ; On                 ;
; Report Parameter Settings                                        ; On                   ; On                 ;
; Report Source Assignments                                        ; On                   ; On                 ;
; Report Connectivity Checks                                       ; On                   ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                  ; Off                ;
; Synchronization Register Chain Length                            ; 2                    ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation   ; Normal compilation ;
; HDL message level                                                ; Level2               ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                  ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                 ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                 ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                  ; 100                ;
; Clock MUX Protection                                             ; On                   ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                  ; Off                ;
; Block Design Naming                                              ; Auto                 ; Auto               ;
; SDC constraint protection                                        ; Off                  ; Off                ;
; Synthesis Effort                                                 ; Auto                 ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                   ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                  ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium               ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                 ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                   ; On                 ;
+------------------------------------------------------------------+----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                        ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                       ; Library     ;
+-----------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------+
; dma/synthesis/dma.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/dma.v                                                                     ; dma         ;
; dma/synthesis/submodules/altera_reset_controller.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_reset_controller.v                                      ; dma         ;
; dma/synthesis/submodules/altera_reset_synchronizer.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_reset_synchronizer.v                                    ; dma         ;
; dma/synthesis/submodules/dma_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_irq_mapper.sv                                              ; dma         ;
; dma/synthesis/submodules/dma_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v                                        ; dma         ;
; dma/synthesis/submodules/dma_mm_interconnect_0_avalon_st_adapter_004.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_avalon_st_adapter_004.v                  ; dma         ;
; dma/synthesis/submodules/dma_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; dma         ;
; dma/synthesis/submodules/dma_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_avalon_st_adapter.v                      ; dma         ;
; dma/synthesis/submodules/dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; dma         ;
; dma/synthesis/submodules/altera_merlin_width_adapter.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_merlin_width_adapter.sv                                 ; dma         ;
; dma/synthesis/submodules/altera_merlin_burst_uncompressor.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_merlin_burst_uncompressor.sv                            ; dma         ;
; dma/synthesis/submodules/dma_mm_interconnect_0_rsp_mux_002.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_rsp_mux_002.sv                           ; dma         ;
; dma/synthesis/submodules/altera_merlin_arbitrator.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_merlin_arbitrator.sv                                    ; dma         ;
; dma/synthesis/submodules/dma_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_rsp_mux_001.sv                           ; dma         ;
; dma/synthesis/submodules/dma_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_rsp_mux.sv                               ; dma         ;
; dma/synthesis/submodules/dma_mm_interconnect_0_rsp_demux_003.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_rsp_demux_003.sv                         ; dma         ;
; dma/synthesis/submodules/dma_mm_interconnect_0_cmd_mux_003.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_cmd_mux_003.sv                           ; dma         ;
; dma/synthesis/submodules/dma_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_cmd_mux.sv                               ; dma         ;
; dma/synthesis/submodules/dma_mm_interconnect_0_cmd_demux_002.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_cmd_demux_002.sv                         ; dma         ;
; dma/synthesis/submodules/dma_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_cmd_demux_001.sv                         ; dma         ;
; dma/synthesis/submodules/dma_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_cmd_demux.sv                             ; dma         ;
; dma/synthesis/submodules/altera_merlin_traffic_limiter.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_merlin_traffic_limiter.sv                               ; dma         ;
; dma/synthesis/submodules/altera_avalon_sc_fifo.v                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_avalon_sc_fifo.v                                        ; dma         ;
; dma/synthesis/submodules/dma_mm_interconnect_0_router_009.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_009.sv                            ; dma         ;
; dma/synthesis/submodules/dma_mm_interconnect_0_router_007.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_007.sv                            ; dma         ;
; dma/synthesis/submodules/dma_mm_interconnect_0_router_006.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_006.sv                            ; dma         ;
; dma/synthesis/submodules/dma_mm_interconnect_0_router_003.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_003.sv                            ; dma         ;
; dma/synthesis/submodules/dma_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_002.sv                            ; dma         ;
; dma/synthesis/submodules/dma_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_001.sv                            ; dma         ;
; dma/synthesis/submodules/dma_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_router.sv                                ; dma         ;
; dma/synthesis/submodules/altera_merlin_slave_agent.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_merlin_slave_agent.sv                                   ; dma         ;
; dma/synthesis/submodules/altera_merlin_master_agent.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_merlin_master_agent.sv                                  ; dma         ;
; dma/synthesis/submodules/altera_merlin_slave_translator.sv                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_merlin_slave_translator.sv                              ; dma         ;
; dma/synthesis/submodules/altera_merlin_master_translator.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_merlin_master_translator.sv                             ; dma         ;
; dma/synthesis/submodules/dma_ocram.hex                                                  ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_ocram.hex                                                  ; dma         ;
; dma/synthesis/submodules/dma_ocram.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_ocram.v                                                    ; dma         ;
; dma/synthesis/submodules/dma_nios2_gen2_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0.v                                             ; dma         ;
; dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v                                         ; dma         ;
; dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; dma         ;
; dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_tck.v                         ; dma         ;
; dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; dma         ;
; dma/synthesis/submodules/dma_nios2_gen2_0_cpu_mult_cell.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu_mult_cell.v                               ; dma         ;
; dma/synthesis/submodules/dma_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu_test_bench.v                              ; dma         ;
; dma/synthesis/submodules/altera_nios2_gen2_rtl_module.sv                                ; yes             ; Encrypted User SystemVerilog HDL File        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_nios2_gen2_rtl_module.sv                                ; dma         ;
; dma/synthesis/submodules/dma_msgdma_0.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_msgdma_0.v                                                 ; dma         ;
; dma/synthesis/submodules/write_master.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/write_master.v                                                 ; dma         ;
; dma/synthesis/submodules/byte_enable_generator.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/byte_enable_generator.v                                        ; dma         ;
; dma/synthesis/submodules/ST_to_MM_Adapter.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/ST_to_MM_Adapter.v                                             ; dma         ;
; dma/synthesis/submodules/write_burst_control.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/write_burst_control.v                                          ; dma         ;
; dma/synthesis/submodules/dispatcher.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dispatcher.v                                                   ; dma         ;
; dma/synthesis/submodules/descriptor_buffers.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/descriptor_buffers.v                                           ; dma         ;
; dma/synthesis/submodules/csr_block.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/csr_block.v                                                    ; dma         ;
; dma/synthesis/submodules/response_block.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/response_block.v                                               ; dma         ;
; dma/synthesis/submodules/fifo_with_byteenables.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/fifo_with_byteenables.v                                        ; dma         ;
; dma/synthesis/submodules/read_signal_breakout.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/read_signal_breakout.v                                         ; dma         ;
; dma/synthesis/submodules/write_signal_breakout.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/write_signal_breakout.v                                        ; dma         ;
; dma/synthesis/submodules/dma_jtag_uart_0.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_jtag_uart_0.v                                              ; dma         ;
; dma/synthesis/submodules/dma_data_source.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_data_source.v                                              ; dma         ;
; dma/synthesis/submodules/altera_avalon_data_pattern_generator.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_avalon_data_pattern_generator.v                         ; dma         ;
; dma/synthesis/submodules/dma_data_destination.hex                                       ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_data_destination.hex                                       ; dma         ;
; dma/synthesis/submodules/dma_data_destination.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_data_destination.v                                         ; dma         ;
; DE10_LITE_Golden_Top.v                                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v                                                                  ;             ;
; altsyncram.tdf                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                           ;             ;
; stratix_ram_block.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                    ;             ;
; lpm_mux.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                              ;             ;
; lpm_decode.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                           ;             ;
; aglobal221.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                           ;             ;
; a_rdenreg.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                            ;             ;
; altrom.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                                                               ;             ;
; altram.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                                                               ;             ;
; altdpram.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                                             ;             ;
; db/altsyncram_v8k1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_v8k1.tdf                                                                  ;             ;
; db/altsyncram_ioe2.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ioe2.tdf                                                                  ;             ;
; sld_mod_ram_rom.vhd                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                        ;             ;
; sld_rom_sr.vhd                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                           ;             ;
; altera_std_synchronizer.v                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                ;             ;
; scfifo.tdf                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf                                                               ;             ;
; a_regfifo.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_regfifo.inc                                                            ;             ;
; a_dpfifo.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_dpfifo.inc                                                             ;             ;
; a_i2fifo.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_i2fifo.inc                                                             ;             ;
; a_fffifo.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_fffifo.inc                                                             ;             ;
; a_f2fifo.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_f2fifo.inc                                                             ;             ;
; db/scfifo_9621.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/scfifo_9621.tdf                                                                      ;             ;
; db/a_dpfifo_bb01.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/a_dpfifo_bb01.tdf                                                                    ;             ;
; db/a_fefifo_7cf.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/a_fefifo_7cf.tdf                                                                     ;             ;
; db/cntr_337.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/cntr_337.tdf                                                                         ;             ;
; db/altsyncram_dtn1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_dtn1.tdf                                                                  ;             ;
; db/cntr_n2b.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/cntr_n2b.tdf                                                                         ;             ;
; alt_jtag_atlantic.v                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                      ;             ;
; db/altsyncram_ddc1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf                                                                  ;             ;
; db/scfifo_7d01.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/scfifo_7d01.tdf                                                                      ;             ;
; db/a_dpfifo_q401.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/a_dpfifo_q401.tdf                                                                    ;             ;
; db/altsyncram_jlg1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_jlg1.tdf                                                                  ;             ;
; db/cmpr_978.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/cmpr_978.tdf                                                                         ;             ;
; db/cntr_m2b.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/cntr_m2b.tdf                                                                         ;             ;
; db/altsyncram_2uc1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_2uc1.tdf                                                                  ;             ;
; db/altsyncram_vkc1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_vkc1.tdf                                                                  ;             ;
; db/altsyncram_vhc1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_vhc1.tdf                                                                  ;             ;
; db/altsyncram_5tb1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_5tb1.tdf                                                                  ;             ;
; altera_mult_add.tdf                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add.tdf                                                      ;             ;
; db/altera_mult_add_bbo2.v                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altera_mult_add_bbo2.v                                                               ;             ;
; altera_mult_add_rtl.v                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                    ;             ;
; db/altsyncram_pqb1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_pqb1.tdf                                                                  ;             ;
; db/altsyncram_aoe1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_aoe1.tdf                                                                  ;             ;
; db/altsyncram_hec1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_hec1.tdf                                                                  ;             ;
; db/altsyncram_0n61.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_0n61.tdf                                                                  ;             ;
; sld_virtual_jtag_basic.v                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                 ;             ;
; db/altsyncram_a3f1.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_a3f1.tdf                                                                  ;             ;
; db/decode_97a.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/decode_97a.tdf                                                                       ;             ;
; db/mux_63b.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/mux_63b.tdf                                                                          ;             ;
; pzdyqx.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/pzdyqx.vhd                                                               ;             ;
; sld_hub.vhd                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_hub.vhd                                                              ; altera_sld  ;
; db/ip/sld292c2bee/alt_sld_fab.v                                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/ip/sld292c2bee/alt_sld_fab.v                                                         ; alt_sld_fab ;
; db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab.v                                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab.v                                  ; alt_sld_fab ;
; db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_ident.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_ident.sv                           ; alt_sld_fab ;
; db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                        ; alt_sld_fab ;
; db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                      ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                      ; alt_sld_fab ;
; db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                        ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                         ;             ;
; lpm_mult.tdf                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf                                                             ;             ;
; lpm_add_sub.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                                          ;             ;
; multcore.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.inc                                                             ;             ;
; bypassff.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/bypassff.inc                                                             ;             ;
; altshift.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.inc                                                             ;             ;
; db/mult_9401.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/mult_9401.tdf                                                                        ;             ;
; db/mult_9b01.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/mult_9b01.tdf                                                                        ;             ;
+-----------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 5,011               ;
;                                             ;                     ;
; Total combinational functions               ; 4124                ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 2219                ;
;     -- 3 input functions                    ; 1177                ;
;     -- <=2 input functions                  ; 728                 ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 3872                ;
;     -- arithmetic mode                      ; 252                 ;
;                                             ;                     ;
; Total registers                             ; 2679                ;
;     -- Dedicated logic registers            ; 2679                ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 185                 ;
; Total memory bits                           ; 428992              ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 6                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 2724                ;
; Total fan-out                               ; 30961               ;
; Average fan-out                             ; 4.05                ;
+---------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                  ; Entity Name                                 ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
; |DE10_LITE_Golden_Top                                                                                                                   ; 4124 (1)            ; 2679 (0)                  ; 428992      ; 0          ; 6            ; 0       ; 3         ; 185  ; 0            ; 0          ; |DE10_LITE_Golden_Top                                                                                                                                                                                                                                                                                                                                                                ; DE10_LITE_Golden_Top                        ; work         ;
;    |dma:u0|                                                                                                                             ; 3803 (0)            ; 2494 (0)                  ; 428992      ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0                                                                                                                                                                                                                                                                                                                                                         ; dma                                         ; dma          ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                     ; dma          ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                   ; dma          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                   ; dma          ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                     ; dma          ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                   ; dma          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                   ; dma          ;
;       |dma_data_destination:data_destination|                                                                                           ; 97 (2)              ; 66 (0)                    ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_data_destination:data_destination                                                                                                                                                                                                                                                                                                                   ; dma_data_destination                        ; dma          ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 95 (0)              ; 66 (0)                    ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_data_destination:data_destination|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                         ; altsyncram                                  ; work         ;
;             |altsyncram_v8k1:auto_generated|                                                                                            ; 95 (0)              ; 66 (0)                    ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_data_destination:data_destination|altsyncram:the_altsyncram|altsyncram_v8k1:auto_generated                                                                                                                                                                                                                                                          ; altsyncram_v8k1                             ; work         ;
;                |altsyncram_ioe2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_data_destination:data_destination|altsyncram:the_altsyncram|altsyncram_v8k1:auto_generated|altsyncram_ioe2:altsyncram1                                                                                                                                                                                                                              ; altsyncram_ioe2                             ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 95 (73)             ; 66 (57)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_data_destination:data_destination|altsyncram:the_altsyncram|altsyncram_v8k1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                ; sld_mod_ram_rom                             ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 22 (22)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_data_destination:data_destination|altsyncram:the_altsyncram|altsyncram_v8k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                             ; sld_rom_sr                                  ; work         ;
;       |dma_data_source:data_source|                                                                                                     ; 558 (0)             ; 321 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_data_source:data_source                                                                                                                                                                                                                                                                                                                             ; dma_data_source                             ; dma          ;
;          |altera_avalon_data_pattern_generator:data_pattern_generator|                                                                  ; 558 (554)           ; 321 (302)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator                                                                                                                                                                                                                                                                 ; altera_avalon_data_pattern_generator        ; dma          ;
;             |altera_reset_synchronizer:asi_reset_controller|                                                                            ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_reset_synchronizer:asi_reset_controller                                                                                                                                                                                                                  ; altera_reset_synchronizer                   ; dma          ;
;             |altera_std_synchronizer:asi_valid_synchronizer|                                                                            ; 1 (1)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:asi_valid_synchronizer                                                                                                                                                                                                                  ; altera_std_synchronizer                     ; work         ;
;             |altera_std_synchronizer:aso_ready_synchronizer|                                                                            ; 1 (1)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:aso_ready_synchronizer                                                                                                                                                                                                                  ; altera_std_synchronizer                     ; work         ;
;             |altera_std_synchronizer:enable_register_synchronizer|                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enable_register_synchronizer                                                                                                                                                                                                            ; altera_std_synchronizer                     ; work         ;
;             |altera_std_synchronizer:enabled_synchronizer|                                                                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enabled_synchronizer                                                                                                                                                                                                                    ; altera_std_synchronizer                     ; work         ;
;             |pulse_handshake_clock_crosser:pulser|                                                                                      ; 2 (0)               ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser                                                                                                                                                                                                                            ; pulse_handshake_clock_crosser               ; dma          ;
;                |pulse_clock_crosser:mm_to_st_pulser|                                                                                    ; 1 (1)               ; 4 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser                                                                                                                                                                                        ; pulse_clock_crosser                         ; dma          ;
;                   |altera_std_synchronizer:synchronizer|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser|altera_std_synchronizer:synchronizer                                                                                                                                                   ; altera_std_synchronizer                     ; work         ;
;                |pulse_clock_crosser:st_to_mm_pulser|                                                                                    ; 1 (1)               ; 4 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser                                                                                                                                                                                        ; pulse_clock_crosser                         ; dma          ;
;                   |altera_std_synchronizer:synchronizer|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser|altera_std_synchronizer:synchronizer                                                                                                                                                   ; altera_std_synchronizer                     ; work         ;
;       |dma_jtag_uart_0:jtag_uart_0|                                                                                                     ; 142 (36)            ; 113 (13)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                             ; dma_jtag_uart_0                             ; dma          ;
;          |alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|                                                                          ; 55 (55)             ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                         ; alt_jtag_atlantic                           ; work         ;
;          |dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r|                                                                        ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                       ; dma_jtag_uart_0_scfifo_r                    ; dma          ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                          ; scfifo                                      ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                               ; scfifo_9621                                 ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                          ; a_dpfifo_bb01                               ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                  ; a_fefifo_7cf                                ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                             ; cntr_337                                    ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                  ; altsyncram_dtn1                             ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                    ; cntr_n2b                                    ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                          ; cntr_n2b                                    ; work         ;
;          |dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w|                                                                        ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                       ; dma_jtag_uart_0_scfifo_w                    ; dma          ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                          ; scfifo                                      ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                               ; scfifo_9621                                 ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                          ; a_dpfifo_bb01                               ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                  ; a_fefifo_7cf                                ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                             ; cntr_337                                    ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                  ; altsyncram_dtn1                             ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                    ; cntr_n2b                                    ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                          ; cntr_n2b                                    ; work         ;
;       |dma_mm_interconnect_0:mm_interconnect_0|                                                                                         ; 612 (0)             ; 220 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                 ; dma_mm_interconnect_0                       ; dma          ;
;          |altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|                                                                     ; 11 (11)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                       ; dma          ;
;          |altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|                                                                   ; 12 (12)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                       ; dma          ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 10 (10)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                       ; dma          ;
;          |altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|                                                                            ; 10 (10)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                       ; dma          ;
;          |altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|                                                               ; 24 (24)             ; 36 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                       ; dma          ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 14 (14)             ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                       ; dma          ;
;          |altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|                                                                                ; 13 (13)             ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                       ; dma          ;
;          |altera_merlin_master_agent:msgdma_0_mm_write_agent|                                                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:msgdma_0_mm_write_agent                                                                                                                                                                                                                                                              ; altera_merlin_master_agent                  ; dma          ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                       ; altera_merlin_master_agent                  ; dma          ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                ; altera_merlin_master_agent                  ; dma          ;
;          |altera_merlin_slave_agent:data_source_csr_slave_agent|                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_source_csr_slave_agent                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                   ; dma          ;
;          |altera_merlin_slave_agent:msgdma_0_csr_agent|                                                                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_csr_agent                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                   ; dma          ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                   ; dma          ;
;          |altera_merlin_slave_translator:data_destination_s1_translator|                                                                ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_destination_s1_translator                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator              ; dma          ;
;          |altera_merlin_slave_translator:data_source_csr_slave_translator|                                                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_source_csr_slave_translator                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator              ; dma          ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 11 (11)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator              ; dma          ;
;          |altera_merlin_slave_translator:msgdma_0_csr_translator|                                                                       ; 6 (6)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_csr_translator                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator              ; dma          ;
;          |altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator|                                                          ; 1 (1)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator                                                                                                                                                                                                                                             ; altera_merlin_slave_translator              ; dma          ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                          ; altera_merlin_slave_translator              ; dma          ;
;          |altera_merlin_slave_translator:ocram_s1_translator|                                                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ocram_s1_translator                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator              ; dma          ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|                                                               ; 13 (13)             ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter               ; dma          ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|                                                        ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                           ; altera_merlin_traffic_limiter               ; dma          ;
;          |altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|                                                      ; 30 (30)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter                                                                                                                                                                                                                                         ; altera_merlin_width_adapter                 ; dma          ;
;          |dma_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                    ; 13 (13)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                       ; dma_mm_interconnect_0_cmd_demux             ; dma          ;
;          |dma_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                                            ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                               ; dma_mm_interconnect_0_cmd_demux_002         ; dma          ;
;          |dma_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                                ; 54 (50)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                                   ; dma_mm_interconnect_0_cmd_mux_003           ; dma          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                    ; dma          ;
;          |dma_mm_interconnect_0_cmd_mux_003:cmd_mux_005|                                                                                ; 59 (55)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                                                                                                                                                   ; dma_mm_interconnect_0_cmd_mux_003           ; dma          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                    ; dma          ;
;          |dma_mm_interconnect_0_cmd_mux_003:cmd_mux_006|                                                                                ; 58 (54)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_006                                                                                                                                                                                                                                                                   ; dma_mm_interconnect_0_cmd_mux_003           ; dma          ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                    ; dma          ;
;          |dma_mm_interconnect_0_router:router|                                                                                          ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                             ; dma_mm_interconnect_0_router                ; dma          ;
;          |dma_mm_interconnect_0_router_002:router_002|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                     ; dma_mm_interconnect_0_router_002            ; dma          ;
;          |dma_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                                               ; dma_mm_interconnect_0_rsp_demux_003         ; dma          ;
;          |dma_mm_interconnect_0_rsp_demux_003:rsp_demux_005|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                                                                                                                                                                                                                                               ; dma_mm_interconnect_0_rsp_demux_003         ; dma          ;
;          |dma_mm_interconnect_0_rsp_demux_003:rsp_demux_006|                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_demux_003:rsp_demux_006                                                                                                                                                                                                                                                               ; dma_mm_interconnect_0_rsp_demux_003         ; dma          ;
;          |dma_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                        ; 137 (137)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                           ; dma_mm_interconnect_0_rsp_mux               ; dma          ;
;          |dma_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                                                ; 64 (64)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                                                   ; dma_mm_interconnect_0_rsp_mux_002           ; dma          ;
;       |dma_msgdma_0:msgdma_0|                                                                                                           ; 242 (0)             ; 150 (0)                   ; 4992        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_msgdma_0:msgdma_0                                                                                                                                                                                                                                                                                                                                   ; dma_msgdma_0                                ; dma          ;
;          |dispatcher:dispatcher_internal|                                                                                               ; 120 (1)             ; 92 (1)                    ; 2944        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal                                                                                                                                                                                                                                                                                                    ; dispatcher                                  ; dma          ;
;             |csr_block:the_csr_block|                                                                                                   ; 76 (76)             ; 66 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block                                                                                                                                                                                                                                                                            ; csr_block                                   ; dma          ;
;             |descriptor_buffers:the_descriptor_buffers|                                                                                 ; 43 (6)              ; 25 (3)                    ; 2944        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers                                                                                                                                                                                                                                                          ; descriptor_buffers                          ; dma          ;
;                |fifo_with_byteenables:the_write_command_FIFO|                                                                           ; 37 (37)             ; 22 (22)                   ; 2944        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO                                                                                                                                                                                                             ; fifo_with_byteenables                       ; dma          ;
;                   |altsyncram:the_dp_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2944        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram                                                                                                                                                                                       ; altsyncram                                  ; work         ;
;                      |altsyncram_ddc1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 2944        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated                                                                                                                                                        ; altsyncram_ddc1                             ; work         ;
;          |write_master:write_mstr_internal|                                                                                             ; 122 (61)            ; 58 (26)                   ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal                                                                                                                                                                                                                                                                                                  ; write_master                                ; dma          ;
;             |ST_to_MM_Adapter:the_ST_to_MM_Adapter|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|ST_to_MM_Adapter:the_ST_to_MM_Adapter                                                                                                                                                                                                                                                            ; ST_to_MM_Adapter                            ; dma          ;
;             |byte_enable_generator:the_byte_enable_generator|                                                                           ; 4 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|byte_enable_generator:the_byte_enable_generator                                                                                                                                                                                                                                                  ; byte_enable_generator                       ; dma          ;
;                |thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM|                                                        ; 4 (4)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|byte_enable_generator:the_byte_enable_generator|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM                                                                                                                                                                                  ; thirty_two_bit_byteenable_FSM               ; dma          ;
;             |scfifo:the_st_to_master_fifo|                                                                                              ; 55 (0)              ; 31 (0)                    ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo                                                                                                                                                                                                                                                                     ; scfifo                                      ; work         ;
;                |scfifo_7d01:auto_generated|                                                                                             ; 55 (0)              ; 31 (0)                    ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7d01:auto_generated                                                                                                                                                                                                                                          ; scfifo_7d01                                 ; work         ;
;                   |a_dpfifo_q401:dpfifo|                                                                                                ; 55 (35)             ; 31 (14)                   ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7d01:auto_generated|a_dpfifo_q401:dpfifo                                                                                                                                                                                                                     ; a_dpfifo_q401                               ; work         ;
;                      |altsyncram_jlg1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7d01:auto_generated|a_dpfifo_q401:dpfifo|altsyncram_jlg1:FIFOram                                                                                                                                                                                             ; altsyncram_jlg1                             ; work         ;
;                      |cntr_337:usedw_counter|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7d01:auto_generated|a_dpfifo_q401:dpfifo|cntr_337:usedw_counter                                                                                                                                                                                              ; cntr_337                                    ; work         ;
;                      |cntr_m2b:rd_ptr_msb|                                                                                              ; 6 (6)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7d01:auto_generated|a_dpfifo_q401:dpfifo|cntr_m2b:rd_ptr_msb                                                                                                                                                                                                 ; cntr_m2b                                    ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7d01:auto_generated|a_dpfifo_q401:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                     ; cntr_n2b                                    ; work         ;
;       |dma_nios2_gen2_0:nios2_gen2_0|                                                                                                   ; 2137 (0)            ; 1591 (0)                  ; 62528       ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                           ; dma_nios2_gen2_0                            ; dma          ;
;          |dma_nios2_gen2_0_cpu:cpu|                                                                                                     ; 2137 (1735)         ; 1591 (1233)               ; 62528       ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                  ; dma_nios2_gen2_0_cpu                        ; dma          ;
;             |altera_nios2_gen2_rtl_module:the_nios2_rtl|                                                                                ; 76 (76)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl                                                                                                                                                                                                                                                       ; altera_nios2_gen2_rtl_module                ; dma          ;
;             |dma_nios2_gen2_0_cpu_bht_module:dma_nios2_gen2_0_cpu_bht|                                                                  ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_bht_module:dma_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                         ; dma_nios2_gen2_0_cpu_bht_module             ; dma          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_bht_module:dma_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                  ; work         ;
;                   |altsyncram_vhc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_bht_module:dma_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated                                                                                                                                                                                ; altsyncram_vhc1                             ; work         ;
;             |dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data|                                                          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                                 ; dma_nios2_gen2_0_cpu_dc_data_module         ; dma          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                  ; work         ;
;                   |altsyncram_aoe1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated                                                                                                                                                                        ; altsyncram_aoe1                             ; work         ;
;             |dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag|                                                            ; 0 (0)               ; 0 (0)                     ; 576         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                                   ; dma_nios2_gen2_0_cpu_dc_tag_module          ; dma          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 576         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                         ; altsyncram                                  ; work         ;
;                   |altsyncram_pqb1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 576         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_pqb1:auto_generated                                                                                                                                                                          ; altsyncram_pqb1                             ; work         ;
;             |dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim|                                                      ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                             ; dma_nios2_gen2_0_cpu_dc_victim_module       ; dma          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                  ; work         ;
;                   |altsyncram_hec1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated                                                                                                                                                                    ; altsyncram_hec1                             ; work         ;
;             |dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data|                                                          ; 2 (0)               ; 1 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                 ; dma_nios2_gen2_0_cpu_ic_data_module         ; dma          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)               ; 1 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                  ; work         ;
;                   |altsyncram_2uc1:auto_generated|                                                                                      ; 2 (2)               ; 1 (1)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated                                                                                                                                                                        ; altsyncram_2uc1                             ; work         ;
;             |dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag|                                                            ; 0 (0)               ; 0 (0)                     ; 1792        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                   ; dma_nios2_gen2_0_cpu_ic_tag_module          ; dma          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1792        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                         ; altsyncram                                  ; work         ;
;                   |altsyncram_vkc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1792        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_vkc1:auto_generated                                                                                                                                                                          ; altsyncram_vkc1                             ; work         ;
;             |dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|                                                         ; 0 (0)               ; 64 (0)                    ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell                                                                                                                                                                                                                                ; dma_nios2_gen2_0_cpu_mult_cell              ; dma          ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                             ; altera_mult_add                             ; work         ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated                                                                                                                                                         ; altera_mult_add_bbo2                        ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                         ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                     ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                     ; ama_register_function                       ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                        ; lpm_mult                                    ; work         ;
;                               |mult_9401:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated                               ; mult_9401                                   ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                             ; altera_mult_add                             ; work         ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated                                                                                                                                                         ; altera_mult_add_bbo2                        ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                         ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                     ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                     ; ama_register_function                       ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                        ; lpm_mult                                    ; work         ;
;                               |mult_9b01:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated                               ; mult_9b01                                   ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                             ; altera_mult_add                             ; work         ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated                                                                                                                                                         ; altera_mult_add_bbo2                        ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                         ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                     ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                     ; ama_register_function                       ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                        ; lpm_mult                                    ; work         ;
;                               |mult_9b01:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated                               ; mult_9b01                                   ; work         ;
;             |dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|                                                         ; 324 (35)            ; 285 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                ; dma_nios2_gen2_0_cpu_nios2_oci              ; dma          ;
;                |dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|                                  ; 113 (0)             ; 98 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                          ; dma_nios2_gen2_0_cpu_debug_slave_wrapper    ; dma          ;
;                   |dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|                                 ; 6 (6)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; dma_nios2_gen2_0_cpu_debug_slave_sysclk     ; dma          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                     ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer5|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ; altera_std_synchronizer                     ; work         ;
;                   |dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|                                       ; 103 (103)           ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck                                                            ; dma_nios2_gen2_0_cpu_debug_slave_tck        ; dma          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                     ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3       ; altera_std_synchronizer                     ; work         ;
;                   |sld_virtual_jtag_basic:dma_nios2_gen2_0_cpu_debug_slave_phy|                                                         ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:dma_nios2_gen2_0_cpu_debug_slave_phy                                                                              ; sld_virtual_jtag_basic                      ; work         ;
;                |dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|                                        ; 9 (9)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                ; dma_nios2_gen2_0_cpu_nios2_avalon_reg       ; dma          ;
;                |dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|                                          ; 35 (35)             ; 34 (34)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                  ; dma_nios2_gen2_0_cpu_nios2_oci_break        ; dma          ;
;                |dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug|                                          ; 8 (8)               ; 11 (7)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                  ; dma_nios2_gen2_0_cpu_nios2_oci_debug        ; dma          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                             ; altera_std_synchronizer                     ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                              ; altera_std_synchronizer                     ; work         ;
;                |dma_nios2_gen2_0_cpu_nios2_oci_im:the_dma_nios2_gen2_0_cpu_nios2_oci_im|                                                ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_im:the_dma_nios2_gen2_0_cpu_nios2_oci_im                                                                                                                                                        ; dma_nios2_gen2_0_cpu_nios2_oci_im           ; dma          ;
;                |dma_nios2_gen2_0_cpu_nios2_oci_itrace:the_dma_nios2_gen2_0_cpu_nios2_oci_itrace|                                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_itrace:the_dma_nios2_gen2_0_cpu_nios2_oci_itrace                                                                                                                                                ; dma_nios2_gen2_0_cpu_nios2_oci_itrace       ; dma          ;
;                |dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|                                                ; 115 (115)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                        ; dma_nios2_gen2_0_cpu_nios2_ocimem           ; dma          ;
;                   |dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram|                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; dma_nios2_gen2_0_cpu_ociram_sp_ram_module   ; dma          ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                  ; work         ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                             ; work         ;
;             |dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a|                                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                 ; dma_nios2_gen2_0_cpu_register_bank_a_module ; dma          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                  ; work         ;
;                   |altsyncram_5tb1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                        ; altsyncram_5tb1                             ; work         ;
;             |dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b|                                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                 ; dma_nios2_gen2_0_cpu_register_bank_b_module ; dma          ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                  ; work         ;
;                   |altsyncram_5tb1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                        ; altsyncram_5tb1                             ; work         ;
;       |dma_ocram:ocram|                                                                                                                 ; 3 (1)               ; 1 (0)                     ; 327680      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_ocram:ocram                                                                                                                                                                                                                                                                                                                                         ; dma_ocram                                   ; dma          ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 2 (0)               ; 1 (0)                     ; 327680      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_ocram:ocram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                               ; altsyncram                                  ; work         ;
;             |altsyncram_a3f1:auto_generated|                                                                                            ; 2 (0)               ; 1 (1)                     ; 327680      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_ocram:ocram|altsyncram:the_altsyncram|altsyncram_a3f1:auto_generated                                                                                                                                                                                                                                                                                ; altsyncram_a3f1                             ; work         ;
;                |decode_97a:decode3|                                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|dma:u0|dma_ocram:ocram|altsyncram:the_altsyncram|altsyncram_a3f1:auto_generated|decode_97a:decode3                                                                                                                                                                                                                                                             ; decode_97a                                  ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 121 (0)             ; 75 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                  ; pzdyqx                                      ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 121 (13)            ; 75 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                     ; pzdyqx_impl                                 ; work         ;
;          |FLAU0828:TXTL3573|                                                                                                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FLAU0828:TXTL3573                                                                                                                                                                                                                                                                                                   ; FLAU0828                                    ; work         ;
;          |YMSB9588:MMMV8756|                                                                                                            ; 23 (23)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756                                                                                                                                                                                                                                                                                                   ; YMSB9588                                    ; work         ;
;          |YPHP7743:\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1|                                                                ; 53 (23)             ; 28 (8)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YPHP7743:\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1                                                                                                                                                                                                                                                       ; YPHP7743                                    ; work         ;
;             |ZNZS8187:LSFF6823|                                                                                                         ; 30 (30)             ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YPHP7743:\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1|ZNZS8187:LSFF6823                                                                                                                                                                                                                                     ; ZNZS8187                                    ; work         ;
;          |ZNZS8187:WGSH7730|                                                                                                            ; 18 (18)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|ZNZS8187:WGSH7730                                                                                                                                                                                                                                                                                                   ; ZNZS8187                                    ; work         ;
;          |ZNZS8187:\YLGA4710:WSQP7430|                                                                                                  ; 1 (1)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|ZNZS8187:\YLGA4710:WSQP7430                                                                                                                                                                                                                                                                                         ; ZNZS8187                                    ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 199 (1)             ; 110 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                               ; sld_hub                                     ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 198 (0)             ; 110 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                               ; alt_sld_fab_with_jtag_input                 ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 198 (0)             ; 110 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                            ; alt_sld_fab                                 ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 198 (2)             ; 110 (8)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                        ; alt_sld_fab_alt_sld_fab                     ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 196 (0)             ; 102 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                            ; alt_sld_fab_alt_sld_fab_sldfabric           ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 196 (154)           ; 102 (73)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                               ; sld_jtag_hub                                ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                       ; sld_rom_sr                                  ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                     ; sld_shadow_jsm                              ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------+
; dma:u0|dma_data_destination:data_destination|altsyncram:the_altsyncram|altsyncram_v8k1:auto_generated|altsyncram_ioe2:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                             ; AUTO ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; dma_data_destination.hex ;
; dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                     ;
; dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                     ;
; dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 128          ; 128          ; 128          ; 128          ; 16384  ; None                     ;
; dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7d01:auto_generated|a_dpfifo_q401:dpfifo|altsyncram_jlg1:FIFOram|ALTSYNCRAM                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 64           ; 44           ; 64           ; 44           ; 2816   ; None                     ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_bht_module:dma_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; None                     ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                     ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_pqb1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 9            ; 64           ; 9            ; 576    ; None                     ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                     ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                     ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_vkc1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 14           ; 128          ; 14           ; 1792   ; None                     ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                     ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                     ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                     ;
; dma:u0|dma_ocram:ocram|altsyncram:the_altsyncram|altsyncram_a3f1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                               ; AUTO ; Single Port      ; 10240        ; 32           ; --           ; --           ; 327680 ; dma_ocram.hex            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                                ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+---------------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                                        ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0                                                                                                                                                                                                                                                              ; dma.qsys        ;
; Altera ; altera_avalon_onchip_memory2                ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_data_destination:data_destination                                                                                                                                                                                                                        ; dma.qsys        ;
; Altera ; altera_avalon_data_pattern_generator        ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_data_source:data_source                                                                                                                                                                                                                                  ; dma.qsys        ;
; Altera ; altera_avalon_data_pattern_generator_core   ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator                                                                                                                                                                      ; dma.qsys        ;
; Altera ; altera_irq_mapper                           ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_irq_mapper:irq_mapper                                                                                                                                                                                                                                    ; dma.qsys        ;
; Altera ; altera_avalon_jtag_uart                     ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                  ; dma.qsys        ;
; Altera ; altera_mm_interconnect                      ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                      ; dma.qsys        ;
; Altera ; altera_avalon_st_adapter                    ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                            ; dma.qsys        ;
; Altera ; error_adapter                               ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                    ; dma.qsys        ;
; Altera ; altera_avalon_st_adapter                    ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                        ; dma.qsys        ;
; Altera ; error_adapter                               ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; dma.qsys        ;
; Altera ; altera_avalon_st_adapter                    ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                        ; dma.qsys        ;
; Altera ; error_adapter                               ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; dma.qsys        ;
; Altera ; altera_avalon_st_adapter                    ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                        ; dma.qsys        ;
; Altera ; error_adapter                               ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; dma.qsys        ;
; Altera ; altera_avalon_st_adapter                    ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004                                                                                                                                                    ; dma.qsys        ;
; Altera ; error_adapter                               ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|dma_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0                                                                        ; dma.qsys        ;
; Altera ; altera_avalon_st_adapter                    ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                        ; dma.qsys        ;
; Altera ; error_adapter                               ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; dma.qsys        ;
; Altera ; altera_avalon_st_adapter                    ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                        ; dma.qsys        ;
; Altera ; error_adapter                               ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; dma.qsys        ;
; Altera ; altera_merlin_demultiplexer                 ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                            ; dma.qsys        ;
; Altera ; altera_merlin_demultiplexer                 ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                    ; dma.qsys        ;
; Altera ; altera_merlin_demultiplexer                 ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                    ; dma.qsys        ;
; Altera ; altera_merlin_multiplexer                   ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                ; dma.qsys        ;
; Altera ; altera_merlin_multiplexer                   ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                            ; dma.qsys        ;
; Altera ; altera_merlin_multiplexer                   ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                            ; dma.qsys        ;
; Altera ; altera_merlin_multiplexer                   ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                        ; dma.qsys        ;
; Altera ; altera_merlin_multiplexer                   ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                            ; dma.qsys        ;
; Altera ; altera_merlin_multiplexer                   ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                                                        ; dma.qsys        ;
; Altera ; altera_merlin_multiplexer                   ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_006                                                                                                                                                                        ; dma.qsys        ;
; Altera ; altera_merlin_slave_agent                   ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_destination_s1_agent                                                                                                                                                                  ; dma.qsys        ;
; Altera ; altera_avalon_sc_fifo                       ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo                                                                                                                                                             ; dma.qsys        ;
; Altera ; altera_merlin_slave_translator              ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_destination_s1_translator                                                                                                                                                        ; dma.qsys        ;
; Altera ; altera_merlin_slave_agent                   ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_source_csr_slave_agent                                                                                                                                                                ; dma.qsys        ;
; Altera ; altera_avalon_sc_fifo                       ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo                                                                                                                                                           ; dma.qsys        ;
; Altera ; altera_merlin_slave_translator              ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_source_csr_slave_translator                                                                                                                                                      ; dma.qsys        ;
; Altera ; altera_merlin_slave_agent                   ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                        ; dma.qsys        ;
; Altera ; altera_avalon_sc_fifo                       ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                   ; dma.qsys        ;
; Altera ; altera_merlin_slave_translator              ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                              ; dma.qsys        ;
; Altera ; altera_merlin_slave_agent                   ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_csr_agent                                                                                                                                                                         ; dma.qsys        ;
; Altera ; altera_avalon_sc_fifo                       ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo                                                                                                                                                                    ; dma.qsys        ;
; Altera ; altera_merlin_slave_translator              ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_csr_translator                                                                                                                                                               ; dma.qsys        ;
; Altera ; altera_merlin_slave_agent                   ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent                                                                                                                                                            ; dma.qsys        ;
; Altera ; altera_avalon_sc_fifo                       ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo                                                                                                                                                       ; dma.qsys        ;
; Altera ; altera_merlin_width_adapter                 ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter                                                                                                                                              ; dma.qsys        ;
; Altera ; altera_merlin_width_adapter                 ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_rsp_width_adapter                                                                                                                                              ; dma.qsys        ;
; Altera ; altera_merlin_slave_translator              ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator                                                                                                                                                  ; dma.qsys        ;
; Altera ; altera_merlin_master_agent                  ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:msgdma_0_mm_write_agent                                                                                                                                                                   ; dma.qsys        ;
; Altera ; altera_merlin_master_translator             ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:msgdma_0_mm_write_translator                                                                                                                                                         ; dma.qsys        ;
; Altera ; altera_merlin_master_agent                  ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                            ; dma.qsys        ;
; Altera ; altera_merlin_traffic_limiter               ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                       ; dma.qsys        ;
; Altera ; altera_merlin_master_translator             ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                  ; dma.qsys        ;
; Altera ; altera_merlin_slave_agent                   ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                         ; dma.qsys        ;
; Altera ; altera_avalon_sc_fifo                       ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                    ; dma.qsys        ;
; Altera ; altera_merlin_slave_translator              ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                               ; dma.qsys        ;
; Altera ; altera_merlin_master_agent                  ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                     ; dma.qsys        ;
; Altera ; altera_merlin_traffic_limiter               ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                ; dma.qsys        ;
; Altera ; altera_merlin_master_translator             ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                           ; dma.qsys        ;
; Altera ; altera_merlin_slave_agent                   ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ocram_s1_agent                                                                                                                                                                             ; dma.qsys        ;
; Altera ; altera_avalon_sc_fifo                       ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo                                                                                                                                                                        ; dma.qsys        ;
; Altera ; altera_merlin_slave_translator              ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ocram_s1_translator                                                                                                                                                                   ; dma.qsys        ;
; Altera ; altera_merlin_router                        ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router:router                                                                                                                                                                                  ; dma.qsys        ;
; Altera ; altera_merlin_router                        ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_001:router_001                                                                                                                                                                          ; dma.qsys        ;
; Altera ; altera_merlin_router                        ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_002:router_002                                                                                                                                                                          ; dma.qsys        ;
; Altera ; altera_merlin_router                        ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_003:router_003                                                                                                                                                                          ; dma.qsys        ;
; Altera ; altera_merlin_router                        ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_003:router_004                                                                                                                                                                          ; dma.qsys        ;
; Altera ; altera_merlin_router                        ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_003:router_005                                                                                                                                                                          ; dma.qsys        ;
; Altera ; altera_merlin_router                        ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_006:router_006                                                                                                                                                                          ; dma.qsys        ;
; Altera ; altera_merlin_router                        ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_007:router_007                                                                                                                                                                          ; dma.qsys        ;
; Altera ; altera_merlin_router                        ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_006:router_008                                                                                                                                                                          ; dma.qsys        ;
; Altera ; altera_merlin_router                        ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_009:router_009                                                                                                                                                                          ; dma.qsys        ;
; Altera ; altera_merlin_demultiplexer                 ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_demux_001:rsp_demux                                                                                                                                                                        ; dma.qsys        ;
; Altera ; altera_merlin_demultiplexer                 ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                                                    ; dma.qsys        ;
; Altera ; altera_merlin_demultiplexer                 ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                    ; dma.qsys        ;
; Altera ; altera_merlin_demultiplexer                 ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                    ; dma.qsys        ;
; Altera ; altera_merlin_demultiplexer                 ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_demux_001:rsp_demux_004                                                                                                                                                                    ; dma.qsys        ;
; Altera ; altera_merlin_demultiplexer                 ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                                                                                                                                                    ; dma.qsys        ;
; Altera ; altera_merlin_demultiplexer                 ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_demux_003:rsp_demux_006                                                                                                                                                                    ; dma.qsys        ;
; Altera ; altera_merlin_multiplexer                   ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                ; dma.qsys        ;
; Altera ; altera_merlin_multiplexer                   ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                        ; dma.qsys        ;
; Altera ; altera_merlin_multiplexer                   ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                        ; dma.qsys        ;
; Altera ; altera_msgdma                               ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_msgdma_0:msgdma_0                                                                                                                                                                                                                                        ; dma.qsys        ;
; Altera ; modular_sgdma_dispatcher                    ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal                                                                                                                                                                                                         ; dma.qsys        ;
; Altera ; dma_write_master                            ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal                                                                                                                                                                                                       ; dma.qsys        ;
; Altera ; altera_nios2_gen2                           ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                ; dma.qsys        ;
; Altera ; altera_nios2_gen2_unit                      ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                       ; dma.qsys        ;
; Altera ; Nios II Embedded Processor Encrypted output ; N/A     ; N/A          ; OpenCore Plus ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl                                                                                                                                                            ;                 ;
; Altera ; altera_avalon_onchip_memory2                ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|dma_ocram:ocram                                                                                                                                                                                                                                              ; dma.qsys        ;
; Altera ; altera_reset_controller                     ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                       ; dma.qsys        ;
; Altera ; altera_reset_controller                     ; 22.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|dma:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                   ; dma.qsys        ;
+--------+---------------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_Golden_Top|dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|state ;
+--------------------+-----------------+-------------------+--------------------+---------------+-------------------+------------------------+
; Name               ; state.ST_CUSTOM ; state.ST_LOW_FREQ ; state.ST_HIGH_FREQ ; state.ST_PRBS ; state.ST_PREAMBLE ; state.ST_IDLE          ;
+--------------------+-----------------+-------------------+--------------------+---------------+-------------------+------------------------+
; state.ST_IDLE      ; 0               ; 0                 ; 0                  ; 0             ; 0                 ; 0                      ;
; state.ST_PREAMBLE  ; 0               ; 0                 ; 0                  ; 0             ; 1                 ; 1                      ;
; state.ST_PRBS      ; 0               ; 0                 ; 0                  ; 1             ; 0                 ; 1                      ;
; state.ST_HIGH_FREQ ; 0               ; 0                 ; 1                  ; 0             ; 0                 ; 1                      ;
; state.ST_LOW_FREQ  ; 0               ; 1                 ; 0                  ; 0             ; 0                 ; 1                      ;
; state.ST_CUSTOM    ; 1               ; 0                 ; 0                  ; 0             ; 0                 ; 1                      ;
+--------------------+-----------------+-------------------+--------------------+---------------+-------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                                              ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                          ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                          ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                              ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|DRsize[1]                                                          ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|DRsize[0]                                                          ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|DRsize[2]                                                          ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]       ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                                                              ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_itrace:the_dma_nios2_gen2_0_cpu_nios2_oci_itrace|trc_on                                                                                                                                                 ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                              ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]                                                                                                                                         ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_im:the_dma_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                                                                       ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1        ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                               ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|waitrequest                                                                                                                                                    ; yes                                                              ; yes                                        ;
; dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]                                                                                                                                         ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                              ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_im:the_dma_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]                                                       ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]                                                      ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]                                                      ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe                                         ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]                                                      ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]                                                       ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                                 ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1                                                                                                                                                     ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready                                                                                                                                            ; yes                                                              ; yes                                        ;
; dma:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                           ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                              ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]                                                      ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]                                                      ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]                                                      ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                   ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access                                                                                                                                                ; yes                                                              ; yes                                        ;
; dma:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enable_register_synchronizer|dreg[0]                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; dma:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; dma:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]                                                       ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                              ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]                                                                                                                                         ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_im:the_dma_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[1]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]                                                       ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe                                            ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                             ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                             ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                                                             ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                    ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                    ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]                                                      ; yes                                                              ; yes                                        ;
; dma:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]                                                      ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]                                                      ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                               ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                             ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                             ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                             ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]                                                      ; yes                                                              ; yes                                        ;
; dma:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; dma:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enable_register_synchronizer|din_s1                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enabled_synchronizer|dreg[0]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_reset_synchronizer:asi_reset_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; dma:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; dma:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]                                                                                                                                         ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                              ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_im:the_dma_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[2]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]                                                       ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]                                                       ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]                                                      ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]                                                      ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]                                                      ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_e1dr                                                   ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                                            ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir                                                    ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5|dreg[0] ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]                                                      ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]                                                      ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]                                                      ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]                                                      ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]                                                      ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                             ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                             ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                             ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                             ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                            ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                             ; yes                                                              ; yes                                        ;
; dma:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enabled_synchronizer|din_s1                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_reset_synchronizer:asi_reset_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; dma:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                              ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]                                                                                                                                         ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_im:the_dma_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[3]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]                                                       ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                             ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                             ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                             ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5|din_s1  ; yes                                                              ; yes                                        ;
; dma:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                             ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                             ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[31]                                                             ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                             ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                             ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                             ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]                                                      ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]                                                      ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]                                                                                                                                         ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                              ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_im:the_dma_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[4]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]                                                       ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|vs_e1dr_d1                                                         ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|vs_uir_d1                                                          ; yes                                                              ; yes                                        ;
; dma:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                               ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]                                                      ; yes                                                              ; yes                                        ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:asi_valid_synchronizer|dreg[0]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:aso_ready_synchronizer|dreg[0]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                             ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]                                                      ; yes                                                              ; yes                                        ;
; dma:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest                                                                                                                                             ; yes                                                              ; yes                                        ;
; dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                              ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]                                                                                                                                         ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_im:the_dma_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[5]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]                                                       ; yes                                                              ; yes                                        ;
; dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:asi_valid_synchronizer|din_s1                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:aso_ready_synchronizer|din_s1                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                               ; yes                                                              ; yes                                        ;
; dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                             ; yes                                                              ; yes                                        ;
; dma:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; dma:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                              ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]                                                                                                                                         ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_im:the_dma_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[6]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]                                                       ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                             ; yes                                                              ; yes                                        ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser|altera_std_synchronizer:synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                             ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]                                                                                                                                         ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]                                                      ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]                                                      ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]                                                      ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]                                                      ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]                                                      ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]                                                      ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                              ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                             ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]                                                                                                                                         ; yes                                                              ; yes                                        ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[15]                                                             ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                             ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                             ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                             ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser|altera_std_synchronizer:synchronizer|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]                                                                                                                                        ; yes                                                              ; yes                                        ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]                                                                                                                                        ; yes                                                              ; yes                                        ;
; Total number of protected registers is 258                                                                                                                                                                                                                                                                                                                             ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_006|locked[0,1]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_005|locked[0,1]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0,1]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_destination_s1_translator|av_chipselect_pre                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ocram_s1_translator|av_chipselect_pre                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator|av_readdata_pre[1,4,6,8,13,17,20,22,24,29,32..127]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_iw_corrupt                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|A_pc[0..15]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_exc_crst_active                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[2..31]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[18..31]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_dbrk:the_dma_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_dbrk:the_dma_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_dbrk:the_dma_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_xbrk:the_dma_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_xbrk:the_dma_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_xbrk:the_dma_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_xbrk:the_dma_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_xbrk:the_dma_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|early_termination_d1                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|write_error_IRQ_mask_d1[0..7]                                                                                             ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|write_early_termination_IRQ_mask_d1                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|write_sequence_number_d1[0..15]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][185]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][187]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][186]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[0][77]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[0][79]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[0][78]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][77]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][79]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][78]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|start_byte_address[0,1]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_last_field[41..43]                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[0..31,44..63,75..95]                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][187]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][186]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][185]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[1][79]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[1][78]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[1][77]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][79]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][78]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][77]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|write_address[0..6]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|read_address[0..6]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|internal_used[0..7]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|A_mul_s1[16]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]  ; Merged with dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]  ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]  ; Merged with dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]  ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]  ; Merged with dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]  ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]  ; Merged with dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]  ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]  ; Merged with dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]  ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]  ; Merged with dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]  ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]  ; Merged with dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]  ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]  ; Merged with dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10] ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10] ; Merged with dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11] ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11] ; Merged with dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12] ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12] ; Merged with dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13] ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13] ; Merged with dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14] ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14] ; Merged with dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15] ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15] ; Merged with dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16] ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16] ; Merged with dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17] ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17] ; Merged with dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18] ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18] ; Merged with dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19] ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19] ; Merged with dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20] ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20] ; Merged with dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21] ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21] ; Merged with dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22] ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22] ; Merged with dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23] ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23] ; Merged with dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24] ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24] ; Merged with dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25] ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25] ; Merged with dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26] ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26] ; Merged with dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27] ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27] ; Merged with dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28] ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28] ; Merged with dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29] ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29] ; Merged with dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30] ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30] ; Merged with dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31] ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_bwrap_field[0..2]                                                                                 ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_endofpacket                                                                                       ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_byte_cnt_field[2]                                                                                 ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_endofpacket                                                                                       ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_byte_cnt_field[0,1,3,4]                                                                           ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_address_field[1]                                                                                  ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_address_field[0]                                                                                  ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_address_field[1]                                                                                  ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_last_field[19]                                                                                    ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_last_field[20]                                                                                    ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[1][62]                                                                                                              ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[1][97]                                                                                                              ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[1][64]                                                                                                              ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[1][79]                                                                                                              ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[1][60]                                                                                                              ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[1][79]                                                                                                              ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[1][54]                                                                                                              ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[1][79]                                                                                                              ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[1][78]                                                                                                              ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[1][79]                                                                                                              ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[1][63]                                                                                                              ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[1][79]                                                                                                              ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[1][61]                                                                                                              ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[1][79]                                                                                                              ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[1][62]                                                                                                                         ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[1][97]                                                                                                                         ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                         ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[1][79]                                                                                                                         ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[1][61]                                                                                                                         ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[1][79]                                                                                                                         ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[1][63]                                                                                                                         ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[1][79]                                                                                                                         ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                         ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[1][79]                                                                                                                         ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[1][60]                                                                                                                         ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[1][79]                                                                                                                         ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][170]                                                                                                       ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][171]                                                                                                       ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][169]                                                                                                       ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][171]                                                                                                       ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][168]                                                                                                       ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][171]                                                                                                       ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                     ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][97]                                                                                                     ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][54]                                                                                                     ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                     ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                     ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                     ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                     ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                     ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                     ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                     ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                     ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                     ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[1][62]                                                                                                            ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[1][97]                                                                                                            ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[1][63]                                                                                                            ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[1][64]                                                                                                            ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[1][54]                                                                                                            ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[1][64]                                                                                                            ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[1][60]                                                                                                            ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[1][64]                                                                                                            ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[1][61]                                                                                                            ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[1][64]                                                                                                            ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][62]                                                                                                                     ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][97]                                                                                                                     ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][61]                                                                                                                     ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][64]                                                                                                                     ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][63]                                                                                                                     ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][64]                                                                                                                     ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][60]                                                                                                                     ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][64]                                                                                                                     ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][54]                                                                                                                     ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][64]                                                                                                                     ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                    ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][97]                                                                                                    ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                    ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                    ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                    ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                    ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][54]                                                                                                    ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                    ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                    ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                    ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[0..16]                                                                                                                                        ; Merged with dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[17]                                                                                                                                           ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                         ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                         ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                       ; Merged with dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                     ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                ; Merged with dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                     ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                               ; Merged with dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                     ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                ; Merged with dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                     ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ocram_s1_translator|waitrequest_reset_override                                                                                                    ; Merged with dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                     ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|clr_break_line                                                                                                                                                    ; Merged with dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                     ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][60]                                                                                                     ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                     ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                     ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                     ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                     ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                     ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                     ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                     ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][79]                                                                                                     ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                     ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[0][60]                                                                                                                         ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                         ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[0][61]                                                                                                                         ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                         ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[0][63]                                                                                                                         ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                         ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                         ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                         ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[0][79]                                                                                                                         ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                         ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[0][60]                                                                                                              ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[0][54]                                                                                                              ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[0][61]                                                                                                              ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[0][54]                                                                                                              ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[0][63]                                                                                                              ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[0][54]                                                                                                              ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[0][64]                                                                                                              ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[0][54]                                                                                                              ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[0][78]                                                                                                              ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[0][54]                                                                                                              ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[0][79]                                                                                                              ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[0][54]                                                                                                              ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][60]                                                                                                    ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                    ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                    ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                    ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                    ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                    ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                    ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                    ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][97]                                                                                                    ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                    ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][60]                                                                                                                     ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][54]                                                                                                                     ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][61]                                                                                                                     ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][54]                                                                                                                     ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][63]                                                                                                                     ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][54]                                                                                                                     ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][64]                                                                                                                     ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][54]                                                                                                                     ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][97]                                                                                                                     ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][62]                                                                                                                     ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[0][60]                                                                                                            ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[0][54]                                                                                                            ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[0][61]                                                                                                            ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[0][54]                                                                                                            ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[0][63]                                                                                                            ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[0][54]                                                                                                            ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[0][64]                                                                                                            ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[0][54]                                                                                                            ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[0][97]                                                                                                            ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[0][62]                                                                                                            ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][97]                                                                                                     ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                     ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][169]                                                                                                       ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][168]                                                                                                       ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][170]                                                                                                       ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][168]                                                                                                       ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][171]                                                                                                       ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][168]                                                                                                       ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[0][97]                                                                                                                         ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[0][62]                                                                                                                         ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[0][97]                                                                                                              ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[0][62]                                                                                                              ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[0]                                                                                            ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_channel[0]                                                                                            ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[1]                                                                                            ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_channel[1]                                                                                            ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                           ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]                           ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                  ; Merged with dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                   ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                 ; Merged with dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                  ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[5..9,11..17]                                                                                                                                 ; Merged with dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                          ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator|av_readdata_pre[2,3,5,7,9..12,14..16,18,19,21,23,25..28,30,31]                                               ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator|av_readdata_pre[0]                                                                                           ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_destination_s1_translator|waitrequest_reset_override                                                                                         ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:msgdma_0_mm_write_agent|hold_waitrequest                                                                                                              ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_source_csr_slave_translator|waitrequest_reset_override                                                                                       ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:msgdma_0_mm_write_agent|hold_waitrequest                                                                                                              ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_csr_translator|waitrequest_reset_override                                                                                                ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:msgdma_0_mm_write_agent|hold_waitrequest                                                                                                              ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator|waitrequest_reset_override                                                                                   ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:msgdma_0_mm_write_agent|hold_waitrequest                                                                                                              ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_address_field[1]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_cmpr_read                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..5]                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0,2,3]                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[1][79]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[1][79]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][171]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[1][64]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][64]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[17]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_endofpacket                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[0..31]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_byteen_field[0..3]                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_address_field[2..17]                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_last_field[20,21]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0,2..17]                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[0][54]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_destination_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_destination_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..5]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ocram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ocram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..5]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][168]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..5]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[0][54]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_source_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_source_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..5]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][54]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..5]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..5]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_use_reg                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][162]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[32..43,64..74]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[0..15]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][162]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..5]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_dbrk:the_dma_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|stopped_on_error                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|stopped_on_early_termination                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][172]                                                                                                       ; Merged with dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][205]                                                                                                       ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][96]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[1][96]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][204]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][96]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[1][96]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[1][96]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][96]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[0][96]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][204]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][96]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[0][96]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[0][96]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|last_channel[4]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_006|share_count_zero_flag                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count_zero_flag                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_006|share_count[0]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count[0]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|state~6                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|state~7                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|state~8                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[0,1]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; Total Number of Removed Registers = 798                                                                                                                                                                                         ;                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_cmpr_read                                                                                      ; Stuck at GND                   ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                   ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[3],                   ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2],                   ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],                   ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[31],                                                                            ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[30],                                                                            ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[29],                                                                            ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[28],                                                                            ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[27],                                                                            ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[26],                                                                            ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[25],                                                                            ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[24],                                                                            ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[23],                                                                            ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[22],                                                                            ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[21],                                                                            ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[20],                                                                            ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[19],                                                                            ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[18],                                                                            ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[17],                                                                            ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[16],                                                                            ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[15],                                                                            ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[14],                                                                            ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[13],                                                                            ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[12],                                                                            ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[11],                                                                            ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[10],                                                                            ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[9],                                                                             ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[8],                                                                             ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[7],                                                                             ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[6],                                                                             ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[5],                                                                             ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[4],                                                                             ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[3],                                                                             ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[2],                                                                             ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[1],                                                                             ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[0],                                                                             ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_byteen_field[3],                                                                           ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_byteen_field[2],                                                                           ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_byteen_field[1],                                                                           ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_byteen_field[0],                                                                           ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_last_field[21],                                                                            ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],                 ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][204],                                                                                               ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][204]                                                                                                ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_endofpacket                                                                                    ; Stuck at GND                   ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[74],                                                                                     ;
;                                                                                                                                                                                                                              ; due to stuck port clock_enable ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[73],                                                                                     ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[72],                                                                                     ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[71],                                                                                     ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[70],                                                                                     ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[69],                                                                                     ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[68],                                                                                     ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[67],                                                                                     ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[66],                                                                                     ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[65],                                                                                     ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[64],                                                                                     ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[43],                                                                                     ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[42],                                                                                     ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[41],                                                                                     ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[40],                                                                                     ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[39],                                                                                     ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[38],                                                                                     ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[37],                                                                                     ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[36],                                                                                     ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[35],                                                                                     ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[34],                                                                                     ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[33],                                                                                     ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[32],                                                                                     ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[15],                                                                                   ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[14],                                                                                   ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[13],                                                                                   ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[12],                                                                                   ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[11],                                                                                   ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[10],                                                                                   ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[9],                                                                                    ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[8],                                                                                    ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[7],                                                                                    ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[6],                                                                                    ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[5],                                                                                    ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[4],                                                                                    ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[3],                                                                                    ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[2],                                                                                    ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[1],                                                                                    ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[0]                                                                                     ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                 ; Stuck at GND                   ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54],                                                                                            ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                             ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                             ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                             ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                             ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                             ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                              ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][64]                                                                                                                  ; Stuck at GND                   ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][54],                                                                                                             ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                              ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                              ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                              ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                              ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                              ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                               ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[1][64]                                                                                                         ; Stuck at GND                   ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[0][54],                                                                                                    ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_source_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                     ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_source_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                     ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_source_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                     ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_source_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                     ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_source_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                     ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_source_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                  ; Stuck at GND                   ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][54],                                                                                             ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                              ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                              ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                              ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                              ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                              ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                               ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][171]                                                                                                    ; Stuck at GND                   ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][168],                                                                                               ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                 ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                 ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                 ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                 ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                 ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                  ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[1][79]                                                                                                                      ; Stuck at GND                   ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[0][54],                                                                                                                 ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ocram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                  ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ocram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                  ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ocram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                  ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ocram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                  ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ocram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                  ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ocram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                   ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[1][79]                                                                                                           ; Stuck at GND                   ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[0][54],                                                                                                      ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_destination_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                       ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_destination_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                       ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_destination_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                       ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_destination_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                       ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_destination_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                       ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_destination_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                        ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_address_field[1]                                                                               ; Stuck at GND                   ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                 ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                   ; Stuck at GND                   ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                   ;
;                                                                                                                                                                                                                              ; due to stuck port clock_enable ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                   ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                   ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                   ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                    ;
; dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|early_termination_d1                                                                                                                                           ; Stuck at GND                   ; dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|write_early_termination_IRQ_mask_d1,                                                                               ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|stopped_on_early_termination,                                                                                                        ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[1][96],                                                                                                      ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo|mem[0][96]                                                                                                       ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                     ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_exc_crst_active,                                                                                                                                         ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[17]                                                                                                                                    ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                 ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                   ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                          ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                   ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                          ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                   ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                          ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                   ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                          ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                   ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                          ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                   ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                          ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                   ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                          ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[25],                                                                                                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                   ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                          ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[23],                                                                                                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[23]                                                                                                                                   ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                          ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[22],                                                                                                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[22]                                                                                                                                   ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                          ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[21],                                                                                                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[21]                                                                                                                                   ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                          ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[20],                                                                                                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[20]                                                                                                                                   ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                          ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[19],                                                                                                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[19]                                                                                                                                   ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                          ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[18],                                                                                                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[18]                                                                                                                                   ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                          ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                   ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                   ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                              ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                          ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                   ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex,                                                                                                                                              ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                               ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                          ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[24],                                                                                                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[24]                                                                                                                                   ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][185]                                                                                                    ; Lost Fanouts                   ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_last_field[41],                                                                            ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][185]                                                                                                ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][187]                                                                                                    ; Lost Fanouts                   ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_last_field[43],                                                                            ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][187]                                                                                                ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][186]                                                                                                    ; Lost Fanouts                   ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_last_field[42],                                                                            ;
;                                                                                                                                                                                                                              ;                                ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][186]                                                                                                ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                          ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                   ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                          ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                   ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                          ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                   ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                          ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                   ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                          ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                   ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                          ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                   ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                          ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                   ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                               ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                           ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_xbrk:the_dma_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break       ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                      ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_xbrk:the_dma_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0     ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_xbrk:the_dma_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0 ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_xbrk:the_dma_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1     ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_xbrk:the_dma_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1 ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[0][77]                                                                                                         ; Lost Fanouts                   ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[1][77]                                                                                                     ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[0][79]                                                                                                         ; Lost Fanouts                   ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[1][79]                                                                                                     ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[0][78]                                                                                                         ; Lost Fanouts                   ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[1][78]                                                                                                     ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][77]                                                                                                                  ; Lost Fanouts                   ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][77]                                                                                                              ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][79]                                                                                                                  ; Lost Fanouts                   ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][79]                                                                                                              ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][78]                                                                                                                  ; Lost Fanouts                   ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][78]                                                                                                              ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                 ; Lost Fanouts                   ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                             ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                 ; Lost Fanouts                   ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                             ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                 ; Lost Fanouts                   ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                             ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[95]                                                                                          ; Lost Fanouts                   ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|last_channel[4]                                                                                            ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                            ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                    ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[2]                                                                                                                                           ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                    ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                           ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                    ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                           ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                    ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                           ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                    ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                           ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                    ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                           ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                    ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                           ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                    ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                           ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                    ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_dbrk:the_dma_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse ; Stuck at GND                   ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_dbrk:the_dma_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break   ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][162]                                                                                                    ; Stuck at GND                   ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][162]                                                                                                ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                 ; Stuck at GND                   ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]                                                                                             ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][96]                                                                                                                  ; Stuck at GND                   ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][96]                                                                                                              ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[1][96]                                                                                                         ; Stuck at GND                   ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo|mem[0][96]                                                                                                     ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][96]                                                                                                  ; Stuck at GND                   ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][96]                                                                                              ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[1][96]                                                                                                                      ; Stuck at GND                   ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo|mem[0][96]                                                                                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_006|share_count_zero_flag                                                                                                           ; Stuck at VCC                   ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_006|share_count[0]                                                                                                              ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                           ; Stuck at VCC                   ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                              ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count_zero_flag                                                                                                           ; Stuck at VCC                   ; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count[0]                                                                                                              ;
;                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2679  ;
; Number of registers using Synchronous Clear  ; 138   ;
; Number of registers using Synchronous Load   ; 246   ;
; Number of registers using Asynchronous Clear ; 2214  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1964  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                    ; 34      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:msgdma_0_mm_write_agent|hold_waitrequest                                                                                                             ; 12      ;
; dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                ; 11      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                  ; 2       ;
; dma:u0|dma_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                              ; 7       ;
; dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|snk_command_ready                                                                                                                                                ; 5       ;
; dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|done_d1                                                                                                                                                          ; 3       ;
; dma:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                              ; 2       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[24]                                                                                                                    ; 1       ;
; dma:u0|dma_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                       ; 3       ;
; dma:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                              ; 1       ;
; dma:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                          ; 1       ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_pipe_flush                                                                                                                                                     ; 13      ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                  ; 2       ;
; dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                  ; 2       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|pattern_select[0]                                                                                                               ; 47      ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_reset_synchronizer:asi_reset_controller|altera_reset_synchronizer_int_chain_out                                          ; 114     ;
; dma:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                           ; 4       ;
; dma:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                              ; 1       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[24]                                                                                                                   ; 1       ;
; dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                    ; 3       ;
; dma:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                           ; 1       ;
; dma:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                       ; 1       ;
; dma:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                       ; 4       ;
; dma:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                          ; 2       ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_reset_synchronizer:asi_reset_controller|altera_reset_synchronizer_int_chain[0]                                           ; 1       ;
; dma:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                           ; 1       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[24]                                                                                                                        ; 4       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[26]                                                                                                                    ; 1       ;
; dma:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                       ; 1       ;
; dma:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                          ; 1       ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                              ; 1       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_reset_synchronizer:asi_reset_controller|altera_reset_synchronizer_int_chain[1]                                           ; 1       ;
; dma:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                           ; 1       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[23]                                                                                                                        ; 3       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[20]                                                                                                                        ; 6       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[15]                                                                                                                        ; 7       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[10]                                                                                                                        ; 10      ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[7]                                                                                                                         ; 10      ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[6]                                                                                                                         ; 19      ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[4]                                                                                                                         ; 22      ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[25]                                                                                                                        ; 4       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[26]                                                                                                                   ; 1       ;
; dma:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                       ; 1       ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                            ; 1       ;
; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_pipe_flush_waddr[15]                                                                                                                                           ; 1       ;
; dma:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                               ; 1       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[5]                                                                                                                         ; 20      ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[3]                                                                                                                         ; 20      ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[22]                                                                                                                        ; 6       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[19]                                                                                                                        ; 6       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[14]                                                                                                                        ; 12      ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[9]                                                                                                                         ; 10      ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[2]                                                                                                                         ; 20      ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[0]                                                                                                                         ; 18      ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[16]                                                                                                                        ; 7       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[11]                                                                                                                        ; 10      ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[1]                                                                                                                         ; 18      ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[13]                                                                                                                        ; 14      ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[8]                                                                                                                         ; 10      ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[21]                                                                                                                        ; 6       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[18]                                                                                                                        ; 6       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[26]                                                                                                                        ; 4       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[28]                                                                                                                    ; 1       ;
; dma:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                           ; 1       ;
; dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|all_transfers_done                                                                                                                                                 ; 2       ;
; dma:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                ; 1       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[17]                                                                                                                        ; 7       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[30]                                                                                                                        ; 4       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[27]                                                                                                                        ; 4       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[12]                                                                                                                        ; 12      ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[29]                                                                                                                        ; 3       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[28]                                                                                                                        ; 3       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[28]                                                                                                                   ; 1       ;
; dma:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                            ; 1       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[6]                                                                                                                     ; 1       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[4]                                                                                                                     ; 1       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[2]                                                                                                                     ; 1       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[0]                                                                                                                     ; 1       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[14]                                                                                                                    ; 1       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[12]                                                                                                                    ; 1       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[10]                                                                                                                    ; 1       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[8]                                                                                                                     ; 1       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[22]                                                                                                                    ; 1       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[20]                                                                                                                    ; 1       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[18]                                                                                                                    ; 1       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[16]                                                                                                                    ; 1       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[30]                                                                                                                    ; 1       ;
; dma:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                ; 1       ;
; dma:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                            ; 1       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[6]                                                                                                                    ; 1       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[4]                                                                                                                    ; 1       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[2]                                                                                                                    ; 1       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[0]                                                                                                                    ; 2       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[14]                                                                                                                   ; 1       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[12]                                                                                                                   ; 1       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[10]                                                                                                                   ; 1       ;
; dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[8]                                                                                                                    ; 1       ;
; Total number of inverted registers = 108*                                                                                                                                                                                      ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|next_valid                                                                                                                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_data_destination:data_destination|altsyncram:the_altsyncram|altsyncram_v8k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_data_destination:data_destination|altsyncram:the_altsyncram|altsyncram_v8k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_data_destination:data_destination|altsyncram:the_altsyncram|altsyncram_v8k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|d_address_line_field[4]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[4]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_csr_translator|wait_latency_counter[0]                                                                                                                                                                                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[6]                                                                                                                                                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[2]                                                                                                                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[2]                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_st_data[26]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_mem_byte_en[1]                                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|A_slow_inst_result[0]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[12]                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[31]                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[20]                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|internal_used[5]                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|readdata_d1[19]                                                                                                                                                                                                                                                      ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|readdata_d1[6]                                                                                                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_data_destination:data_destination|altsyncram:the_altsyncram|altsyncram_v8k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|d_writedata[19]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[9]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]                                                                                                                                      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]                                                                                                                           ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|A_inst_result[28]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|A_inst_result[16]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|A_inst_result[1]                                                                                                                                                                                                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|A_inst_result[2]                                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|readdata[0]                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                               ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                               ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]                                                                                                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[7]                                                                                                                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|local_counter[1]                                                                                                                                                                                                                                          ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                                                                   ;
; 12:1               ; 8 bits    ; 64 LEs        ; 24 LEs               ; 40 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|avs_readdata[29]                                                                                                                                                                                                                                          ;
; 12:1               ; 8 bits    ; 64 LEs        ; 24 LEs               ; 40 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|avs_readdata[18]                                                                                                                                                                                                                                          ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[5]                                                                                                                                                                                                                                              ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_data_destination:data_destination|altsyncram:the_altsyncram|altsyncram_v8k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|avs_readdata[9]                                                                                                                                                                                                                                           ;
; 14:1               ; 4 bits    ; 36 LEs        ; 16 LEs               ; 20 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|avs_readdata[7]                                                                                                                                                                                                                                           ;
; 15:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|avs_readdata[3]                                                                                                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|aso_data[24]                                                                                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                 ;
; 8:1                ; 15 bits   ; 75 LEs        ; 60 LEs               ; 15 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|next_data[14]                                                                                                                                                                                                                                             ;
; 515:1              ; 14 bits   ; 4802 LEs      ; 70 LEs               ; 4732 LEs               ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[10]                                                                                                                                                                                                                                                  ;
; 72:1               ; 4 bits    ; 192 LEs       ; 16 LEs               ; 176 LEs                ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[20]                                                                                                                                                                                                                                                  ;
; 74:1               ; 7 bits    ; 343 LEs       ; 35 LEs               ; 308 LEs                ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[4]                                                                                                                                                                                                                                                   ;
; 74:1               ; 7 bits    ; 343 LEs       ; 28 LEs               ; 315 LEs                ; Yes        ; |DE10_LITE_Golden_Top|dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|prbs[30]                                                                                                                                                                                                                                                  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |DE10_LITE_Golden_Top|dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|Selector76                                                                                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem                                                                                                                                                                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem                                                                                                                                                                                                                                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|ShiftLeft2                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|ShiftLeft2                                                                                                                                                                                                                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|ShiftLeft2                                                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl|A_dst_regnum                                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|E_logic_result[31]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dc_data_rd_port_addr[7]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[8]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[0]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[25]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[17]                                                                                                                                                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl|D_dst_regnum                                                                                                                                                                                                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router:router|src_channel[2]                                                                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router:router|src_data[80]                                                                                                                                                                                                                                                          ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|D_src2_reg[12]                                                                                                                                                                                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[8]                                                                                                                                                                                                                                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[27]                                                                                                                                                                                                                                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router:router|src_data[82]                                                                                                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[0]                                                                                                                                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|F_ic_tag_rd_addr_nxt[3]                                                                                                                                                                                                                                                                    ;
; 519:1              ; 4 bits    ; 1384 LEs      ; 20 LEs               ; 1364 LEs               ; No         ; |DE10_LITE_Golden_Top|dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|state                                                                                                                                                                                                                                                     ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[2]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 44:1               ; 4 bits    ; 116 LEs       ; 76 LEs               ; 40 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_data_destination:data_destination|altsyncram:the_altsyncram|altsyncram_v8k1:auto_generated|altsyncram_ioe2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator ;
+-----------------+--------------------------------------+------+-------------------------------------------------------+
; Assignment      ; Value                                ; From ; To                                                    ;
+-----------------+--------------------------------------+------+-------------------------------------------------------+
; IP_TOOL_NAME    ; Altera_Avalon_Data_Pattern_Generator ; -    ; -                                                     ;
; IP_TOOL_VERSION ; 13.0                                 ; -    ; -                                                     ;
+-----------------+--------------------------------------+------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enable_register_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enabled_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:aso_ready_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:asi_valid_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_reset_synchronizer:asi_reset_controller ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7d01:auto_generated|a_dpfifo_q401:dpfifo|altsyncram_jlg1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_vkc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_bht_module:dma_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_pqb1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                    ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; monitor_go~reg0                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_go~reg0                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_go~reg0                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; resetrequest~reg0                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetrequest~reg0                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetrequest~reg0                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; break_on_reset                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_on_reset                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_on_reset                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_break                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_break                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_break                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; resetlatch~reg0                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetlatch~reg0                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetlatch~reg0                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; monitor_ready~reg0                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_ready~reg0                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_ready~reg0                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; monitor_error~reg0                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_error~reg0                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_error~reg0                                                                                                                                                                    ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                    ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; trigger_state                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigger_state                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigger_state                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; trigbrktype~reg0                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigbrktype~reg0                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigbrktype~reg0                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[31]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[31]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[31]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[30]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[30]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[30]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[29]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[29]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[29]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[28]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[28]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[28]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[27]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[27]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[27]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[26]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[26]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[26]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[25]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[25]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[25]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[24]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[24]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[24]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[23]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[23]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[23]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[22]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[22]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[22]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[21]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[21]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[21]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[20]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[20]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[20]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[19]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[19]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[19]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[18]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[18]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[18]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[17]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[17]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[17]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[16]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[16]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[16]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[15]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[15]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[15]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[14]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[14]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[14]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[13]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[13]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[13]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[12]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[12]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[12]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[11]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[11]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[11]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[10]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[10]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[10]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[9]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[9]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[9]~reg0                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[8]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[8]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[8]~reg0                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[7]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[7]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[7]~reg0                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[6]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[6]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[6]~reg0                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[5]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[5]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[5]~reg0                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[4]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[4]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[4]~reg0                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[3]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[3]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[3]~reg0                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[2]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[2]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[2]~reg0                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[1]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[1]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[1]~reg0                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[0]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[0]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[0]~reg0                                                                                                                                                                 ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_itrace:the_dma_nios2_gen2_0_cpu_nios2_oci_itrace ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                      ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; trc_on~reg0                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_on~reg0                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_on~reg0                                                                                                                                                                             ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_im:the_dma_nios2_gen2_0_cpu_nios2_oci_im ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                              ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; trc_wrap~reg0                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_wrap~reg0                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_wrap~reg0                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[6]~reg0                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[6]~reg0                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[6]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[5]~reg0                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[5]~reg0                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[5]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[4]~reg0                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[4]~reg0                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[4]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[3]~reg0                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[3]~reg0                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[3]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[2]~reg0                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[2]~reg0                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[2]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[1]~reg0                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[1]~reg0                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[1]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[0]~reg0                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[0]~reg0                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[0]~reg0                                                                                                                                                             ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                              ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; jtag_rd                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_rd_d1                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd_d1                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd_d1                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_wr                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_wr                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_wr                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_rd                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_rd_d1                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd_d1                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd_d1                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_access                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_access                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_access                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[10]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[10]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[10]                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[9]                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[9]                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[9]                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[8]                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[8]                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[8]                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[7]                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[7]                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[7]                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[6]                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[6]                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[6]                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[5]                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[5]                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[5]                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[4]                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[4]                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[4]                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[3]                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[3]                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[3]                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[2]                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[2]                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[2]                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[31]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[31]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[31]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[30]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[30]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[30]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[29]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[29]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[29]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[28]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[28]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[28]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[27]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[27]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[27]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[26]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[26]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[26]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[25]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[25]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[25]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[24]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[24]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[24]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[23]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[23]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[23]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[22]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[22]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[22]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[21]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[21]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[21]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[20]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[20]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[20]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[19]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[19]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[19]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[18]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[18]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[18]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[17]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[17]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[17]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[16]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[16]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[16]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[15]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[15]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[15]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[14]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[14]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[14]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[13]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[13]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[13]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[12]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[12]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[12]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[11]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[11]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[11]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[10]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[10]~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[10]~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[9]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[9]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[9]~reg0                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[8]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[8]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[8]~reg0                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[7]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[7]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[7]~reg0                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[6]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[6]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[6]~reg0                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[5]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[5]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[5]~reg0                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[4]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[4]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[4]~reg0                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[3]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[3]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[3]~reg0                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[2]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[2]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[2]~reg0                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[1]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[1]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[1]~reg0                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[0]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[0]~reg0                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[0]~reg0                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; waitrequest~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; waitrequest~reg0                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; waitrequest~reg0                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; avalon_ociram_readdata_ready                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; avalon_ociram_readdata_ready                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; avalon_ociram_readdata_ready                                                                                                                                                    ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                          ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; sr[0]~reg0                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[0]~reg0                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[0]~reg0                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; DRsize[2]                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[2]                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[2]                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; DRsize[1]                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[1]                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[1]                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; vs_e1dr_d1~reg0                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_e1dr_d1~reg0                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_e1dr_d1~reg0                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; DRsize[0]                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[0]                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[0]                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; ir_out[1]~reg0                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[1]~reg0                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[1]~reg0                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; on          ; -    ; ir_out[0]~reg0                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[0]~reg0                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[0]~reg0                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; on          ; -    ; vs_uir_d1~reg0                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_uir_d1~reg0                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_uir_d1~reg0                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[1]~reg0                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[1]~reg0                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[1]~reg0                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[2]~reg0                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[2]~reg0                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[2]~reg0                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[3]~reg0                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[3]~reg0                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[3]~reg0                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[4]~reg0                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[4]~reg0                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[4]~reg0                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[5]~reg0                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[5]~reg0                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[5]~reg0                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[6]~reg0                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[6]~reg0                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[6]~reg0                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[7]~reg0                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[7]~reg0                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[7]~reg0                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[8]~reg0                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[8]~reg0                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[8]~reg0                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[9]~reg0                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[9]~reg0                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[9]~reg0                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[10]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[10]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[10]~reg0                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[11]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[11]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[11]~reg0                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[12]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[12]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[12]~reg0                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[13]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[13]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[13]~reg0                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[14]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[14]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[14]~reg0                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[15]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[15]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[15]~reg0                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[16]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[16]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[16]~reg0                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[17]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[17]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[17]~reg0                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[18]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[18]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[18]~reg0                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[19]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[19]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[19]~reg0                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[20]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[20]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[20]~reg0                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[21]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[21]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[21]~reg0                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[22]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[22]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[22]~reg0                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[23]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[23]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[23]~reg0                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[24]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[24]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[24]~reg0                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[25]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[25]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[25]~reg0                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[26]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[26]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[26]~reg0                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[27]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[27]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[27]~reg0                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[28]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[28]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[28]~reg0                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[29]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[29]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[29]~reg0                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[30]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[30]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[30]~reg0                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[31]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[31]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[31]~reg0                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[32]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[32]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[32]~reg0                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[33]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[33]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[33]~reg0                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[34]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[34]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[34]~reg0                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[35]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[35]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[35]~reg0                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[36]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[36]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[36]~reg0                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[37]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[37]~reg0                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[37]~reg0                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; jdo[1]~reg0                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[1]~reg0                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[1]~reg0                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[0]~reg0                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[0]~reg0                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[0]~reg0                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; jxuir                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jxuir                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jxuir                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[2]~reg0                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[2]~reg0                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[2]~reg0                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[3]~reg0                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[3]~reg0                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[3]~reg0                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[4]~reg0                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[4]~reg0                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[4]~reg0                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[5]~reg0                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[5]~reg0                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[5]~reg0                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[6]~reg0                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[6]~reg0                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[6]~reg0                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[7]~reg0                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[7]~reg0                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[7]~reg0                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[8]~reg0                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[8]~reg0                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[8]~reg0                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[9]~reg0                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[9]~reg0                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[9]~reg0                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[10]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[10]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[10]~reg0                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[11]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[11]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[11]~reg0                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[12]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[12]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[12]~reg0                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[13]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[13]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[13]~reg0                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[14]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[14]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[14]~reg0                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[15]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[15]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[15]~reg0                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[16]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[16]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[16]~reg0                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[17]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[17]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[17]~reg0                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[18]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[18]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[18]~reg0                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[19]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[19]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[19]~reg0                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[20]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[20]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[20]~reg0                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[21]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[21]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[21]~reg0                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[22]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[22]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[22]~reg0                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[23]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[23]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[23]~reg0                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[24]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[24]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[24]~reg0                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[25]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[25]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[25]~reg0                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[26]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[26]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[26]~reg0                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[27]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[27]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[27]~reg0                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[28]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[28]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[28]~reg0                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[29]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[29]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[29]~reg0                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[30]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[30]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[30]~reg0                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[31]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[31]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[31]~reg0                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[32]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[32]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[32]~reg0                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[33]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[33]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[33]~reg0                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[34]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[34]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[34]~reg0                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[35]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[35]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[35]~reg0                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[36]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[36]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[36]~reg0                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[37]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[37]~reg0                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[37]~reg0                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; ir[0]                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[0]                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[0]                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; ir[1]                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[1]                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[1]                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; sync2_uir                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_uir                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_uir                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; enable_action_strobe                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; enable_action_strobe                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; enable_action_strobe                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; on          ; -    ; update_jdo_strobe                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; update_jdo_strobe                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; update_jdo_strobe                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sync2_e1dr                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_e1dr                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_e1dr                                                                                                                                                                                                                                                                        ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_ocram:ocram|altsyncram:the_altsyncram|altsyncram_a3f1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_demux_001:rsp_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_demux_001:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_demux_001:rsp_demux_004 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_demux_003:rsp_demux_005 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_demux_003:rsp_demux_006 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for dma:u0|altera_reset_controller:rst_controller      ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for dma:u0|altera_reset_controller:rst_controller_001  ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dma:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_data_destination:data_destination ;
+----------------+--------------------------+-----------------------------------------------+
; Parameter Name ; Value                    ; Type                                          ;
+----------------+--------------------------+-----------------------------------------------+
; INIT_FILE      ; dma_data_destination.hex ; String                                        ;
+----------------+--------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_data_destination:data_destination|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                ;
+------------------------------------+--------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                             ;
; OPERATION_MODE                     ; SINGLE_PORT              ; Untyped                                             ;
; WIDTH_A                            ; 32                       ; Signed Integer                                      ;
; WIDTHAD_A                          ; 10                       ; Signed Integer                                      ;
; NUMWORDS_A                         ; 1024                     ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                             ;
; WIDTH_B                            ; 1                        ; Untyped                                             ;
; WIDTHAD_B                          ; 1                        ; Untyped                                             ;
; NUMWORDS_B                         ; 1                        ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 4                        ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                             ;
; BYTE_SIZE                          ; 8                        ; Signed Integer                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                             ;
; INIT_FILE                          ; dma_data_destination.hex ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 1024                     ; Signed Integer                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                             ;
; DEVICE_FAMILY                      ; MAX 10                   ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_v8k1          ; Untyped                                             ;
+------------------------------------+--------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_data_source:data_source ;
+----------------------+-------+--------------------------------------------------+
; Parameter Name       ; Value ; Type                                             ;
+----------------------+-------+--------------------------------------------------+
; ST_DATA_W            ; 32    ; Signed Integer                                   ;
; BYPASS_ENABLED       ; 0     ; Signed Integer                                   ;
; AVALON_ENABLED       ; 1     ; Signed Integer                                   ;
; CROSS_CLK_SYNC_DEPTH ; 2     ; Signed Integer                                   ;
+----------------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------+
; ST_DATA_W          ; 32    ; Signed Integer                                                                                                 ;
; SYNC_DEPTH         ; 2     ; Signed Integer                                                                                                 ;
; BYPASS_ENABLED     ; 0     ; Signed Integer                                                                                                 ;
; AVALON_ENABLED     ; 1     ; Signed Integer                                                                                                 ;
; FREQ_CNTER_ENABLED ; 0     ; Signed Integer                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enable_register_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enabled_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:aso_ready_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:asi_valid_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_reset_synchronizer:asi_reset_controller ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Signed Integer                                                                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 2     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser|altera_std_synchronizer:synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser|altera_std_synchronizer:synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                       ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                    ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                    ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                       ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                    ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                    ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal ;
+-----------------------------+-------+--------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------+
; MODE                        ; 2     ; Signed Integer                                                     ;
; RESPONSE_PORT               ; 2     ; Signed Integer                                                     ;
; DESCRIPTOR_FIFO_DEPTH       ; 128   ; Signed Integer                                                     ;
; ENHANCED_FEATURES           ; 0     ; Signed Integer                                                     ;
; DESCRIPTOR_WIDTH            ; 128   ; Signed Integer                                                     ;
; DESCRIPTOR_BYTEENABLE_WIDTH ; 16    ; Signed Integer                                                     ;
; CSR_ADDRESS_WIDTH           ; 3     ; Signed Integer                                                     ;
; DESCRIPTOR_INTERFACE        ; 0     ; Signed Integer                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                   ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; MODE              ; 2     ; Signed Integer                                                                                                         ;
; DATA_WIDTH        ; 128   ; Signed Integer                                                                                                         ;
; BYTE_ENABLE_WIDTH ; 16    ; Signed Integer                                                                                                         ;
; FIFO_DEPTH        ; 128   ; Signed Integer                                                                                                         ;
; FIFO_DEPTH_LOG2   ; 7     ; Signed Integer                                                                                                         ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|write_signal_breakout:the_write_signal_breakout ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 128   ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|read_signal_breakout:the_read_signal_breakout ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 128   ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH      ; 128   ; Signed Integer                                                                                                                                                       ;
; FIFO_DEPTH      ; 128   ; Signed Integer                                                                                                                                                       ;
; FIFO_DEPTH_LOG2 ; 7     ; Signed Integer                                                                                                                                                       ;
; LATENCY         ; 2     ; Signed Integer                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                  ;
; WIDTH_A                            ; 128                  ; Signed Integer                                                                                                                                           ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                           ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                  ;
; WIDTH_B                            ; 128                  ; Signed Integer                                                                                                                                           ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                           ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                  ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 16                   ; Signed Integer                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_ddc1      ; Untyped                                                                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                  ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH      ; 128   ; Signed Integer                                                                                                                                                        ;
; FIFO_DEPTH      ; 128   ; Signed Integer                                                                                                                                                        ;
; FIFO_DEPTH_LOG2 ; 7     ; Signed Integer                                                                                                                                                        ;
; LATENCY         ; 2     ; Signed Integer                                                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                   ;
; WIDTH_A                            ; 128                  ; Signed Integer                                                                                                                                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                            ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                   ;
; WIDTH_B                            ; 128                  ; Signed Integer                                                                                                                                            ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                            ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                   ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 16                   ; Signed Integer                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ddc1      ; Untyped                                                                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; ADDRESS_WIDTH  ; 3     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|response_block:the_response_block ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; RESPONSE_PORT   ; 2     ; Signed Integer                                                                                                   ;
; FIFO_DEPTH      ; 256   ; Signed Integer                                                                                                   ;
; FIFO_DEPTH_LOG2 ; 8     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal ;
+--------------------------------+-------+-------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------+
; UNALIGNED_ACCESSES_ENABLE      ; 0     ; Signed Integer                                                    ;
; ONLY_FULL_ACCESS_ENABLE        ; 0     ; Signed Integer                                                    ;
; STRIDE_ENABLE                  ; 0     ; Signed Integer                                                    ;
; STRIDE_WIDTH                   ; 1     ; Signed Integer                                                    ;
; PACKET_ENABLE                  ; 0     ; Signed Integer                                                    ;
; ERROR_ENABLE                   ; 0     ; Signed Integer                                                    ;
; ERROR_WIDTH                    ; 8     ; Signed Integer                                                    ;
; DATA_WIDTH                     ; 32    ; Signed Integer                                                    ;
; BYTE_ENABLE_WIDTH              ; 4     ; Signed Integer                                                    ;
; BYTE_ENABLE_WIDTH_LOG2         ; 2     ; Signed Integer                                                    ;
; ADDRESS_WIDTH                  ; 12    ; Signed Integer                                                    ;
; LENGTH_WIDTH                   ; 11    ; Signed Integer                                                    ;
; ACTUAL_BYTES_TRANSFERRED_WIDTH ; 32    ; Signed Integer                                                    ;
; FIFO_DEPTH                     ; 64    ; Signed Integer                                                    ;
; FIFO_DEPTH_LOG2                ; 6     ; Signed Integer                                                    ;
; FIFO_SPEED_OPTIMIZATION        ; 1     ; Signed Integer                                                    ;
; SYMBOL_WIDTH                   ; 8     ; Signed Integer                                                    ;
; NUMBER_OF_SYMBOLS              ; 4     ; Signed Integer                                                    ;
; NUMBER_OF_SYMBOLS_LOG2         ; 2     ; Signed Integer                                                    ;
; BURST_ENABLE                   ; 0     ; Signed Integer                                                    ;
; MAX_BURST_COUNT                ; 1     ; Signed Integer                                                    ;
; MAX_BURST_COUNT_WIDTH          ; 1     ; Signed Integer                                                    ;
; PROGRAMMABLE_BURST_ENABLE      ; 0     ; Signed Integer                                                    ;
; BURST_WRAPPING_SUPPORT         ; 0     ; Signed Integer                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                            ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                  ;
; lpm_width               ; 44          ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                                                                         ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                         ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; scfifo_7d01 ; Untyped                                                                                         ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|ST_to_MM_Adapter:the_ST_to_MM_Adapter ;
+-------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                           ;
+-------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH              ; 32    ; Signed Integer                                                                                                 ;
; BYTEENABLE_WIDTH_LOG2   ; 2     ; Signed Integer                                                                                                 ;
; ADDRESS_WIDTH           ; 12    ; Signed Integer                                                                                                 ;
; UNALIGNED_ACCESS_ENABLE ; 0     ; Signed Integer                                                                                                 ;
+-------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|byte_enable_generator:the_byte_enable_generator ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                            ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; BYTEENABLE_WIDTH ; 4     ; Signed Integer                                                                                                                  ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|write_burst_control:the_write_burst_control ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                  ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; BURST_ENABLE           ; 0     ; Signed Integer                                                                                                        ;
; BURST_COUNT_WIDTH      ; 1     ; Signed Integer                                                                                                        ;
; WORD_SIZE              ; 4     ; Signed Integer                                                                                                        ;
; WORD_SIZE_LOG2         ; 2     ; Signed Integer                                                                                                        ;
; ADDRESS_WIDTH          ; 12    ; Signed Integer                                                                                                        ;
; LENGTH_WIDTH           ; 11    ; Signed Integer                                                                                                        ;
; WRITE_FIFO_USED_WIDTH  ; 6     ; Signed Integer                                                                                                        ;
; BURST_WRAPPING_SUPPORT ; 0     ; Signed Integer                                                                                                        ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                            ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                            ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_2uc1      ; Untyped                                                                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                 ;
; WIDTH_A                            ; 14                   ; Signed Integer                                                                                                                          ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                          ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                 ;
; WIDTH_B                            ; 14                   ; Signed Integer                                                                                                                          ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                          ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_vkc1      ; Untyped                                                                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_bht_module:dma_nios2_gen2_0_cpu_bht ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_bht_module:dma_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                           ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                                                                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                           ;
; WIDTH_B                            ; 2                    ; Signed Integer                                                                                                                    ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                    ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_vhc1      ; Untyped                                                                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                            ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                            ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                            ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                            ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_5tb1      ; Untyped                                                                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                            ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                            ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                            ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                            ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_5tb1      ; Untyped                                                                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1 ;
+---------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value                ; Type                                                                                                                                             ;
+---------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                       ; ADD                  ; Untyped                                                                                                                                          ;
; ACCUM_SLOAD_ACLR                      ; NONE                 ; Untyped                                                                                                                                          ;
; ACCUM_SLOAD_LATENCY_ACLR              ; NONE                 ; Untyped                                                                                                                                          ;
; ACCUM_SLOAD_LATENCY_CLOCK             ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ACCUM_SLOAD_LATENCY_SCLR              ; NONE                 ; Untyped                                                                                                                                          ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; NONE                 ; Untyped                                                                                                                                          ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ACCUM_SLOAD_PIPELINE_SCLR             ; NONE                 ; Untyped                                                                                                                                          ;
; ACCUM_SLOAD_REGISTER                  ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ACCUM_SLOAD_SCLR                      ; NONE                 ; Untyped                                                                                                                                          ;
; ACCUMULATOR                           ; NO                   ; Untyped                                                                                                                                          ;
; ADDER1_ROUNDING                       ; NO                   ; Untyped                                                                                                                                          ;
; ADDER3_ROUNDING                       ; NO                   ; Untyped                                                                                                                                          ;
; ADDNSUB1_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDNSUB1_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB1_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDNSUB1_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB3_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDNSUB3_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB3_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDNSUB3_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_ACLR1              ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_ACLR3              ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR1      ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR3      ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK1     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK3     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR1      ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR3      ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0                ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0               ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR1     ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR3     ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_SCLR1              ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_SCLR3              ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_ACLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_ADDER                        ; NO                   ; Untyped                                                                                                                                          ;
; CHAINOUT_ADDER_DIRECTION              ; ADD                  ; Untyped                                                                                                                                          ;
; CHAINOUT_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; CHAINOUT_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; CHAINOUT_ROUND_OUTPUT_SCLR            ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; CHAINOUT_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; CHAINOUT_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_ROUNDING                     ; NO                   ; Untyped                                                                                                                                          ;
; CHAINOUT_SATURATE_ACLR                ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; CHAINOUT_SATURATE_OUTPUT_SCLR         ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; CHAINOUT_SATURATE_PIPELINE_SCLR       ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_SATURATE_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; CHAINOUT_SATURATE_SCLR                ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_SATURATION                   ; NO                   ; Untyped                                                                                                                                          ;
; CHAINOUT_SCLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; COEF0_0                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF0_1                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF0_2                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF0_3                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF0_4                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF0_5                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF0_6                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF0_7                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF1_0                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF1_1                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF1_2                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF1_3                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF1_4                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF1_5                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF1_6                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF1_7                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF2_0                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF2_1                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF2_2                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF2_3                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF2_4                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF2_5                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF2_6                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF2_7                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF3_0                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF3_1                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF3_2                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF3_3                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF3_4                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF3_5                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF3_6                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF3_7                               ; 0                    ; Untyped                                                                                                                                          ;
; COEFSEL0_ACLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; COEFSEL0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL0_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; COEFSEL0_SCLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL1_ACLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; COEFSEL1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL1_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; COEFSEL1_SCLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL2_ACLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; COEFSEL2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL2_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; COEFSEL2_SCLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL3_ACLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; COEFSEL3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL3_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; COEFSEL3_SCLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES                  ; Untyped                                                                                                                                          ;
; DOUBLE_ACCUM                          ; NO                   ; Untyped                                                                                                                                          ;
; DSP_BLOCK_BALANCING                   ; AUTO                 ; Untyped                                                                                                                                          ;
; EXTRA_LATENCY                         ; 0                    ; Untyped                                                                                                                                          ;
; INPUT_A0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_A0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_A0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_A1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_A1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_A1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_A2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_A2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_A2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_A3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_A3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_A3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_A0                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_A1                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_A2                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_A3                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_B0                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_B1                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_B2                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_B3                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_C0                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_C1                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_C2                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_C3                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_B0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_B0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_B0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_B1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_B1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_B1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_B2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_B2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_B2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_B3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_B3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_B3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_C0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_C0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_C0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_C1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_C1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_C1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_C2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_C2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_C2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_C3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_C3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_C3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_A0                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_A1                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_A2                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_A3                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_B0                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_B1                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_B2                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_B3                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_C0                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_C1                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_C2                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_C3                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_SCLR_A0                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SCLR_A1                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SCLR_A2                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SCLR_A3                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SCLR_B0                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SCLR_B1                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SCLR_B2                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SCLR_B3                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SCLR_C0                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SCLR_C1                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SCLR_C2                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SCLR_C3                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SOURCE_A0                       ; DATAA                ; Untyped                                                                                                                                          ;
; INPUT_SOURCE_A1                       ; DATAA                ; Untyped                                                                                                                                          ;
; INPUT_SOURCE_A2                       ; DATAA                ; Untyped                                                                                                                                          ;
; INPUT_SOURCE_A3                       ; DATAA                ; Untyped                                                                                                                                          ;
; INPUT_SOURCE_B0                       ; DATAB                ; Untyped                                                                                                                                          ;
; INPUT_SOURCE_B1                       ; DATAB                ; Untyped                                                                                                                                          ;
; INPUT_SOURCE_B2                       ; DATAB                ; Untyped                                                                                                                                          ;
; INPUT_SOURCE_B3                       ; DATAB                ; Untyped                                                                                                                                          ;
; LATENCY                               ; 0                    ; Untyped                                                                                                                                          ;
; LOADCONST_CONTROL_ACLR                ; NONE                 ; Untyped                                                                                                                                          ;
; LOADCONST_CONTROL_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; LOADCONST_CONTROL_SCLR                ; NONE                 ; Untyped                                                                                                                                          ;
; LOADCONST_VALUE                       ; 64                   ; Untyped                                                                                                                                          ;
; MULT01_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                                          ;
; MULT01_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; MULT01_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                                          ;
; MULT01_SATURATION_ACLR                ; ACLR0                ; Untyped                                                                                                                                          ;
; MULT01_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; MULT01_SATURATION_SCLR                ; ACLR0                ; Untyped                                                                                                                                          ;
; MULT23_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                                          ;
; MULT23_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; MULT23_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                                          ;
; MULT23_SATURATION_ACLR                ; NONE                 ; Untyped                                                                                                                                          ;
; MULT23_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; MULT23_SATURATION_SCLR                ; NONE                 ; Untyped                                                                                                                                          ;
; MULTIPLIER01_ROUNDING                 ; NO                   ; Untyped                                                                                                                                          ;
; MULTIPLIER01_SATURATION               ; NO                   ; Untyped                                                                                                                                          ;
; MULTIPLIER1_DIRECTION                 ; ADD                  ; Untyped                                                                                                                                          ;
; MULTIPLIER23_ROUNDING                 ; NO                   ; Untyped                                                                                                                                          ;
; MULTIPLIER23_SATURATION               ; NO                   ; Untyped                                                                                                                                          ;
; MULTIPLIER3_DIRECTION                 ; ADD                  ; Untyped                                                                                                                                          ;
; MULTIPLIER_ACLR0                      ; ACLR0                ; Untyped                                                                                                                                          ;
; MULTIPLIER_ACLR1                      ; NONE                 ; Untyped                                                                                                                                          ;
; MULTIPLIER_ACLR2                      ; NONE                 ; Untyped                                                                                                                                          ;
; MULTIPLIER_ACLR3                      ; NONE                 ; Untyped                                                                                                                                          ;
; MULTIPLIER_REGISTER0                  ; CLOCK0               ; Untyped                                                                                                                                          ;
; MULTIPLIER_REGISTER1                  ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; MULTIPLIER_REGISTER2                  ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; MULTIPLIER_REGISTER3                  ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; MULTIPLIER_SCLR0                      ; NONE                 ; Untyped                                                                                                                                          ;
; MULTIPLIER_SCLR1                      ; NONE                 ; Untyped                                                                                                                                          ;
; MULTIPLIER_SCLR2                      ; NONE                 ; Untyped                                                                                                                                          ;
; MULTIPLIER_SCLR3                      ; NONE                 ; Untyped                                                                                                                                          ;
; NEGATE_ACLR                           ; NONE                 ; Untyped                                                                                                                                          ;
; NEGATE_LATENCY_ACLR                   ; NONE                 ; Untyped                                                                                                                                          ;
; NEGATE_LATENCY_CLOCK                  ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; NEGATE_LATENCY_SCLR                   ; NONE                 ; Untyped                                                                                                                                          ;
; NEGATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; NEGATE_SCLR                           ; NONE                 ; Untyped                                                                                                                                          ;
; NUMBER_OF_MULTIPLIERS                 ; 1                    ; Signed Integer                                                                                                                                   ;
; OUTPUT_ACLR                           ; NONE                 ; Untyped                                                                                                                                          ;
; OUTPUT_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; OUTPUT_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                                          ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; NONE                 ; Untyped                                                                                                                                          ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; OUTPUT_ROUND_PIPELINE_SCLR            ; NONE                 ; Untyped                                                                                                                                          ;
; OUTPUT_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; OUTPUT_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                                          ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER      ; Untyped                                                                                                                                          ;
; OUTPUT_ROUNDING                       ; NO                   ; Untyped                                                                                                                                          ;
; OUTPUT_SATURATE_ACLR                  ; NONE                 ; Untyped                                                                                                                                          ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; NONE                 ; Untyped                                                                                                                                          ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; OUTPUT_SATURATE_PIPELINE_SCLR         ; NONE                 ; Untyped                                                                                                                                          ;
; OUTPUT_SATURATE_REGISTER              ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; OUTPUT_SATURATE_SCLR                  ; NONE                 ; Untyped                                                                                                                                          ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC           ; Untyped                                                                                                                                          ;
; OUTPUT_SATURATION                     ; NO                   ; Untyped                                                                                                                                          ;
; OUTPUT_SCLR                           ; NONE                 ; Untyped                                                                                                                                          ;
; port_addnsub1                         ; PORT_UNUSED          ; Untyped                                                                                                                                          ;
; port_addnsub3                         ; PORT_UNUSED          ; Untyped                                                                                                                                          ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED          ; Untyped                                                                                                                                          ;
; PORT_MULT0_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                          ;
; PORT_MULT1_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                          ;
; PORT_MULT2_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                          ;
; PORT_MULT3_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                          ;
; port_negate                           ; PORT_UNUSED          ; Untyped                                                                                                                                          ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED          ; Untyped                                                                                                                                          ;
; port_signa                            ; PORT_UNUSED          ; Untyped                                                                                                                                          ;
; port_signb                            ; PORT_UNUSED          ; Untyped                                                                                                                                          ;
; PREADDER_DIRECTION_0                  ; ADD                  ; Untyped                                                                                                                                          ;
; PREADDER_DIRECTION_1                  ; ADD                  ; Untyped                                                                                                                                          ;
; PREADDER_DIRECTION_2                  ; ADD                  ; Untyped                                                                                                                                          ;
; PREADDER_DIRECTION_3                  ; ADD                  ; Untyped                                                                                                                                          ;
; PREADDER_MODE                         ; SIMPLE               ; Untyped                                                                                                                                          ;
; REPRESENTATION_A                      ; UNSIGNED             ; Untyped                                                                                                                                          ;
; REPRESENTATION_B                      ; UNSIGNED             ; Untyped                                                                                                                                          ;
; ROTATE_ACLR                           ; NONE                 ; Untyped                                                                                                                                          ;
; ROTATE_OUTPUT_ACLR                    ; NONE                 ; Untyped                                                                                                                                          ;
; ROTATE_OUTPUT_REGISTER                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ROTATE_OUTPUT_SCLR                    ; NONE                 ; Untyped                                                                                                                                          ;
; ROTATE_PIPELINE_ACLR                  ; NONE                 ; Untyped                                                                                                                                          ;
; ROTATE_PIPELINE_REGISTER              ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ROTATE_PIPELINE_SCLR                  ; NONE                 ; Untyped                                                                                                                                          ;
; ROTATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ROTATE_SCLR                           ; NONE                 ; Untyped                                                                                                                                          ;
; SCANOUTA_ACLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; SCANOUTA_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; SCANOUTA_SCLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; SELECTED_DEVICE_FAMILY                ; MAX10                ; Untyped                                                                                                                                          ;
; SHIFT_MODE                            ; NO                   ; Untyped                                                                                                                                          ;
; SHIFT_RIGHT_ACLR                      ; NONE                 ; Untyped                                                                                                                                          ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; NONE                 ; Untyped                                                                                                                                          ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; SHIFT_RIGHT_OUTPUT_SCLR               ; NONE                 ; Untyped                                                                                                                                          ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; NONE                 ; Untyped                                                                                                                                          ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; SHIFT_RIGHT_PIPELINE_SCLR             ; NONE                 ; Untyped                                                                                                                                          ;
; SHIFT_RIGHT_REGISTER                  ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; SHIFT_RIGHT_SCLR                      ; NONE                 ; Untyped                                                                                                                                          ;
; SIGNED_ACLR_A                         ; NONE                 ; Untyped                                                                                                                                          ;
; SIGNED_ACLR_B                         ; NONE                 ; Untyped                                                                                                                                          ;
; SIGNED_LATENCY_ACLR_A                 ; NONE                 ; Untyped                                                                                                                                          ;
; SIGNED_LATENCY_ACLR_B                 ; NONE                 ; Untyped                                                                                                                                          ;
; SIGNED_LATENCY_CLOCK_A                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; SIGNED_LATENCY_CLOCK_B                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; SIGNED_LATENCY_SCLR_A                 ; NONE                 ; Untyped                                                                                                                                          ;
; SIGNED_LATENCY_SCLR_B                 ; NONE                 ; Untyped                                                                                                                                          ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0                ; Untyped                                                                                                                                          ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0                ; Untyped                                                                                                                                          ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0               ; Untyped                                                                                                                                          ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0               ; Untyped                                                                                                                                          ;
; SIGNED_PIPELINE_SCLR_A                ; NONE                 ; Untyped                                                                                                                                          ;
; SIGNED_PIPELINE_SCLR_B                ; NONE                 ; Untyped                                                                                                                                          ;
; SIGNED_REGISTER_A                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; SIGNED_REGISTER_B                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; SIGNED_SCLR_A                         ; NONE                 ; Untyped                                                                                                                                          ;
; SIGNED_SCLR_B                         ; NONE                 ; Untyped                                                                                                                                          ;
; SYSTOLIC_ACLR1                        ; NONE                 ; Untyped                                                                                                                                          ;
; SYSTOLIC_ACLR3                        ; NONE                 ; Untyped                                                                                                                                          ;
; SYSTOLIC_DELAY1                       ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; SYSTOLIC_DELAY3                       ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; SYSTOLIC_SCLR1                        ; NONE                 ; Untyped                                                                                                                                          ;
; SYSTOLIC_SCLR3                        ; NONE                 ; Untyped                                                                                                                                          ;
; USE_SLOAD_ACCUM_PORT                  ; NO                   ; Untyped                                                                                                                                          ;
; USE_SUBNADD                           ; NO                   ; Untyped                                                                                                                                          ;
; WIDTH_A                               ; 16                   ; Signed Integer                                                                                                                                   ;
; WIDTH_B                               ; 16                   ; Signed Integer                                                                                                                                   ;
; WIDTH_C                               ; 22                   ; Untyped                                                                                                                                          ;
; WIDTH_CHAININ                         ; 1                    ; Untyped                                                                                                                                          ;
; WIDTH_COEF                            ; 18                   ; Untyped                                                                                                                                          ;
; WIDTH_MSB                             ; 17                   ; Untyped                                                                                                                                          ;
; WIDTH_RESULT                          ; 32                   ; Signed Integer                                                                                                                                   ;
; WIDTH_SATURATE_SIGN                   ; 1                    ; Untyped                                                                                                                                          ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; NONE                 ; Untyped                                                                                                                                          ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ZERO_CHAINOUT_OUTPUT_SCLR             ; NONE                 ; Untyped                                                                                                                                          ;
; ZERO_LOOPBACK_ACLR                    ; NONE                 ; Untyped                                                                                                                                          ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; NONE                 ; Untyped                                                                                                                                          ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ZERO_LOOPBACK_OUTPUT_SCLR             ; NONE                 ; Untyped                                                                                                                                          ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; NONE                 ; Untyped                                                                                                                                          ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ZERO_LOOPBACK_PIPELINE_SCLR           ; NONE                 ; Untyped                                                                                                                                          ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ZERO_LOOPBACK_SCLR                    ; NONE                 ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER                        ; altera_mult_add_bbo2 ; Untyped                                                                                                                                          ;
+---------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1 ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value               ; Type                                                                                                                                                                                                                           ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; extra_latency                         ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; dedicated_multiplier_circuitry        ; YES                 ; String                                                                                                                                                                                                                         ;
; dsp_block_balancing                   ; Auto                ; String                                                                                                                                                                                                                         ;
; selected_device_family                ; MAX 10              ; String                                                                                                                                                                                                                         ;
; lpm_type                              ; altera_mult_add_rtl ; String                                                                                                                                                                                                                         ;
; lpm_hint                              ; UNUSED              ; String                                                                                                                                                                                                                         ;
; width_a                               ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; input_register_a0                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_a0                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_sclr_a0                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_source_a0                       ; DATAA               ; String                                                                                                                                                                                                                         ;
; input_register_a1                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_a1                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_sclr_a1                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_source_a1                       ; DATAA               ; String                                                                                                                                                                                                                         ;
; input_register_a2                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_a2                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_sclr_a2                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_source_a2                       ; DATAA               ; String                                                                                                                                                                                                                         ;
; input_register_a3                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_a3                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_sclr_a3                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_source_a3                       ; DATAA               ; String                                                                                                                                                                                                                         ;
; input_a0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_a0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_a0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_a1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_a1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_a1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_a2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_a2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_a2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_a3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_a3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_a3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; width_b                               ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; input_register_b0                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_b0                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_source_b0                       ; DATAB               ; String                                                                                                                                                                                                                         ;
; input_sclr_b0                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_register_b1                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_b1                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_sclr_b1                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_source_b1                       ; DATAB               ; String                                                                                                                                                                                                                         ;
; input_register_b2                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_b2                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_sclr_b2                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_source_b2                       ; DATAB               ; String                                                                                                                                                                                                                         ;
; input_register_b3                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_b3                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_sclr_b3                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_source_b3                       ; DATAB               ; String                                                                                                                                                                                                                         ;
; input_b0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_b0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_b0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_b1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_b1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_b1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_b2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_b2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_b2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_b3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_b3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_b3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; width_c                               ; 22                  ; Signed Integer                                                                                                                                                                                                                 ;
; input_register_c0                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_c0                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_sclr_c0                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_register_c1                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_c1                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_sclr_c1                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_register_c2                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_c2                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_sclr_c2                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_register_c3                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_c3                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_sclr_c3                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_c0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_c0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_c0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_c1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_c1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_c1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_c2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_c2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_c2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_c3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_c3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_c3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; width_result                          ; 32                  ; Signed Integer                                                                                                                                                                                                                 ;
; output_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; output_aclr                           ; NONE                ; String                                                                                                                                                                                                                         ;
; output_sclr                           ; NONE                ; String                                                                                                                                                                                                                         ;
; port_signa                            ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; representation_a                      ; UNSIGNED            ; String                                                                                                                                                                                                                         ;
; signed_register_a                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; signed_aclr_a                         ; NONE                ; String                                                                                                                                                                                                                         ;
; signed_sclr_a                         ; NONE                ; String                                                                                                                                                                                                                         ;
; signed_latency_clock_a                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; signed_latency_aclr_a                 ; NONE                ; String                                                                                                                                                                                                                         ;
; signed_latency_sclr_a                 ; NONE                ; String                                                                                                                                                                                                                         ;
; port_signb                            ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; representation_b                      ; UNSIGNED            ; String                                                                                                                                                                                                                         ;
; signed_register_b                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; signed_aclr_b                         ; NONE                ; String                                                                                                                                                                                                                         ;
; signed_sclr_b                         ; NONE                ; String                                                                                                                                                                                                                         ;
; signed_latency_clock_b                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; signed_latency_aclr_b                 ; NONE                ; String                                                                                                                                                                                                                         ;
; signed_latency_sclr_b                 ; NONE                ; String                                                                                                                                                                                                                         ;
; number_of_multipliers                 ; 1                   ; Signed Integer                                                                                                                                                                                                                 ;
; multiplier1_direction                 ; ADD                 ; String                                                                                                                                                                                                                         ;
; multiplier3_direction                 ; ADD                 ; String                                                                                                                                                                                                                         ;
; multiplier_register0                  ; CLOCK0              ; String                                                                                                                                                                                                                         ;
; multiplier_aclr0                      ; ACLR0               ; String                                                                                                                                                                                                                         ;
; multiplier_sclr0                      ; NONE                ; String                                                                                                                                                                                                                         ;
; multiplier_register1                  ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; multiplier_aclr1                      ; NONE                ; String                                                                                                                                                                                                                         ;
; multiplier_sclr1                      ; NONE                ; String                                                                                                                                                                                                                         ;
; multiplier_register2                  ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; multiplier_aclr2                      ; NONE                ; String                                                                                                                                                                                                                         ;
; multiplier_sclr2                      ; NONE                ; String                                                                                                                                                                                                                         ;
; multiplier_register3                  ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; multiplier_aclr3                      ; NONE                ; String                                                                                                                                                                                                                         ;
; multiplier_sclr3                      ; NONE                ; String                                                                                                                                                                                                                         ;
; port_addnsub1                         ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_register1          ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_aclr1              ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_sclr1              ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_clock1     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_aclr1      ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_sclr1      ; NONE                ; String                                                                                                                                                                                                                         ;
; port_addnsub3                         ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_register3          ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_aclr3              ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_sclr3              ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_clock3     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_aclr3      ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_sclr3      ; NONE                ; String                                                                                                                                                                                                                         ;
; use_subnadd                           ; NO                  ; String                                                                                                                                                                                                                         ;
; adder1_rounding                       ; NO                  ; String                                                                                                                                                                                                                         ;
; addnsub1_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; addnsub1_round_aclr                   ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub1_round_sclr                   ; NONE                ; String                                                                                                                                                                                                                         ;
; adder3_rounding                       ; NO                  ; String                                                                                                                                                                                                                         ;
; addnsub3_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; addnsub3_round_aclr                   ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub3_round_sclr                   ; NONE                ; String                                                                                                                                                                                                                         ;
; multiplier01_rounding                 ; NO                  ; String                                                                                                                                                                                                                         ;
; mult01_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; mult01_round_aclr                     ; NONE                ; String                                                                                                                                                                                                                         ;
; mult01_round_sclr                     ; NONE                ; String                                                                                                                                                                                                                         ;
; multiplier23_rounding                 ; NO                  ; String                                                                                                                                                                                                                         ;
; mult23_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; mult23_round_aclr                     ; NONE                ; String                                                                                                                                                                                                                         ;
; mult23_round_sclr                     ; NONE                ; String                                                                                                                                                                                                                         ;
; width_msb                             ; 17                  ; Signed Integer                                                                                                                                                                                                                 ;
; output_rounding                       ; NO                  ; String                                                                                                                                                                                                                         ;
; output_round_type                     ; NEAREST_INTEGER     ; String                                                                                                                                                                                                                         ;
; output_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; output_round_aclr                     ; NONE                ; String                                                                                                                                                                                                                         ;
; output_round_sclr                     ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_rounding                     ; NO                  ; String                                                                                                                                                                                                                         ;
; chainout_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; chainout_round_aclr                   ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_round_sclr                   ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_round_output_register        ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; chainout_round_output_aclr            ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_round_output_sclr            ; NONE                ; String                                                                                                                                                                                                                         ;
; multiplier01_saturation               ; NO                  ; String                                                                                                                                                                                                                         ;
; mult01_saturation_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; mult01_saturation_aclr                ; ACLR0               ; String                                                                                                                                                                                                                         ;
; mult01_saturation_sclr                ; ACLR0               ; String                                                                                                                                                                                                                         ;
; multiplier23_saturation               ; NO                  ; String                                                                                                                                                                                                                         ;
; mult23_saturation_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; mult23_saturation_aclr                ; NONE                ; String                                                                                                                                                                                                                         ;
; mult23_saturation_sclr                ; NONE                ; String                                                                                                                                                                                                                         ;
; port_mult0_is_saturated               ; NONE                ; String                                                                                                                                                                                                                         ;
; port_mult1_is_saturated               ; NONE                ; String                                                                                                                                                                                                                         ;
; port_mult2_is_saturated               ; NONE                ; String                                                                                                                                                                                                                         ;
; port_mult3_is_saturated               ; NONE                ; String                                                                                                                                                                                                                         ;
; width_saturate_sign                   ; 1                   ; Signed Integer                                                                                                                                                                                                                 ;
; output_saturation                     ; NO                  ; String                                                                                                                                                                                                                         ;
; port_output_is_overflow               ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; output_saturate_type                  ; ASYMMETRIC          ; String                                                                                                                                                                                                                         ;
; output_saturate_register              ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; output_saturate_aclr                  ; NONE                ; String                                                                                                                                                                                                                         ;
; output_saturate_sclr                  ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_saturation                   ; NO                  ; String                                                                                                                                                                                                                         ;
; port_chainout_sat_is_overflow         ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; chainout_saturate_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; chainout_saturate_aclr                ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_saturate_sclr                ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_saturate_output_register     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; chainout_saturate_output_aclr         ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_saturate_output_sclr         ; NONE                ; String                                                                                                                                                                                                                         ;
; scanouta_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; scanouta_aclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; scanouta_sclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; width_chainin                         ; 1                   ; Signed Integer                                                                                                                                                                                                                 ;
; chainout_adder                        ; NO                  ; String                                                                                                                                                                                                                         ;
; chainout_adder_direction              ; ADD                 ; String                                                                                                                                                                                                                         ;
; chainout_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; chainout_aclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_sclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; port_negate                           ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; negate_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; negate_aclr                           ; NONE                ; String                                                                                                                                                                                                                         ;
; negate_sclr                           ; NONE                ; String                                                                                                                                                                                                                         ;
; negate_latency_clock                  ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; negate_latency_aclr                   ; NONE                ; String                                                                                                                                                                                                                         ;
; negate_latency_sclr                   ; NONE                ; String                                                                                                                                                                                                                         ;
; zero_chainout_output_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; zero_chainout_output_aclr             ; NONE                ; String                                                                                                                                                                                                                         ;
; zero_chainout_output_sclr             ; NONE                ; String                                                                                                                                                                                                                         ;
; shift_mode                            ; NO                  ; String                                                                                                                                                                                                                         ;
; rotate_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; rotate_aclr                           ; NONE                ; String                                                                                                                                                                                                                         ;
; rotate_sclr                           ; NONE                ; String                                                                                                                                                                                                                         ;
; rotate_output_register                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; rotate_output_aclr                    ; NONE                ; String                                                                                                                                                                                                                         ;
; rotate_output_sclr                    ; NONE                ; String                                                                                                                                                                                                                         ;
; shift_right_register                  ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; shift_right_aclr                      ; NONE                ; String                                                                                                                                                                                                                         ;
; shift_right_sclr                      ; NONE                ; String                                                                                                                                                                                                                         ;
; shift_right_output_register           ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; shift_right_output_aclr               ; NONE                ; String                                                                                                                                                                                                                         ;
; shift_right_output_sclr               ; NONE                ; String                                                                                                                                                                                                                         ;
; zero_loopback_register                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; zero_loopback_aclr                    ; NONE                ; String                                                                                                                                                                                                                         ;
; zero_loopback_sclr                    ; NONE                ; String                                                                                                                                                                                                                         ;
; zero_loopback_output_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; zero_loopback_output_aclr             ; NONE                ; String                                                                                                                                                                                                                         ;
; zero_loopback_output_sclr             ; NONE                ; String                                                                                                                                                                                                                         ;
; accumulator                           ; NO                  ; String                                                                                                                                                                                                                         ;
; accum_direction                       ; ADD                 ; String                                                                                                                                                                                                                         ;
; loadconst_value                       ; 64                  ; Signed Integer                                                                                                                                                                                                                 ;
; use_sload_accum_port                  ; NO                  ; String                                                                                                                                                                                                                         ;
; accum_sload_register                  ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; accum_sload_aclr                      ; NONE                ; String                                                                                                                                                                                                                         ;
; accum_sload_sclr                      ; NONE                ; String                                                                                                                                                                                                                         ;
; accum_sload_latency_clock             ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; accum_sload_latency_aclr              ; NONE                ; String                                                                                                                                                                                                                         ;
; accum_sload_latency_sclr              ; NONE                ; String                                                                                                                                                                                                                         ;
; loadconst_control_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; loadconst_control_aclr                ; NONE                ; String                                                                                                                                                                                                                         ;
; loadconst_control_sclr                ; NONE                ; String                                                                                                                                                                                                                         ;
; double_accum                          ; NO                  ; String                                                                                                                                                                                                                         ;
; systolic_delay1                       ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; systolic_delay3                       ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; systolic_aclr1                        ; NONE                ; String                                                                                                                                                                                                                         ;
; systolic_sclr1                        ; NONE                ; String                                                                                                                                                                                                                         ;
; systolic_aclr3                        ; NONE                ; String                                                                                                                                                                                                                         ;
; systolic_sclr3                        ; NONE                ; String                                                                                                                                                                                                                         ;
; preadder_mode                         ; SIMPLE              ; String                                                                                                                                                                                                                         ;
; preadder_direction_0                  ; ADD                 ; String                                                                                                                                                                                                                         ;
; preadder_direction_1                  ; ADD                 ; String                                                                                                                                                                                                                         ;
; preadder_direction_2                  ; ADD                 ; String                                                                                                                                                                                                                         ;
; preadder_direction_3                  ; ADD                 ; String                                                                                                                                                                                                                         ;
; width_coef                            ; 18                  ; Signed Integer                                                                                                                                                                                                                 ;
; coefsel0_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; coefsel0_aclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel0_sclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel1_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; coefsel1_aclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel1_sclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel2_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; coefsel2_aclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel2_sclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel3_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; coefsel3_aclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel3_sclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; coef0_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef0_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef0_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef0_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef0_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef0_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef0_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef0_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef1_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef1_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef1_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef1_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef1_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef1_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef1_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef1_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef2_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef2_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef2_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef2_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef2_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef2_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef2_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef2_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef3_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef3_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef3_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef3_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef3_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef3_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef3_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef3_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coefsel0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; coefsel0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; coefsel1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; coefsel2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; coefsel3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; latency                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; signed_pipeline_register_a            ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; signed_pipeline_aclr_a                ; NONE                ; String                                                                                                                                                                                                                         ;
; signed_pipeline_register_b            ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; signed_pipeline_aclr_b                ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_pipeline_register1 ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_pipeline_aclr1     ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_pipeline_register3 ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_pipeline_aclr3     ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub1_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; addnsub1_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub3_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; addnsub3_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                                         ;
; output_round_pipeline_register        ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; output_round_pipeline_aclr            ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; chainout_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                                         ;
; output_saturate_pipeline_register     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; output_saturate_pipeline_aclr         ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_saturate_pipeline_register   ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; chainout_saturate_pipeline_aclr       ; NONE                ; String                                                                                                                                                                                                                         ;
; rotate_pipeline_register              ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; rotate_pipeline_aclr                  ; NONE                ; String                                                                                                                                                                                                                         ;
; shift_right_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; shift_right_pipeline_aclr             ; NONE                ; String                                                                                                                                                                                                                         ;
; zero_loopback_pipeline_register       ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; zero_loopback_pipeline_aclr           ; NONE                ; String                                                                                                                                                                                                                         ;
; accum_sload_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; accum_sload_pipeline_aclr             ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub1_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub3_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_saturate_pipeline_sclr       ; NONE                ; String                                                                                                                                                                                                                         ;
; output_round_pipeline_sclr            ; NONE                ; String                                                                                                                                                                                                                         ;
; output_saturate_pipeline_sclr         ; NONE                ; String                                                                                                                                                                                                                         ;
; rotate_pipeline_sclr                  ; NONE                ; String                                                                                                                                                                                                                         ;
; shift_right_pipeline_sclr             ; NONE                ; String                                                                                                                                                                                                                         ;
; zero_loopback_pipeline_sclr           ; NONE                ; String                                                                                                                                                                                                                         ;
; width_clock_all_wire_msb              ; 3                   ; Signed Integer                                                                                                                                                                                                                 ;
; width_aclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                                                                                                 ;
; width_ena_all_wire_msb                ; 3                   ; Signed Integer                                                                                                                                                                                                                 ;
; width_sclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                                                                                                 ;
; width_a_total_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_a_msb                           ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_b_total_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_b_msb                           ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_c_total_msb                     ; 21                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_c_msb                           ; 21                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_scanina                         ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_scanina_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_scaninb                         ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_scaninb_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_sourcea_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; width_sourceb_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; width_scanouta_msb                    ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_scanoutb_msb                    ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_chainin_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; width_result_msb                      ; 31                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_coef_msb                        ; 17                  ; Signed Integer                                                                                                                                                                                                                 ;
; dataa_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; dataa_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; width_a_ext                           ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_a_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; datab_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; datab_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; width_b_ext                           ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_b_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; coef_ext_require                      ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef_port_sign                        ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; width_coef_ext                        ; 18                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_coef_ext_msb                    ; 17                  ; Signed Integer                                                                                                                                                                                                                 ;
; datac_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; datac_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; width_c_ext                           ; 22                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_c_ext_msb                       ; 21                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_scanchain                       ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_scanchain_msb                   ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; scanchain_port_sign                   ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; preadder_representation               ; UNSIGNED            ; String                                                                                                                                                                                                                         ;
; width_preadder_input_a                ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_preadder_input_a_msb            ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_preadder_adder_result           ; 17                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_preadder_output_a               ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_preadder_output_a_msb           ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_preadder_output_b               ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_preadder_output_b_msb           ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; multiplier_input_representation_a     ; UNSIGNED            ; String                                                                                                                                                                                                                         ;
; multiplier_input_representation_b     ; UNSIGNED            ; String                                                                                                                                                                                                                         ;
; width_mult_source_a                   ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_mult_source_a_msb               ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_mult_source_b                   ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_mult_source_b_msb               ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_mult_result                     ; 34                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_mult_result_msb                 ; 33                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_adder_source                    ; 34                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_adder_source_msb                ; 33                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_adder_result                    ; 35                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_adder_result_msb                ; 34                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_chainin_ext                     ; 31                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_original_result                 ; 35                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_original_result_msb             ; 34                  ; Signed Integer                                                                                                                                                                                                                 ;
; result_ext_width                      ; 1                   ; Signed Integer                                                                                                                                                                                                                 ;
; width_result_output                   ; 36                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_result_output_msb               ; 35                  ; Signed Integer                                                                                                                                                                                                                 ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2 ;
+---------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value                ; Type                                                                                                                                             ;
+---------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                       ; ADD                  ; Untyped                                                                                                                                          ;
; ACCUM_SLOAD_ACLR                      ; NONE                 ; Untyped                                                                                                                                          ;
; ACCUM_SLOAD_LATENCY_ACLR              ; NONE                 ; Untyped                                                                                                                                          ;
; ACCUM_SLOAD_LATENCY_CLOCK             ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ACCUM_SLOAD_LATENCY_SCLR              ; NONE                 ; Untyped                                                                                                                                          ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; NONE                 ; Untyped                                                                                                                                          ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ACCUM_SLOAD_PIPELINE_SCLR             ; NONE                 ; Untyped                                                                                                                                          ;
; ACCUM_SLOAD_REGISTER                  ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ACCUM_SLOAD_SCLR                      ; NONE                 ; Untyped                                                                                                                                          ;
; ACCUMULATOR                           ; NO                   ; Untyped                                                                                                                                          ;
; ADDER1_ROUNDING                       ; NO                   ; Untyped                                                                                                                                          ;
; ADDER3_ROUNDING                       ; NO                   ; Untyped                                                                                                                                          ;
; ADDNSUB1_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDNSUB1_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB1_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDNSUB1_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB3_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDNSUB3_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB3_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDNSUB3_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_ACLR1              ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_ACLR3              ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR1      ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR3      ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK1     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK3     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR1      ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR3      ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0                ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0               ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR1     ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR3     ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_SCLR1              ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_SCLR3              ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_ACLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_ADDER                        ; NO                   ; Untyped                                                                                                                                          ;
; CHAINOUT_ADDER_DIRECTION              ; ADD                  ; Untyped                                                                                                                                          ;
; CHAINOUT_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; CHAINOUT_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; CHAINOUT_ROUND_OUTPUT_SCLR            ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; CHAINOUT_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; CHAINOUT_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_ROUNDING                     ; NO                   ; Untyped                                                                                                                                          ;
; CHAINOUT_SATURATE_ACLR                ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; CHAINOUT_SATURATE_OUTPUT_SCLR         ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; CHAINOUT_SATURATE_PIPELINE_SCLR       ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_SATURATE_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; CHAINOUT_SATURATE_SCLR                ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_SATURATION                   ; NO                   ; Untyped                                                                                                                                          ;
; CHAINOUT_SCLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; COEF0_0                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF0_1                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF0_2                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF0_3                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF0_4                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF0_5                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF0_6                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF0_7                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF1_0                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF1_1                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF1_2                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF1_3                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF1_4                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF1_5                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF1_6                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF1_7                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF2_0                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF2_1                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF2_2                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF2_3                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF2_4                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF2_5                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF2_6                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF2_7                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF3_0                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF3_1                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF3_2                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF3_3                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF3_4                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF3_5                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF3_6                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF3_7                               ; 0                    ; Untyped                                                                                                                                          ;
; COEFSEL0_ACLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; COEFSEL0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL0_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; COEFSEL0_SCLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL1_ACLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; COEFSEL1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL1_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; COEFSEL1_SCLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL2_ACLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; COEFSEL2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL2_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; COEFSEL2_SCLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL3_ACLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; COEFSEL3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL3_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; COEFSEL3_SCLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES                  ; Untyped                                                                                                                                          ;
; DOUBLE_ACCUM                          ; NO                   ; Untyped                                                                                                                                          ;
; DSP_BLOCK_BALANCING                   ; AUTO                 ; Untyped                                                                                                                                          ;
; EXTRA_LATENCY                         ; 0                    ; Untyped                                                                                                                                          ;
; INPUT_A0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_A0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_A0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_A1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_A1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_A1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_A2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_A2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_A2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_A3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_A3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_A3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_A0                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_A1                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_A2                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_A3                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_B0                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_B1                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_B2                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_B3                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_C0                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_C1                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_C2                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_C3                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_B0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_B0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_B0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_B1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_B1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_B1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_B2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_B2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_B2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_B3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_B3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_B3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_C0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_C0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_C0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_C1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_C1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_C1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_C2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_C2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_C2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_C3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_C3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_C3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_A0                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_A1                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_A2                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_A3                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_B0                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_B1                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_B2                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_B3                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_C0                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_C1                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_C2                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_C3                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_SCLR_A0                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SCLR_A1                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SCLR_A2                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SCLR_A3                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SCLR_B0                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SCLR_B1                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SCLR_B2                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SCLR_B3                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SCLR_C0                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SCLR_C1                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SCLR_C2                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SCLR_C3                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SOURCE_A0                       ; DATAA                ; Untyped                                                                                                                                          ;
; INPUT_SOURCE_A1                       ; DATAA                ; Untyped                                                                                                                                          ;
; INPUT_SOURCE_A2                       ; DATAA                ; Untyped                                                                                                                                          ;
; INPUT_SOURCE_A3                       ; DATAA                ; Untyped                                                                                                                                          ;
; INPUT_SOURCE_B0                       ; DATAB                ; Untyped                                                                                                                                          ;
; INPUT_SOURCE_B1                       ; DATAB                ; Untyped                                                                                                                                          ;
; INPUT_SOURCE_B2                       ; DATAB                ; Untyped                                                                                                                                          ;
; INPUT_SOURCE_B3                       ; DATAB                ; Untyped                                                                                                                                          ;
; LATENCY                               ; 0                    ; Untyped                                                                                                                                          ;
; LOADCONST_CONTROL_ACLR                ; NONE                 ; Untyped                                                                                                                                          ;
; LOADCONST_CONTROL_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; LOADCONST_CONTROL_SCLR                ; NONE                 ; Untyped                                                                                                                                          ;
; LOADCONST_VALUE                       ; 64                   ; Untyped                                                                                                                                          ;
; MULT01_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                                          ;
; MULT01_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; MULT01_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                                          ;
; MULT01_SATURATION_ACLR                ; ACLR0                ; Untyped                                                                                                                                          ;
; MULT01_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; MULT01_SATURATION_SCLR                ; ACLR0                ; Untyped                                                                                                                                          ;
; MULT23_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                                          ;
; MULT23_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; MULT23_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                                          ;
; MULT23_SATURATION_ACLR                ; NONE                 ; Untyped                                                                                                                                          ;
; MULT23_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; MULT23_SATURATION_SCLR                ; NONE                 ; Untyped                                                                                                                                          ;
; MULTIPLIER01_ROUNDING                 ; NO                   ; Untyped                                                                                                                                          ;
; MULTIPLIER01_SATURATION               ; NO                   ; Untyped                                                                                                                                          ;
; MULTIPLIER1_DIRECTION                 ; ADD                  ; Untyped                                                                                                                                          ;
; MULTIPLIER23_ROUNDING                 ; NO                   ; Untyped                                                                                                                                          ;
; MULTIPLIER23_SATURATION               ; NO                   ; Untyped                                                                                                                                          ;
; MULTIPLIER3_DIRECTION                 ; ADD                  ; Untyped                                                                                                                                          ;
; MULTIPLIER_ACLR0                      ; ACLR0                ; Untyped                                                                                                                                          ;
; MULTIPLIER_ACLR1                      ; NONE                 ; Untyped                                                                                                                                          ;
; MULTIPLIER_ACLR2                      ; NONE                 ; Untyped                                                                                                                                          ;
; MULTIPLIER_ACLR3                      ; NONE                 ; Untyped                                                                                                                                          ;
; MULTIPLIER_REGISTER0                  ; CLOCK0               ; Untyped                                                                                                                                          ;
; MULTIPLIER_REGISTER1                  ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; MULTIPLIER_REGISTER2                  ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; MULTIPLIER_REGISTER3                  ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; MULTIPLIER_SCLR0                      ; NONE                 ; Untyped                                                                                                                                          ;
; MULTIPLIER_SCLR1                      ; NONE                 ; Untyped                                                                                                                                          ;
; MULTIPLIER_SCLR2                      ; NONE                 ; Untyped                                                                                                                                          ;
; MULTIPLIER_SCLR3                      ; NONE                 ; Untyped                                                                                                                                          ;
; NEGATE_ACLR                           ; NONE                 ; Untyped                                                                                                                                          ;
; NEGATE_LATENCY_ACLR                   ; NONE                 ; Untyped                                                                                                                                          ;
; NEGATE_LATENCY_CLOCK                  ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; NEGATE_LATENCY_SCLR                   ; NONE                 ; Untyped                                                                                                                                          ;
; NEGATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; NEGATE_SCLR                           ; NONE                 ; Untyped                                                                                                                                          ;
; NUMBER_OF_MULTIPLIERS                 ; 1                    ; Signed Integer                                                                                                                                   ;
; OUTPUT_ACLR                           ; NONE                 ; Untyped                                                                                                                                          ;
; OUTPUT_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; OUTPUT_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                                          ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; NONE                 ; Untyped                                                                                                                                          ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; OUTPUT_ROUND_PIPELINE_SCLR            ; NONE                 ; Untyped                                                                                                                                          ;
; OUTPUT_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; OUTPUT_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                                          ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER      ; Untyped                                                                                                                                          ;
; OUTPUT_ROUNDING                       ; NO                   ; Untyped                                                                                                                                          ;
; OUTPUT_SATURATE_ACLR                  ; NONE                 ; Untyped                                                                                                                                          ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; NONE                 ; Untyped                                                                                                                                          ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; OUTPUT_SATURATE_PIPELINE_SCLR         ; NONE                 ; Untyped                                                                                                                                          ;
; OUTPUT_SATURATE_REGISTER              ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; OUTPUT_SATURATE_SCLR                  ; NONE                 ; Untyped                                                                                                                                          ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC           ; Untyped                                                                                                                                          ;
; OUTPUT_SATURATION                     ; NO                   ; Untyped                                                                                                                                          ;
; OUTPUT_SCLR                           ; NONE                 ; Untyped                                                                                                                                          ;
; port_addnsub1                         ; PORT_UNUSED          ; Untyped                                                                                                                                          ;
; port_addnsub3                         ; PORT_UNUSED          ; Untyped                                                                                                                                          ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED          ; Untyped                                                                                                                                          ;
; PORT_MULT0_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                          ;
; PORT_MULT1_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                          ;
; PORT_MULT2_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                          ;
; PORT_MULT3_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                          ;
; port_negate                           ; PORT_UNUSED          ; Untyped                                                                                                                                          ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED          ; Untyped                                                                                                                                          ;
; port_signa                            ; PORT_UNUSED          ; Untyped                                                                                                                                          ;
; port_signb                            ; PORT_UNUSED          ; Untyped                                                                                                                                          ;
; PREADDER_DIRECTION_0                  ; ADD                  ; Untyped                                                                                                                                          ;
; PREADDER_DIRECTION_1                  ; ADD                  ; Untyped                                                                                                                                          ;
; PREADDER_DIRECTION_2                  ; ADD                  ; Untyped                                                                                                                                          ;
; PREADDER_DIRECTION_3                  ; ADD                  ; Untyped                                                                                                                                          ;
; PREADDER_MODE                         ; SIMPLE               ; Untyped                                                                                                                                          ;
; REPRESENTATION_A                      ; UNSIGNED             ; Untyped                                                                                                                                          ;
; REPRESENTATION_B                      ; UNSIGNED             ; Untyped                                                                                                                                          ;
; ROTATE_ACLR                           ; NONE                 ; Untyped                                                                                                                                          ;
; ROTATE_OUTPUT_ACLR                    ; NONE                 ; Untyped                                                                                                                                          ;
; ROTATE_OUTPUT_REGISTER                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ROTATE_OUTPUT_SCLR                    ; NONE                 ; Untyped                                                                                                                                          ;
; ROTATE_PIPELINE_ACLR                  ; NONE                 ; Untyped                                                                                                                                          ;
; ROTATE_PIPELINE_REGISTER              ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ROTATE_PIPELINE_SCLR                  ; NONE                 ; Untyped                                                                                                                                          ;
; ROTATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ROTATE_SCLR                           ; NONE                 ; Untyped                                                                                                                                          ;
; SCANOUTA_ACLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; SCANOUTA_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; SCANOUTA_SCLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; SELECTED_DEVICE_FAMILY                ; MAX10                ; Untyped                                                                                                                                          ;
; SHIFT_MODE                            ; NO                   ; Untyped                                                                                                                                          ;
; SHIFT_RIGHT_ACLR                      ; NONE                 ; Untyped                                                                                                                                          ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; NONE                 ; Untyped                                                                                                                                          ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; SHIFT_RIGHT_OUTPUT_SCLR               ; NONE                 ; Untyped                                                                                                                                          ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; NONE                 ; Untyped                                                                                                                                          ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; SHIFT_RIGHT_PIPELINE_SCLR             ; NONE                 ; Untyped                                                                                                                                          ;
; SHIFT_RIGHT_REGISTER                  ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; SHIFT_RIGHT_SCLR                      ; NONE                 ; Untyped                                                                                                                                          ;
; SIGNED_ACLR_A                         ; NONE                 ; Untyped                                                                                                                                          ;
; SIGNED_ACLR_B                         ; NONE                 ; Untyped                                                                                                                                          ;
; SIGNED_LATENCY_ACLR_A                 ; NONE                 ; Untyped                                                                                                                                          ;
; SIGNED_LATENCY_ACLR_B                 ; NONE                 ; Untyped                                                                                                                                          ;
; SIGNED_LATENCY_CLOCK_A                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; SIGNED_LATENCY_CLOCK_B                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; SIGNED_LATENCY_SCLR_A                 ; NONE                 ; Untyped                                                                                                                                          ;
; SIGNED_LATENCY_SCLR_B                 ; NONE                 ; Untyped                                                                                                                                          ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0                ; Untyped                                                                                                                                          ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0                ; Untyped                                                                                                                                          ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0               ; Untyped                                                                                                                                          ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0               ; Untyped                                                                                                                                          ;
; SIGNED_PIPELINE_SCLR_A                ; NONE                 ; Untyped                                                                                                                                          ;
; SIGNED_PIPELINE_SCLR_B                ; NONE                 ; Untyped                                                                                                                                          ;
; SIGNED_REGISTER_A                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; SIGNED_REGISTER_B                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; SIGNED_SCLR_A                         ; NONE                 ; Untyped                                                                                                                                          ;
; SIGNED_SCLR_B                         ; NONE                 ; Untyped                                                                                                                                          ;
; SYSTOLIC_ACLR1                        ; NONE                 ; Untyped                                                                                                                                          ;
; SYSTOLIC_ACLR3                        ; NONE                 ; Untyped                                                                                                                                          ;
; SYSTOLIC_DELAY1                       ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; SYSTOLIC_DELAY3                       ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; SYSTOLIC_SCLR1                        ; NONE                 ; Untyped                                                                                                                                          ;
; SYSTOLIC_SCLR3                        ; NONE                 ; Untyped                                                                                                                                          ;
; USE_SLOAD_ACCUM_PORT                  ; NO                   ; Untyped                                                                                                                                          ;
; USE_SUBNADD                           ; NO                   ; Untyped                                                                                                                                          ;
; WIDTH_A                               ; 16                   ; Signed Integer                                                                                                                                   ;
; WIDTH_B                               ; 16                   ; Signed Integer                                                                                                                                   ;
; WIDTH_C                               ; 22                   ; Untyped                                                                                                                                          ;
; WIDTH_CHAININ                         ; 1                    ; Untyped                                                                                                                                          ;
; WIDTH_COEF                            ; 18                   ; Untyped                                                                                                                                          ;
; WIDTH_MSB                             ; 17                   ; Untyped                                                                                                                                          ;
; WIDTH_RESULT                          ; 32                   ; Signed Integer                                                                                                                                   ;
; WIDTH_SATURATE_SIGN                   ; 1                    ; Untyped                                                                                                                                          ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; NONE                 ; Untyped                                                                                                                                          ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ZERO_CHAINOUT_OUTPUT_SCLR             ; NONE                 ; Untyped                                                                                                                                          ;
; ZERO_LOOPBACK_ACLR                    ; NONE                 ; Untyped                                                                                                                                          ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; NONE                 ; Untyped                                                                                                                                          ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ZERO_LOOPBACK_OUTPUT_SCLR             ; NONE                 ; Untyped                                                                                                                                          ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; NONE                 ; Untyped                                                                                                                                          ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ZERO_LOOPBACK_PIPELINE_SCLR           ; NONE                 ; Untyped                                                                                                                                          ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ZERO_LOOPBACK_SCLR                    ; NONE                 ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER                        ; altera_mult_add_bbo2 ; Untyped                                                                                                                                          ;
+---------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1 ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value               ; Type                                                                                                                                                                                                                           ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; extra_latency                         ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; dedicated_multiplier_circuitry        ; YES                 ; String                                                                                                                                                                                                                         ;
; dsp_block_balancing                   ; Auto                ; String                                                                                                                                                                                                                         ;
; selected_device_family                ; MAX 10              ; String                                                                                                                                                                                                                         ;
; lpm_type                              ; altera_mult_add_rtl ; String                                                                                                                                                                                                                         ;
; lpm_hint                              ; UNUSED              ; String                                                                                                                                                                                                                         ;
; width_a                               ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; input_register_a0                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_a0                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_sclr_a0                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_source_a0                       ; DATAA               ; String                                                                                                                                                                                                                         ;
; input_register_a1                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_a1                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_sclr_a1                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_source_a1                       ; DATAA               ; String                                                                                                                                                                                                                         ;
; input_register_a2                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_a2                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_sclr_a2                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_source_a2                       ; DATAA               ; String                                                                                                                                                                                                                         ;
; input_register_a3                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_a3                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_sclr_a3                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_source_a3                       ; DATAA               ; String                                                                                                                                                                                                                         ;
; input_a0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_a0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_a0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_a1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_a1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_a1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_a2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_a2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_a2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_a3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_a3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_a3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; width_b                               ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; input_register_b0                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_b0                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_source_b0                       ; DATAB               ; String                                                                                                                                                                                                                         ;
; input_sclr_b0                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_register_b1                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_b1                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_sclr_b1                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_source_b1                       ; DATAB               ; String                                                                                                                                                                                                                         ;
; input_register_b2                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_b2                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_sclr_b2                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_source_b2                       ; DATAB               ; String                                                                                                                                                                                                                         ;
; input_register_b3                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_b3                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_sclr_b3                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_source_b3                       ; DATAB               ; String                                                                                                                                                                                                                         ;
; input_b0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_b0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_b0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_b1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_b1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_b1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_b2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_b2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_b2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_b3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_b3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_b3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; width_c                               ; 22                  ; Signed Integer                                                                                                                                                                                                                 ;
; input_register_c0                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_c0                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_sclr_c0                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_register_c1                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_c1                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_sclr_c1                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_register_c2                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_c2                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_sclr_c2                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_register_c3                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_c3                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_sclr_c3                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_c0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_c0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_c0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_c1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_c1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_c1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_c2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_c2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_c2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_c3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_c3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_c3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; width_result                          ; 32                  ; Signed Integer                                                                                                                                                                                                                 ;
; output_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; output_aclr                           ; NONE                ; String                                                                                                                                                                                                                         ;
; output_sclr                           ; NONE                ; String                                                                                                                                                                                                                         ;
; port_signa                            ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; representation_a                      ; UNSIGNED            ; String                                                                                                                                                                                                                         ;
; signed_register_a                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; signed_aclr_a                         ; NONE                ; String                                                                                                                                                                                                                         ;
; signed_sclr_a                         ; NONE                ; String                                                                                                                                                                                                                         ;
; signed_latency_clock_a                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; signed_latency_aclr_a                 ; NONE                ; String                                                                                                                                                                                                                         ;
; signed_latency_sclr_a                 ; NONE                ; String                                                                                                                                                                                                                         ;
; port_signb                            ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; representation_b                      ; UNSIGNED            ; String                                                                                                                                                                                                                         ;
; signed_register_b                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; signed_aclr_b                         ; NONE                ; String                                                                                                                                                                                                                         ;
; signed_sclr_b                         ; NONE                ; String                                                                                                                                                                                                                         ;
; signed_latency_clock_b                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; signed_latency_aclr_b                 ; NONE                ; String                                                                                                                                                                                                                         ;
; signed_latency_sclr_b                 ; NONE                ; String                                                                                                                                                                                                                         ;
; number_of_multipliers                 ; 1                   ; Signed Integer                                                                                                                                                                                                                 ;
; multiplier1_direction                 ; ADD                 ; String                                                                                                                                                                                                                         ;
; multiplier3_direction                 ; ADD                 ; String                                                                                                                                                                                                                         ;
; multiplier_register0                  ; CLOCK0              ; String                                                                                                                                                                                                                         ;
; multiplier_aclr0                      ; ACLR0               ; String                                                                                                                                                                                                                         ;
; multiplier_sclr0                      ; NONE                ; String                                                                                                                                                                                                                         ;
; multiplier_register1                  ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; multiplier_aclr1                      ; NONE                ; String                                                                                                                                                                                                                         ;
; multiplier_sclr1                      ; NONE                ; String                                                                                                                                                                                                                         ;
; multiplier_register2                  ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; multiplier_aclr2                      ; NONE                ; String                                                                                                                                                                                                                         ;
; multiplier_sclr2                      ; NONE                ; String                                                                                                                                                                                                                         ;
; multiplier_register3                  ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; multiplier_aclr3                      ; NONE                ; String                                                                                                                                                                                                                         ;
; multiplier_sclr3                      ; NONE                ; String                                                                                                                                                                                                                         ;
; port_addnsub1                         ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_register1          ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_aclr1              ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_sclr1              ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_clock1     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_aclr1      ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_sclr1      ; NONE                ; String                                                                                                                                                                                                                         ;
; port_addnsub3                         ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_register3          ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_aclr3              ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_sclr3              ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_clock3     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_aclr3      ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_sclr3      ; NONE                ; String                                                                                                                                                                                                                         ;
; use_subnadd                           ; NO                  ; String                                                                                                                                                                                                                         ;
; adder1_rounding                       ; NO                  ; String                                                                                                                                                                                                                         ;
; addnsub1_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; addnsub1_round_aclr                   ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub1_round_sclr                   ; NONE                ; String                                                                                                                                                                                                                         ;
; adder3_rounding                       ; NO                  ; String                                                                                                                                                                                                                         ;
; addnsub3_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; addnsub3_round_aclr                   ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub3_round_sclr                   ; NONE                ; String                                                                                                                                                                                                                         ;
; multiplier01_rounding                 ; NO                  ; String                                                                                                                                                                                                                         ;
; mult01_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; mult01_round_aclr                     ; NONE                ; String                                                                                                                                                                                                                         ;
; mult01_round_sclr                     ; NONE                ; String                                                                                                                                                                                                                         ;
; multiplier23_rounding                 ; NO                  ; String                                                                                                                                                                                                                         ;
; mult23_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; mult23_round_aclr                     ; NONE                ; String                                                                                                                                                                                                                         ;
; mult23_round_sclr                     ; NONE                ; String                                                                                                                                                                                                                         ;
; width_msb                             ; 17                  ; Signed Integer                                                                                                                                                                                                                 ;
; output_rounding                       ; NO                  ; String                                                                                                                                                                                                                         ;
; output_round_type                     ; NEAREST_INTEGER     ; String                                                                                                                                                                                                                         ;
; output_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; output_round_aclr                     ; NONE                ; String                                                                                                                                                                                                                         ;
; output_round_sclr                     ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_rounding                     ; NO                  ; String                                                                                                                                                                                                                         ;
; chainout_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; chainout_round_aclr                   ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_round_sclr                   ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_round_output_register        ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; chainout_round_output_aclr            ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_round_output_sclr            ; NONE                ; String                                                                                                                                                                                                                         ;
; multiplier01_saturation               ; NO                  ; String                                                                                                                                                                                                                         ;
; mult01_saturation_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; mult01_saturation_aclr                ; ACLR0               ; String                                                                                                                                                                                                                         ;
; mult01_saturation_sclr                ; ACLR0               ; String                                                                                                                                                                                                                         ;
; multiplier23_saturation               ; NO                  ; String                                                                                                                                                                                                                         ;
; mult23_saturation_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; mult23_saturation_aclr                ; NONE                ; String                                                                                                                                                                                                                         ;
; mult23_saturation_sclr                ; NONE                ; String                                                                                                                                                                                                                         ;
; port_mult0_is_saturated               ; NONE                ; String                                                                                                                                                                                                                         ;
; port_mult1_is_saturated               ; NONE                ; String                                                                                                                                                                                                                         ;
; port_mult2_is_saturated               ; NONE                ; String                                                                                                                                                                                                                         ;
; port_mult3_is_saturated               ; NONE                ; String                                                                                                                                                                                                                         ;
; width_saturate_sign                   ; 1                   ; Signed Integer                                                                                                                                                                                                                 ;
; output_saturation                     ; NO                  ; String                                                                                                                                                                                                                         ;
; port_output_is_overflow               ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; output_saturate_type                  ; ASYMMETRIC          ; String                                                                                                                                                                                                                         ;
; output_saturate_register              ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; output_saturate_aclr                  ; NONE                ; String                                                                                                                                                                                                                         ;
; output_saturate_sclr                  ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_saturation                   ; NO                  ; String                                                                                                                                                                                                                         ;
; port_chainout_sat_is_overflow         ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; chainout_saturate_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; chainout_saturate_aclr                ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_saturate_sclr                ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_saturate_output_register     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; chainout_saturate_output_aclr         ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_saturate_output_sclr         ; NONE                ; String                                                                                                                                                                                                                         ;
; scanouta_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; scanouta_aclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; scanouta_sclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; width_chainin                         ; 1                   ; Signed Integer                                                                                                                                                                                                                 ;
; chainout_adder                        ; NO                  ; String                                                                                                                                                                                                                         ;
; chainout_adder_direction              ; ADD                 ; String                                                                                                                                                                                                                         ;
; chainout_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; chainout_aclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_sclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; port_negate                           ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; negate_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; negate_aclr                           ; NONE                ; String                                                                                                                                                                                                                         ;
; negate_sclr                           ; NONE                ; String                                                                                                                                                                                                                         ;
; negate_latency_clock                  ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; negate_latency_aclr                   ; NONE                ; String                                                                                                                                                                                                                         ;
; negate_latency_sclr                   ; NONE                ; String                                                                                                                                                                                                                         ;
; zero_chainout_output_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; zero_chainout_output_aclr             ; NONE                ; String                                                                                                                                                                                                                         ;
; zero_chainout_output_sclr             ; NONE                ; String                                                                                                                                                                                                                         ;
; shift_mode                            ; NO                  ; String                                                                                                                                                                                                                         ;
; rotate_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; rotate_aclr                           ; NONE                ; String                                                                                                                                                                                                                         ;
; rotate_sclr                           ; NONE                ; String                                                                                                                                                                                                                         ;
; rotate_output_register                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; rotate_output_aclr                    ; NONE                ; String                                                                                                                                                                                                                         ;
; rotate_output_sclr                    ; NONE                ; String                                                                                                                                                                                                                         ;
; shift_right_register                  ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; shift_right_aclr                      ; NONE                ; String                                                                                                                                                                                                                         ;
; shift_right_sclr                      ; NONE                ; String                                                                                                                                                                                                                         ;
; shift_right_output_register           ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; shift_right_output_aclr               ; NONE                ; String                                                                                                                                                                                                                         ;
; shift_right_output_sclr               ; NONE                ; String                                                                                                                                                                                                                         ;
; zero_loopback_register                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; zero_loopback_aclr                    ; NONE                ; String                                                                                                                                                                                                                         ;
; zero_loopback_sclr                    ; NONE                ; String                                                                                                                                                                                                                         ;
; zero_loopback_output_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; zero_loopback_output_aclr             ; NONE                ; String                                                                                                                                                                                                                         ;
; zero_loopback_output_sclr             ; NONE                ; String                                                                                                                                                                                                                         ;
; accumulator                           ; NO                  ; String                                                                                                                                                                                                                         ;
; accum_direction                       ; ADD                 ; String                                                                                                                                                                                                                         ;
; loadconst_value                       ; 64                  ; Signed Integer                                                                                                                                                                                                                 ;
; use_sload_accum_port                  ; NO                  ; String                                                                                                                                                                                                                         ;
; accum_sload_register                  ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; accum_sload_aclr                      ; NONE                ; String                                                                                                                                                                                                                         ;
; accum_sload_sclr                      ; NONE                ; String                                                                                                                                                                                                                         ;
; accum_sload_latency_clock             ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; accum_sload_latency_aclr              ; NONE                ; String                                                                                                                                                                                                                         ;
; accum_sload_latency_sclr              ; NONE                ; String                                                                                                                                                                                                                         ;
; loadconst_control_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; loadconst_control_aclr                ; NONE                ; String                                                                                                                                                                                                                         ;
; loadconst_control_sclr                ; NONE                ; String                                                                                                                                                                                                                         ;
; double_accum                          ; NO                  ; String                                                                                                                                                                                                                         ;
; systolic_delay1                       ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; systolic_delay3                       ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; systolic_aclr1                        ; NONE                ; String                                                                                                                                                                                                                         ;
; systolic_sclr1                        ; NONE                ; String                                                                                                                                                                                                                         ;
; systolic_aclr3                        ; NONE                ; String                                                                                                                                                                                                                         ;
; systolic_sclr3                        ; NONE                ; String                                                                                                                                                                                                                         ;
; preadder_mode                         ; SIMPLE              ; String                                                                                                                                                                                                                         ;
; preadder_direction_0                  ; ADD                 ; String                                                                                                                                                                                                                         ;
; preadder_direction_1                  ; ADD                 ; String                                                                                                                                                                                                                         ;
; preadder_direction_2                  ; ADD                 ; String                                                                                                                                                                                                                         ;
; preadder_direction_3                  ; ADD                 ; String                                                                                                                                                                                                                         ;
; width_coef                            ; 18                  ; Signed Integer                                                                                                                                                                                                                 ;
; coefsel0_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; coefsel0_aclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel0_sclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel1_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; coefsel1_aclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel1_sclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel2_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; coefsel2_aclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel2_sclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel3_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; coefsel3_aclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel3_sclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; coef0_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef0_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef0_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef0_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef0_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef0_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef0_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef0_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef1_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef1_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef1_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef1_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef1_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef1_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef1_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef1_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef2_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef2_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef2_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef2_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef2_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef2_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef2_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef2_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef3_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef3_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef3_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef3_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef3_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef3_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef3_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef3_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coefsel0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; coefsel0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; coefsel1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; coefsel2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; coefsel3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; latency                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; signed_pipeline_register_a            ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; signed_pipeline_aclr_a                ; NONE                ; String                                                                                                                                                                                                                         ;
; signed_pipeline_register_b            ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; signed_pipeline_aclr_b                ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_pipeline_register1 ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_pipeline_aclr1     ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_pipeline_register3 ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_pipeline_aclr3     ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub1_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; addnsub1_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub3_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; addnsub3_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                                         ;
; output_round_pipeline_register        ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; output_round_pipeline_aclr            ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; chainout_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                                         ;
; output_saturate_pipeline_register     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; output_saturate_pipeline_aclr         ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_saturate_pipeline_register   ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; chainout_saturate_pipeline_aclr       ; NONE                ; String                                                                                                                                                                                                                         ;
; rotate_pipeline_register              ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; rotate_pipeline_aclr                  ; NONE                ; String                                                                                                                                                                                                                         ;
; shift_right_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; shift_right_pipeline_aclr             ; NONE                ; String                                                                                                                                                                                                                         ;
; zero_loopback_pipeline_register       ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; zero_loopback_pipeline_aclr           ; NONE                ; String                                                                                                                                                                                                                         ;
; accum_sload_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; accum_sload_pipeline_aclr             ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub1_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub3_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_saturate_pipeline_sclr       ; NONE                ; String                                                                                                                                                                                                                         ;
; output_round_pipeline_sclr            ; NONE                ; String                                                                                                                                                                                                                         ;
; output_saturate_pipeline_sclr         ; NONE                ; String                                                                                                                                                                                                                         ;
; rotate_pipeline_sclr                  ; NONE                ; String                                                                                                                                                                                                                         ;
; shift_right_pipeline_sclr             ; NONE                ; String                                                                                                                                                                                                                         ;
; zero_loopback_pipeline_sclr           ; NONE                ; String                                                                                                                                                                                                                         ;
; width_clock_all_wire_msb              ; 3                   ; Signed Integer                                                                                                                                                                                                                 ;
; width_aclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                                                                                                 ;
; width_ena_all_wire_msb                ; 3                   ; Signed Integer                                                                                                                                                                                                                 ;
; width_sclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                                                                                                 ;
; width_a_total_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_a_msb                           ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_b_total_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_b_msb                           ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_c_total_msb                     ; 21                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_c_msb                           ; 21                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_scanina                         ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_scanina_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_scaninb                         ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_scaninb_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_sourcea_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; width_sourceb_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; width_scanouta_msb                    ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_scanoutb_msb                    ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_chainin_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; width_result_msb                      ; 31                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_coef_msb                        ; 17                  ; Signed Integer                                                                                                                                                                                                                 ;
; dataa_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; dataa_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; width_a_ext                           ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_a_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; datab_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; datab_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; width_b_ext                           ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_b_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; coef_ext_require                      ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef_port_sign                        ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; width_coef_ext                        ; 18                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_coef_ext_msb                    ; 17                  ; Signed Integer                                                                                                                                                                                                                 ;
; datac_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; datac_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; width_c_ext                           ; 22                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_c_ext_msb                       ; 21                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_scanchain                       ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_scanchain_msb                   ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; scanchain_port_sign                   ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; preadder_representation               ; UNSIGNED            ; String                                                                                                                                                                                                                         ;
; width_preadder_input_a                ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_preadder_input_a_msb            ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_preadder_adder_result           ; 17                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_preadder_output_a               ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_preadder_output_a_msb           ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_preadder_output_b               ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_preadder_output_b_msb           ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; multiplier_input_representation_a     ; UNSIGNED            ; String                                                                                                                                                                                                                         ;
; multiplier_input_representation_b     ; UNSIGNED            ; String                                                                                                                                                                                                                         ;
; width_mult_source_a                   ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_mult_source_a_msb               ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_mult_source_b                   ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_mult_source_b_msb               ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_mult_result                     ; 34                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_mult_result_msb                 ; 33                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_adder_source                    ; 34                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_adder_source_msb                ; 33                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_adder_result                    ; 35                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_adder_result_msb                ; 34                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_chainin_ext                     ; 31                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_original_result                 ; 35                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_original_result_msb             ; 34                  ; Signed Integer                                                                                                                                                                                                                 ;
; result_ext_width                      ; 1                   ; Signed Integer                                                                                                                                                                                                                 ;
; width_result_output                   ; 36                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_result_output_msb               ; 35                  ; Signed Integer                                                                                                                                                                                                                 ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3 ;
+---------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value                ; Type                                                                                                                                             ;
+---------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                       ; ADD                  ; Untyped                                                                                                                                          ;
; ACCUM_SLOAD_ACLR                      ; NONE                 ; Untyped                                                                                                                                          ;
; ACCUM_SLOAD_LATENCY_ACLR              ; NONE                 ; Untyped                                                                                                                                          ;
; ACCUM_SLOAD_LATENCY_CLOCK             ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ACCUM_SLOAD_LATENCY_SCLR              ; NONE                 ; Untyped                                                                                                                                          ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; NONE                 ; Untyped                                                                                                                                          ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ACCUM_SLOAD_PIPELINE_SCLR             ; NONE                 ; Untyped                                                                                                                                          ;
; ACCUM_SLOAD_REGISTER                  ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ACCUM_SLOAD_SCLR                      ; NONE                 ; Untyped                                                                                                                                          ;
; ACCUMULATOR                           ; NO                   ; Untyped                                                                                                                                          ;
; ADDER1_ROUNDING                       ; NO                   ; Untyped                                                                                                                                          ;
; ADDER3_ROUNDING                       ; NO                   ; Untyped                                                                                                                                          ;
; ADDNSUB1_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDNSUB1_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB1_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDNSUB1_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB3_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDNSUB3_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB3_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDNSUB3_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_ACLR1              ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_ACLR3              ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR1      ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR3      ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK1     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK3     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR1      ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR3      ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0                ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0               ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR1     ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR3     ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_SCLR1              ; NONE                 ; Untyped                                                                                                                                          ;
; ADDNSUB_MULTIPLIER_SCLR3              ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_ACLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_ADDER                        ; NO                   ; Untyped                                                                                                                                          ;
; CHAINOUT_ADDER_DIRECTION              ; ADD                  ; Untyped                                                                                                                                          ;
; CHAINOUT_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; CHAINOUT_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; CHAINOUT_ROUND_OUTPUT_SCLR            ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; CHAINOUT_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; CHAINOUT_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_ROUNDING                     ; NO                   ; Untyped                                                                                                                                          ;
; CHAINOUT_SATURATE_ACLR                ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; CHAINOUT_SATURATE_OUTPUT_SCLR         ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; CHAINOUT_SATURATE_PIPELINE_SCLR       ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_SATURATE_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; CHAINOUT_SATURATE_SCLR                ; NONE                 ; Untyped                                                                                                                                          ;
; CHAINOUT_SATURATION                   ; NO                   ; Untyped                                                                                                                                          ;
; CHAINOUT_SCLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; COEF0_0                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF0_1                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF0_2                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF0_3                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF0_4                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF0_5                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF0_6                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF0_7                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF1_0                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF1_1                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF1_2                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF1_3                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF1_4                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF1_5                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF1_6                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF1_7                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF2_0                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF2_1                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF2_2                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF2_3                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF2_4                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF2_5                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF2_6                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF2_7                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF3_0                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF3_1                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF3_2                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF3_3                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF3_4                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF3_5                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF3_6                               ; 0                    ; Untyped                                                                                                                                          ;
; COEF3_7                               ; 0                    ; Untyped                                                                                                                                          ;
; COEFSEL0_ACLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; COEFSEL0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL0_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; COEFSEL0_SCLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL1_ACLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; COEFSEL1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL1_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; COEFSEL1_SCLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL2_ACLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; COEFSEL2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL2_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; COEFSEL2_SCLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL3_ACLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; COEFSEL3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; COEFSEL3_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; COEFSEL3_SCLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES                  ; Untyped                                                                                                                                          ;
; DOUBLE_ACCUM                          ; NO                   ; Untyped                                                                                                                                          ;
; DSP_BLOCK_BALANCING                   ; AUTO                 ; Untyped                                                                                                                                          ;
; EXTRA_LATENCY                         ; 0                    ; Untyped                                                                                                                                          ;
; INPUT_A0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_A0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_A0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_A1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_A1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_A1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_A2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_A2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_A2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_A3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_A3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_A3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_A0                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_A1                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_A2                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_A3                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_B0                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_B1                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_B2                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_B3                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_C0                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_C1                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_C2                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_ACLR_C3                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_B0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_B0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_B0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_B1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_B1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_B1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_B2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_B2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_B2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_B3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_B3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_B3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_C0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_C0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_C0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_C1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_C1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_C1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_C2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_C2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_C2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_C3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_C3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_C3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_A0                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_A1                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_A2                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_A3                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_B0                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_B1                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_B2                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_B3                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_C0                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_C1                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_C2                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_REGISTER_C3                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; INPUT_SCLR_A0                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SCLR_A1                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SCLR_A2                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SCLR_A3                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SCLR_B0                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SCLR_B1                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SCLR_B2                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SCLR_B3                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SCLR_C0                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SCLR_C1                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SCLR_C2                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SCLR_C3                         ; NONE                 ; Untyped                                                                                                                                          ;
; INPUT_SOURCE_A0                       ; DATAA                ; Untyped                                                                                                                                          ;
; INPUT_SOURCE_A1                       ; DATAA                ; Untyped                                                                                                                                          ;
; INPUT_SOURCE_A2                       ; DATAA                ; Untyped                                                                                                                                          ;
; INPUT_SOURCE_A3                       ; DATAA                ; Untyped                                                                                                                                          ;
; INPUT_SOURCE_B0                       ; DATAB                ; Untyped                                                                                                                                          ;
; INPUT_SOURCE_B1                       ; DATAB                ; Untyped                                                                                                                                          ;
; INPUT_SOURCE_B2                       ; DATAB                ; Untyped                                                                                                                                          ;
; INPUT_SOURCE_B3                       ; DATAB                ; Untyped                                                                                                                                          ;
; LATENCY                               ; 0                    ; Untyped                                                                                                                                          ;
; LOADCONST_CONTROL_ACLR                ; NONE                 ; Untyped                                                                                                                                          ;
; LOADCONST_CONTROL_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; LOADCONST_CONTROL_SCLR                ; NONE                 ; Untyped                                                                                                                                          ;
; LOADCONST_VALUE                       ; 64                   ; Untyped                                                                                                                                          ;
; MULT01_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                                          ;
; MULT01_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; MULT01_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                                          ;
; MULT01_SATURATION_ACLR                ; ACLR0                ; Untyped                                                                                                                                          ;
; MULT01_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; MULT01_SATURATION_SCLR                ; ACLR0                ; Untyped                                                                                                                                          ;
; MULT23_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                                          ;
; MULT23_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; MULT23_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                                          ;
; MULT23_SATURATION_ACLR                ; NONE                 ; Untyped                                                                                                                                          ;
; MULT23_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; MULT23_SATURATION_SCLR                ; NONE                 ; Untyped                                                                                                                                          ;
; MULTIPLIER01_ROUNDING                 ; NO                   ; Untyped                                                                                                                                          ;
; MULTIPLIER01_SATURATION               ; NO                   ; Untyped                                                                                                                                          ;
; MULTIPLIER1_DIRECTION                 ; ADD                  ; Untyped                                                                                                                                          ;
; MULTIPLIER23_ROUNDING                 ; NO                   ; Untyped                                                                                                                                          ;
; MULTIPLIER23_SATURATION               ; NO                   ; Untyped                                                                                                                                          ;
; MULTIPLIER3_DIRECTION                 ; ADD                  ; Untyped                                                                                                                                          ;
; MULTIPLIER_ACLR0                      ; ACLR0                ; Untyped                                                                                                                                          ;
; MULTIPLIER_ACLR1                      ; NONE                 ; Untyped                                                                                                                                          ;
; MULTIPLIER_ACLR2                      ; NONE                 ; Untyped                                                                                                                                          ;
; MULTIPLIER_ACLR3                      ; NONE                 ; Untyped                                                                                                                                          ;
; MULTIPLIER_REGISTER0                  ; CLOCK0               ; Untyped                                                                                                                                          ;
; MULTIPLIER_REGISTER1                  ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; MULTIPLIER_REGISTER2                  ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; MULTIPLIER_REGISTER3                  ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; MULTIPLIER_SCLR0                      ; NONE                 ; Untyped                                                                                                                                          ;
; MULTIPLIER_SCLR1                      ; NONE                 ; Untyped                                                                                                                                          ;
; MULTIPLIER_SCLR2                      ; NONE                 ; Untyped                                                                                                                                          ;
; MULTIPLIER_SCLR3                      ; NONE                 ; Untyped                                                                                                                                          ;
; NEGATE_ACLR                           ; NONE                 ; Untyped                                                                                                                                          ;
; NEGATE_LATENCY_ACLR                   ; NONE                 ; Untyped                                                                                                                                          ;
; NEGATE_LATENCY_CLOCK                  ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; NEGATE_LATENCY_SCLR                   ; NONE                 ; Untyped                                                                                                                                          ;
; NEGATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; NEGATE_SCLR                           ; NONE                 ; Untyped                                                                                                                                          ;
; NUMBER_OF_MULTIPLIERS                 ; 1                    ; Signed Integer                                                                                                                                   ;
; OUTPUT_ACLR                           ; NONE                 ; Untyped                                                                                                                                          ;
; OUTPUT_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; OUTPUT_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                                          ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; NONE                 ; Untyped                                                                                                                                          ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; OUTPUT_ROUND_PIPELINE_SCLR            ; NONE                 ; Untyped                                                                                                                                          ;
; OUTPUT_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; OUTPUT_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                                          ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER      ; Untyped                                                                                                                                          ;
; OUTPUT_ROUNDING                       ; NO                   ; Untyped                                                                                                                                          ;
; OUTPUT_SATURATE_ACLR                  ; NONE                 ; Untyped                                                                                                                                          ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; NONE                 ; Untyped                                                                                                                                          ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; OUTPUT_SATURATE_PIPELINE_SCLR         ; NONE                 ; Untyped                                                                                                                                          ;
; OUTPUT_SATURATE_REGISTER              ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; OUTPUT_SATURATE_SCLR                  ; NONE                 ; Untyped                                                                                                                                          ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC           ; Untyped                                                                                                                                          ;
; OUTPUT_SATURATION                     ; NO                   ; Untyped                                                                                                                                          ;
; OUTPUT_SCLR                           ; NONE                 ; Untyped                                                                                                                                          ;
; port_addnsub1                         ; PORT_UNUSED          ; Untyped                                                                                                                                          ;
; port_addnsub3                         ; PORT_UNUSED          ; Untyped                                                                                                                                          ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED          ; Untyped                                                                                                                                          ;
; PORT_MULT0_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                          ;
; PORT_MULT1_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                          ;
; PORT_MULT2_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                          ;
; PORT_MULT3_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                          ;
; port_negate                           ; PORT_UNUSED          ; Untyped                                                                                                                                          ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED          ; Untyped                                                                                                                                          ;
; port_signa                            ; PORT_UNUSED          ; Untyped                                                                                                                                          ;
; port_signb                            ; PORT_UNUSED          ; Untyped                                                                                                                                          ;
; PREADDER_DIRECTION_0                  ; ADD                  ; Untyped                                                                                                                                          ;
; PREADDER_DIRECTION_1                  ; ADD                  ; Untyped                                                                                                                                          ;
; PREADDER_DIRECTION_2                  ; ADD                  ; Untyped                                                                                                                                          ;
; PREADDER_DIRECTION_3                  ; ADD                  ; Untyped                                                                                                                                          ;
; PREADDER_MODE                         ; SIMPLE               ; Untyped                                                                                                                                          ;
; REPRESENTATION_A                      ; UNSIGNED             ; Untyped                                                                                                                                          ;
; REPRESENTATION_B                      ; UNSIGNED             ; Untyped                                                                                                                                          ;
; ROTATE_ACLR                           ; NONE                 ; Untyped                                                                                                                                          ;
; ROTATE_OUTPUT_ACLR                    ; NONE                 ; Untyped                                                                                                                                          ;
; ROTATE_OUTPUT_REGISTER                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ROTATE_OUTPUT_SCLR                    ; NONE                 ; Untyped                                                                                                                                          ;
; ROTATE_PIPELINE_ACLR                  ; NONE                 ; Untyped                                                                                                                                          ;
; ROTATE_PIPELINE_REGISTER              ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ROTATE_PIPELINE_SCLR                  ; NONE                 ; Untyped                                                                                                                                          ;
; ROTATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ROTATE_SCLR                           ; NONE                 ; Untyped                                                                                                                                          ;
; SCANOUTA_ACLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; SCANOUTA_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; SCANOUTA_SCLR                         ; NONE                 ; Untyped                                                                                                                                          ;
; SELECTED_DEVICE_FAMILY                ; MAX10                ; Untyped                                                                                                                                          ;
; SHIFT_MODE                            ; NO                   ; Untyped                                                                                                                                          ;
; SHIFT_RIGHT_ACLR                      ; NONE                 ; Untyped                                                                                                                                          ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; NONE                 ; Untyped                                                                                                                                          ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; SHIFT_RIGHT_OUTPUT_SCLR               ; NONE                 ; Untyped                                                                                                                                          ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; NONE                 ; Untyped                                                                                                                                          ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; SHIFT_RIGHT_PIPELINE_SCLR             ; NONE                 ; Untyped                                                                                                                                          ;
; SHIFT_RIGHT_REGISTER                  ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; SHIFT_RIGHT_SCLR                      ; NONE                 ; Untyped                                                                                                                                          ;
; SIGNED_ACLR_A                         ; NONE                 ; Untyped                                                                                                                                          ;
; SIGNED_ACLR_B                         ; NONE                 ; Untyped                                                                                                                                          ;
; SIGNED_LATENCY_ACLR_A                 ; NONE                 ; Untyped                                                                                                                                          ;
; SIGNED_LATENCY_ACLR_B                 ; NONE                 ; Untyped                                                                                                                                          ;
; SIGNED_LATENCY_CLOCK_A                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; SIGNED_LATENCY_CLOCK_B                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; SIGNED_LATENCY_SCLR_A                 ; NONE                 ; Untyped                                                                                                                                          ;
; SIGNED_LATENCY_SCLR_B                 ; NONE                 ; Untyped                                                                                                                                          ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0                ; Untyped                                                                                                                                          ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0                ; Untyped                                                                                                                                          ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0               ; Untyped                                                                                                                                          ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0               ; Untyped                                                                                                                                          ;
; SIGNED_PIPELINE_SCLR_A                ; NONE                 ; Untyped                                                                                                                                          ;
; SIGNED_PIPELINE_SCLR_B                ; NONE                 ; Untyped                                                                                                                                          ;
; SIGNED_REGISTER_A                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; SIGNED_REGISTER_B                     ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; SIGNED_SCLR_A                         ; NONE                 ; Untyped                                                                                                                                          ;
; SIGNED_SCLR_B                         ; NONE                 ; Untyped                                                                                                                                          ;
; SYSTOLIC_ACLR1                        ; NONE                 ; Untyped                                                                                                                                          ;
; SYSTOLIC_ACLR3                        ; NONE                 ; Untyped                                                                                                                                          ;
; SYSTOLIC_DELAY1                       ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; SYSTOLIC_DELAY3                       ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; SYSTOLIC_SCLR1                        ; NONE                 ; Untyped                                                                                                                                          ;
; SYSTOLIC_SCLR3                        ; NONE                 ; Untyped                                                                                                                                          ;
; USE_SLOAD_ACCUM_PORT                  ; NO                   ; Untyped                                                                                                                                          ;
; USE_SUBNADD                           ; NO                   ; Untyped                                                                                                                                          ;
; WIDTH_A                               ; 16                   ; Signed Integer                                                                                                                                   ;
; WIDTH_B                               ; 16                   ; Signed Integer                                                                                                                                   ;
; WIDTH_C                               ; 22                   ; Untyped                                                                                                                                          ;
; WIDTH_CHAININ                         ; 1                    ; Untyped                                                                                                                                          ;
; WIDTH_COEF                            ; 18                   ; Untyped                                                                                                                                          ;
; WIDTH_MSB                             ; 17                   ; Untyped                                                                                                                                          ;
; WIDTH_RESULT                          ; 32                   ; Signed Integer                                                                                                                                   ;
; WIDTH_SATURATE_SIGN                   ; 1                    ; Untyped                                                                                                                                          ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; NONE                 ; Untyped                                                                                                                                          ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ZERO_CHAINOUT_OUTPUT_SCLR             ; NONE                 ; Untyped                                                                                                                                          ;
; ZERO_LOOPBACK_ACLR                    ; NONE                 ; Untyped                                                                                                                                          ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; NONE                 ; Untyped                                                                                                                                          ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ZERO_LOOPBACK_OUTPUT_SCLR             ; NONE                 ; Untyped                                                                                                                                          ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; NONE                 ; Untyped                                                                                                                                          ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ZERO_LOOPBACK_PIPELINE_SCLR           ; NONE                 ; Untyped                                                                                                                                          ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED         ; Untyped                                                                                                                                          ;
; ZERO_LOOPBACK_SCLR                    ; NONE                 ; Untyped                                                                                                                                          ;
; CBXI_PARAMETER                        ; altera_mult_add_bbo2 ; Untyped                                                                                                                                          ;
+---------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1 ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value               ; Type                                                                                                                                                                                                                           ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; extra_latency                         ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; dedicated_multiplier_circuitry        ; YES                 ; String                                                                                                                                                                                                                         ;
; dsp_block_balancing                   ; Auto                ; String                                                                                                                                                                                                                         ;
; selected_device_family                ; MAX 10              ; String                                                                                                                                                                                                                         ;
; lpm_type                              ; altera_mult_add_rtl ; String                                                                                                                                                                                                                         ;
; lpm_hint                              ; UNUSED              ; String                                                                                                                                                                                                                         ;
; width_a                               ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; input_register_a0                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_a0                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_sclr_a0                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_source_a0                       ; DATAA               ; String                                                                                                                                                                                                                         ;
; input_register_a1                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_a1                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_sclr_a1                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_source_a1                       ; DATAA               ; String                                                                                                                                                                                                                         ;
; input_register_a2                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_a2                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_sclr_a2                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_source_a2                       ; DATAA               ; String                                                                                                                                                                                                                         ;
; input_register_a3                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_a3                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_sclr_a3                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_source_a3                       ; DATAA               ; String                                                                                                                                                                                                                         ;
; input_a0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_a0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_a0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_a1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_a1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_a1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_a2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_a2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_a2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_a3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_a3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_a3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; width_b                               ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; input_register_b0                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_b0                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_source_b0                       ; DATAB               ; String                                                                                                                                                                                                                         ;
; input_sclr_b0                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_register_b1                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_b1                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_sclr_b1                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_source_b1                       ; DATAB               ; String                                                                                                                                                                                                                         ;
; input_register_b2                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_b2                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_sclr_b2                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_source_b2                       ; DATAB               ; String                                                                                                                                                                                                                         ;
; input_register_b3                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_b3                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_sclr_b3                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_source_b3                       ; DATAB               ; String                                                                                                                                                                                                                         ;
; input_b0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_b0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_b0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_b1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_b1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_b1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_b2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_b2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_b2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_b3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_b3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_b3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; width_c                               ; 22                  ; Signed Integer                                                                                                                                                                                                                 ;
; input_register_c0                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_c0                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_sclr_c0                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_register_c1                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_c1                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_sclr_c1                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_register_c2                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_c2                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_sclr_c2                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_register_c3                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_aclr_c3                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_sclr_c3                         ; NONE                ; String                                                                                                                                                                                                                         ;
; input_c0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_c0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_c0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_c1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_c1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_c1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_c2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_c2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_c2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_c3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; input_c3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; input_c3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; width_result                          ; 32                  ; Signed Integer                                                                                                                                                                                                                 ;
; output_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; output_aclr                           ; NONE                ; String                                                                                                                                                                                                                         ;
; output_sclr                           ; NONE                ; String                                                                                                                                                                                                                         ;
; port_signa                            ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; representation_a                      ; UNSIGNED            ; String                                                                                                                                                                                                                         ;
; signed_register_a                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; signed_aclr_a                         ; NONE                ; String                                                                                                                                                                                                                         ;
; signed_sclr_a                         ; NONE                ; String                                                                                                                                                                                                                         ;
; signed_latency_clock_a                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; signed_latency_aclr_a                 ; NONE                ; String                                                                                                                                                                                                                         ;
; signed_latency_sclr_a                 ; NONE                ; String                                                                                                                                                                                                                         ;
; port_signb                            ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; representation_b                      ; UNSIGNED            ; String                                                                                                                                                                                                                         ;
; signed_register_b                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; signed_aclr_b                         ; NONE                ; String                                                                                                                                                                                                                         ;
; signed_sclr_b                         ; NONE                ; String                                                                                                                                                                                                                         ;
; signed_latency_clock_b                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; signed_latency_aclr_b                 ; NONE                ; String                                                                                                                                                                                                                         ;
; signed_latency_sclr_b                 ; NONE                ; String                                                                                                                                                                                                                         ;
; number_of_multipliers                 ; 1                   ; Signed Integer                                                                                                                                                                                                                 ;
; multiplier1_direction                 ; ADD                 ; String                                                                                                                                                                                                                         ;
; multiplier3_direction                 ; ADD                 ; String                                                                                                                                                                                                                         ;
; multiplier_register0                  ; CLOCK0              ; String                                                                                                                                                                                                                         ;
; multiplier_aclr0                      ; ACLR0               ; String                                                                                                                                                                                                                         ;
; multiplier_sclr0                      ; NONE                ; String                                                                                                                                                                                                                         ;
; multiplier_register1                  ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; multiplier_aclr1                      ; NONE                ; String                                                                                                                                                                                                                         ;
; multiplier_sclr1                      ; NONE                ; String                                                                                                                                                                                                                         ;
; multiplier_register2                  ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; multiplier_aclr2                      ; NONE                ; String                                                                                                                                                                                                                         ;
; multiplier_sclr2                      ; NONE                ; String                                                                                                                                                                                                                         ;
; multiplier_register3                  ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; multiplier_aclr3                      ; NONE                ; String                                                                                                                                                                                                                         ;
; multiplier_sclr3                      ; NONE                ; String                                                                                                                                                                                                                         ;
; port_addnsub1                         ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_register1          ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_aclr1              ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_sclr1              ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_clock1     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_aclr1      ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_sclr1      ; NONE                ; String                                                                                                                                                                                                                         ;
; port_addnsub3                         ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_register3          ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_aclr3              ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_sclr3              ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_clock3     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_aclr3      ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_latency_sclr3      ; NONE                ; String                                                                                                                                                                                                                         ;
; use_subnadd                           ; NO                  ; String                                                                                                                                                                                                                         ;
; adder1_rounding                       ; NO                  ; String                                                                                                                                                                                                                         ;
; addnsub1_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; addnsub1_round_aclr                   ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub1_round_sclr                   ; NONE                ; String                                                                                                                                                                                                                         ;
; adder3_rounding                       ; NO                  ; String                                                                                                                                                                                                                         ;
; addnsub3_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; addnsub3_round_aclr                   ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub3_round_sclr                   ; NONE                ; String                                                                                                                                                                                                                         ;
; multiplier01_rounding                 ; NO                  ; String                                                                                                                                                                                                                         ;
; mult01_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; mult01_round_aclr                     ; NONE                ; String                                                                                                                                                                                                                         ;
; mult01_round_sclr                     ; NONE                ; String                                                                                                                                                                                                                         ;
; multiplier23_rounding                 ; NO                  ; String                                                                                                                                                                                                                         ;
; mult23_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; mult23_round_aclr                     ; NONE                ; String                                                                                                                                                                                                                         ;
; mult23_round_sclr                     ; NONE                ; String                                                                                                                                                                                                                         ;
; width_msb                             ; 17                  ; Signed Integer                                                                                                                                                                                                                 ;
; output_rounding                       ; NO                  ; String                                                                                                                                                                                                                         ;
; output_round_type                     ; NEAREST_INTEGER     ; String                                                                                                                                                                                                                         ;
; output_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; output_round_aclr                     ; NONE                ; String                                                                                                                                                                                                                         ;
; output_round_sclr                     ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_rounding                     ; NO                  ; String                                                                                                                                                                                                                         ;
; chainout_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; chainout_round_aclr                   ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_round_sclr                   ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_round_output_register        ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; chainout_round_output_aclr            ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_round_output_sclr            ; NONE                ; String                                                                                                                                                                                                                         ;
; multiplier01_saturation               ; NO                  ; String                                                                                                                                                                                                                         ;
; mult01_saturation_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; mult01_saturation_aclr                ; ACLR0               ; String                                                                                                                                                                                                                         ;
; mult01_saturation_sclr                ; ACLR0               ; String                                                                                                                                                                                                                         ;
; multiplier23_saturation               ; NO                  ; String                                                                                                                                                                                                                         ;
; mult23_saturation_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; mult23_saturation_aclr                ; NONE                ; String                                                                                                                                                                                                                         ;
; mult23_saturation_sclr                ; NONE                ; String                                                                                                                                                                                                                         ;
; port_mult0_is_saturated               ; NONE                ; String                                                                                                                                                                                                                         ;
; port_mult1_is_saturated               ; NONE                ; String                                                                                                                                                                                                                         ;
; port_mult2_is_saturated               ; NONE                ; String                                                                                                                                                                                                                         ;
; port_mult3_is_saturated               ; NONE                ; String                                                                                                                                                                                                                         ;
; width_saturate_sign                   ; 1                   ; Signed Integer                                                                                                                                                                                                                 ;
; output_saturation                     ; NO                  ; String                                                                                                                                                                                                                         ;
; port_output_is_overflow               ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; output_saturate_type                  ; ASYMMETRIC          ; String                                                                                                                                                                                                                         ;
; output_saturate_register              ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; output_saturate_aclr                  ; NONE                ; String                                                                                                                                                                                                                         ;
; output_saturate_sclr                  ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_saturation                   ; NO                  ; String                                                                                                                                                                                                                         ;
; port_chainout_sat_is_overflow         ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; chainout_saturate_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; chainout_saturate_aclr                ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_saturate_sclr                ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_saturate_output_register     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; chainout_saturate_output_aclr         ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_saturate_output_sclr         ; NONE                ; String                                                                                                                                                                                                                         ;
; scanouta_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; scanouta_aclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; scanouta_sclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; width_chainin                         ; 1                   ; Signed Integer                                                                                                                                                                                                                 ;
; chainout_adder                        ; NO                  ; String                                                                                                                                                                                                                         ;
; chainout_adder_direction              ; ADD                 ; String                                                                                                                                                                                                                         ;
; chainout_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; chainout_aclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_sclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; port_negate                           ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; negate_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; negate_aclr                           ; NONE                ; String                                                                                                                                                                                                                         ;
; negate_sclr                           ; NONE                ; String                                                                                                                                                                                                                         ;
; negate_latency_clock                  ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; negate_latency_aclr                   ; NONE                ; String                                                                                                                                                                                                                         ;
; negate_latency_sclr                   ; NONE                ; String                                                                                                                                                                                                                         ;
; zero_chainout_output_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; zero_chainout_output_aclr             ; NONE                ; String                                                                                                                                                                                                                         ;
; zero_chainout_output_sclr             ; NONE                ; String                                                                                                                                                                                                                         ;
; shift_mode                            ; NO                  ; String                                                                                                                                                                                                                         ;
; rotate_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; rotate_aclr                           ; NONE                ; String                                                                                                                                                                                                                         ;
; rotate_sclr                           ; NONE                ; String                                                                                                                                                                                                                         ;
; rotate_output_register                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; rotate_output_aclr                    ; NONE                ; String                                                                                                                                                                                                                         ;
; rotate_output_sclr                    ; NONE                ; String                                                                                                                                                                                                                         ;
; shift_right_register                  ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; shift_right_aclr                      ; NONE                ; String                                                                                                                                                                                                                         ;
; shift_right_sclr                      ; NONE                ; String                                                                                                                                                                                                                         ;
; shift_right_output_register           ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; shift_right_output_aclr               ; NONE                ; String                                                                                                                                                                                                                         ;
; shift_right_output_sclr               ; NONE                ; String                                                                                                                                                                                                                         ;
; zero_loopback_register                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; zero_loopback_aclr                    ; NONE                ; String                                                                                                                                                                                                                         ;
; zero_loopback_sclr                    ; NONE                ; String                                                                                                                                                                                                                         ;
; zero_loopback_output_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; zero_loopback_output_aclr             ; NONE                ; String                                                                                                                                                                                                                         ;
; zero_loopback_output_sclr             ; NONE                ; String                                                                                                                                                                                                                         ;
; accumulator                           ; NO                  ; String                                                                                                                                                                                                                         ;
; accum_direction                       ; ADD                 ; String                                                                                                                                                                                                                         ;
; loadconst_value                       ; 64                  ; Signed Integer                                                                                                                                                                                                                 ;
; use_sload_accum_port                  ; NO                  ; String                                                                                                                                                                                                                         ;
; accum_sload_register                  ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; accum_sload_aclr                      ; NONE                ; String                                                                                                                                                                                                                         ;
; accum_sload_sclr                      ; NONE                ; String                                                                                                                                                                                                                         ;
; accum_sload_latency_clock             ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; accum_sload_latency_aclr              ; NONE                ; String                                                                                                                                                                                                                         ;
; accum_sload_latency_sclr              ; NONE                ; String                                                                                                                                                                                                                         ;
; loadconst_control_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; loadconst_control_aclr                ; NONE                ; String                                                                                                                                                                                                                         ;
; loadconst_control_sclr                ; NONE                ; String                                                                                                                                                                                                                         ;
; double_accum                          ; NO                  ; String                                                                                                                                                                                                                         ;
; systolic_delay1                       ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; systolic_delay3                       ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; systolic_aclr1                        ; NONE                ; String                                                                                                                                                                                                                         ;
; systolic_sclr1                        ; NONE                ; String                                                                                                                                                                                                                         ;
; systolic_aclr3                        ; NONE                ; String                                                                                                                                                                                                                         ;
; systolic_sclr3                        ; NONE                ; String                                                                                                                                                                                                                         ;
; preadder_mode                         ; SIMPLE              ; String                                                                                                                                                                                                                         ;
; preadder_direction_0                  ; ADD                 ; String                                                                                                                                                                                                                         ;
; preadder_direction_1                  ; ADD                 ; String                                                                                                                                                                                                                         ;
; preadder_direction_2                  ; ADD                 ; String                                                                                                                                                                                                                         ;
; preadder_direction_3                  ; ADD                 ; String                                                                                                                                                                                                                         ;
; width_coef                            ; 18                  ; Signed Integer                                                                                                                                                                                                                 ;
; coefsel0_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; coefsel0_aclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel0_sclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel1_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; coefsel1_aclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel1_sclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel2_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; coefsel2_aclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel2_sclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel3_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; coefsel3_aclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel3_sclr                         ; NONE                ; String                                                                                                                                                                                                                         ;
; coef0_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef0_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef0_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef0_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef0_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef0_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef0_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef0_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef1_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef1_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef1_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef1_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef1_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef1_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef1_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef1_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef2_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef2_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef2_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef2_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef2_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef2_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef2_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef2_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef3_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef3_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef3_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef3_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef3_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef3_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef3_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef3_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coefsel0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; coefsel0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; coefsel1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; coefsel2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; coefsel3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; coefsel3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                         ;
; latency                               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; signed_pipeline_register_a            ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; signed_pipeline_aclr_a                ; NONE                ; String                                                                                                                                                                                                                         ;
; signed_pipeline_register_b            ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; signed_pipeline_aclr_b                ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_pipeline_register1 ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_pipeline_aclr1     ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_pipeline_register3 ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; addnsub_multiplier_pipeline_aclr3     ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub1_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; addnsub1_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub3_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; addnsub3_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                                         ;
; output_round_pipeline_register        ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; output_round_pipeline_aclr            ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; chainout_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                                         ;
; output_saturate_pipeline_register     ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; output_saturate_pipeline_aclr         ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_saturate_pipeline_register   ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; chainout_saturate_pipeline_aclr       ; NONE                ; String                                                                                                                                                                                                                         ;
; rotate_pipeline_register              ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; rotate_pipeline_aclr                  ; NONE                ; String                                                                                                                                                                                                                         ;
; shift_right_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; shift_right_pipeline_aclr             ; NONE                ; String                                                                                                                                                                                                                         ;
; zero_loopback_pipeline_register       ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; zero_loopback_pipeline_aclr           ; NONE                ; String                                                                                                                                                                                                                         ;
; accum_sload_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                         ;
; accum_sload_pipeline_aclr             ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub1_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                                         ;
; addnsub3_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                                         ;
; chainout_saturate_pipeline_sclr       ; NONE                ; String                                                                                                                                                                                                                         ;
; output_round_pipeline_sclr            ; NONE                ; String                                                                                                                                                                                                                         ;
; output_saturate_pipeline_sclr         ; NONE                ; String                                                                                                                                                                                                                         ;
; rotate_pipeline_sclr                  ; NONE                ; String                                                                                                                                                                                                                         ;
; shift_right_pipeline_sclr             ; NONE                ; String                                                                                                                                                                                                                         ;
; zero_loopback_pipeline_sclr           ; NONE                ; String                                                                                                                                                                                                                         ;
; width_clock_all_wire_msb              ; 3                   ; Signed Integer                                                                                                                                                                                                                 ;
; width_aclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                                                                                                 ;
; width_ena_all_wire_msb                ; 3                   ; Signed Integer                                                                                                                                                                                                                 ;
; width_sclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                                                                                                 ;
; width_a_total_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_a_msb                           ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_b_total_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_b_msb                           ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_c_total_msb                     ; 21                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_c_msb                           ; 21                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_scanina                         ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_scanina_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_scaninb                         ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_scaninb_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_sourcea_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; width_sourceb_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; width_scanouta_msb                    ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_scanoutb_msb                    ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_chainin_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; width_result_msb                      ; 31                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_coef_msb                        ; 17                  ; Signed Integer                                                                                                                                                                                                                 ;
; dataa_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; dataa_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; width_a_ext                           ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_a_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; datab_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; datab_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; width_b_ext                           ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_b_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; coef_ext_require                      ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; coef_port_sign                        ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; width_coef_ext                        ; 18                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_coef_ext_msb                    ; 17                  ; Signed Integer                                                                                                                                                                                                                 ;
; datac_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                                                 ;
; datac_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; width_c_ext                           ; 22                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_c_ext_msb                       ; 21                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_scanchain                       ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_scanchain_msb                   ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; scanchain_port_sign                   ; PORT_UNUSED         ; String                                                                                                                                                                                                                         ;
; preadder_representation               ; UNSIGNED            ; String                                                                                                                                                                                                                         ;
; width_preadder_input_a                ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_preadder_input_a_msb            ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_preadder_adder_result           ; 17                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_preadder_output_a               ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_preadder_output_a_msb           ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_preadder_output_b               ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_preadder_output_b_msb           ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; multiplier_input_representation_a     ; UNSIGNED            ; String                                                                                                                                                                                                                         ;
; multiplier_input_representation_b     ; UNSIGNED            ; String                                                                                                                                                                                                                         ;
; width_mult_source_a                   ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_mult_source_a_msb               ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_mult_source_b                   ; 16                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_mult_source_b_msb               ; 15                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_mult_result                     ; 34                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_mult_result_msb                 ; 33                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_adder_source                    ; 34                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_adder_source_msb                ; 33                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_adder_result                    ; 35                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_adder_result_msb                ; 34                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_chainin_ext                     ; 31                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_original_result                 ; 35                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_original_result_msb             ; 34                  ; Signed Integer                                                                                                                                                                                                                 ;
; result_ext_width                      ; 1                   ; Signed Integer                                                                                                                                                                                                                 ;
; width_result_output                   ; 36                  ; Signed Integer                                                                                                                                                                                                                 ;
; width_result_output_msb               ; 35                  ; Signed Integer                                                                                                                                                                                                                 ;
+---------------------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                 ;
; WIDTH_A                            ; 9                    ; Signed Integer                                                                                                                          ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                                                          ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                 ;
; WIDTH_B                            ; 9                    ; Signed Integer                                                                                                                          ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                                                          ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_pqb1      ; Untyped                                                                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                            ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                                                            ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                            ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                                                                            ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_aoe1      ; Untyped                                                                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                                                                                ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                                                                                                ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_hec1      ; Untyped                                                                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                         ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_0n61      ; Untyped                                                                                                                                                                                                                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:dma_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_ocram:ocram ;
+----------------+---------------+------------------------------------+
; Parameter Name ; Value         ; Type                               ;
+----------------+---------------+------------------------------------+
; INIT_FILE      ; dma_ocram.hex ; String                             ;
+----------------+---------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_ocram:ocram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                    ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                    ;
; NUMWORDS_A                         ; 10240                ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; dma_ocram.hex        ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 10240                ; Signed Integer                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_a3f1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:msgdma_0_mm_write_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 12    ; Signed Integer                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                     ;
; USE_READ                    ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 18    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_csr_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_source_csr_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 128   ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 16    ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 16    ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 16    ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 4     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 5     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 128   ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ocram_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 14    ; Signed Integer                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                        ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                        ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_destination_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                    ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                    ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                                    ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                                    ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                    ;
; ID                        ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                    ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_W            ; 5     ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:msgdma_0_mm_write_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                             ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                             ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                             ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                             ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                             ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                             ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                             ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_W            ; 5     ; Signed Integer                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                             ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                             ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                           ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                           ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                                           ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                           ;
; ID                        ; 2     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                           ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_W            ; 5     ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_csr_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                       ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_source_csr_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_source_csr_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 183   ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 127   ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 161   ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 166   ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 162   ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 163   ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 164   ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 165   ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 187   ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 185   ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 190   ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 188   ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 175   ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 173   ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 172   ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 168   ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 194   ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 192   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 200   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 199   ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 178   ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 176   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 201   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 203   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 204   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 128   ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 5     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 16    ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 16    ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 205   ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 16    ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 205   ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 205   ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ocram_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                   ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                   ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ocram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                            ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                              ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                              ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_destination_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                              ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_destination_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router:router|dma_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                    ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_001:router_001|dma_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_002:router_002|dma_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_003:router_003|dma_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_003:router_004|dma_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_003:router_005|dma_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_006:router_006|dma_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_007:router_007|dma_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_006:router_008|dma_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_009:router_009|dma_mm_interconnect_0_router_009_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                         ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                         ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                         ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                         ;
; VALID_WIDTH               ; 7     ; Signed Integer                                                                                                         ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                         ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                         ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                         ;
; REORDER                   ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                ;
; VALID_WIDTH               ; 7     ; Signed Integer                                                                                                                ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                          ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                          ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                          ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                               ;
; SCHEME         ; no-arb ; String                                                                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                               ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                        ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                              ;
; IN_PKT_ADDR_H                 ; 53    ; Signed Integer                                                                                                              ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                              ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                              ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                              ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                              ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 54    ; Signed Integer                                                                                                              ;
; IN_PKT_BYTE_CNT_L             ; 60    ; Signed Integer                                                                                                              ;
; IN_PKT_BYTE_CNT_H             ; 64    ; Signed Integer                                                                                                              ;
; IN_PKT_BURSTWRAP_L            ; 65    ; Signed Integer                                                                                                              ;
; IN_PKT_BURSTWRAP_H            ; 67    ; Signed Integer                                                                                                              ;
; IN_PKT_BURST_SIZE_L           ; 68    ; Signed Integer                                                                                                              ;
; IN_PKT_BURST_SIZE_H           ; 70    ; Signed Integer                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_L      ; 91    ; Signed Integer                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_H      ; 92    ; Signed Integer                                                                                                              ;
; IN_PKT_TRANS_EXCLUSIVE        ; 59    ; Signed Integer                                                                                                              ;
; IN_PKT_BURST_TYPE_L           ; 71    ; Signed Integer                                                                                                              ;
; IN_PKT_BURST_TYPE_H           ; 72    ; Signed Integer                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_L       ; 93    ; Signed Integer                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_H       ; 95    ; Signed Integer                                                                                                              ;
; IN_PKT_TRANS_WRITE            ; 56    ; Signed Integer                                                                                                              ;
; IN_ST_DATA_W                  ; 96    ; Signed Integer                                                                                                              ;
; OUT_PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                              ;
; OUT_PKT_ADDR_H                ; 161   ; Signed Integer                                                                                                              ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; OUT_PKT_DATA_H                ; 127   ; Signed Integer                                                                                                              ;
; OUT_PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                              ;
; OUT_PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                              ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 162   ; Signed Integer                                                                                                              ;
; OUT_PKT_BYTE_CNT_L            ; 168   ; Signed Integer                                                                                                              ;
; OUT_PKT_BYTE_CNT_H            ; 172   ; Signed Integer                                                                                                              ;
; OUT_PKT_BURST_SIZE_L          ; 176   ; Signed Integer                                                                                                              ;
; OUT_PKT_BURST_SIZE_H          ; 178   ; Signed Integer                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_L     ; 199   ; Signed Integer                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_H     ; 200   ; Signed Integer                                                                                                              ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 167   ; Signed Integer                                                                                                              ;
; OUT_PKT_BURST_TYPE_L          ; 179   ; Signed Integer                                                                                                              ;
; OUT_PKT_BURST_TYPE_H          ; 180   ; Signed Integer                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 201   ; Signed Integer                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 203   ; Signed Integer                                                                                                              ;
; OUT_ST_DATA_W                 ; 204   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W                  ; 7     ; Signed Integer                                                                                                              ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                              ;
; PACKING                       ; 1     ; Signed Integer                                                                                                              ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                              ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                              ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                              ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_rsp_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                        ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 144   ; Signed Integer                                                                                                              ;
; IN_PKT_ADDR_H                 ; 161   ; Signed Integer                                                                                                              ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                              ;
; IN_PKT_DATA_H                 ; 127   ; Signed Integer                                                                                                              ;
; IN_PKT_BYTEEN_L               ; 128   ; Signed Integer                                                                                                              ;
; IN_PKT_BYTEEN_H               ; 143   ; Signed Integer                                                                                                              ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 162   ; Signed Integer                                                                                                              ;
; IN_PKT_BYTE_CNT_L             ; 168   ; Signed Integer                                                                                                              ;
; IN_PKT_BYTE_CNT_H             ; 172   ; Signed Integer                                                                                                              ;
; IN_PKT_BURSTWRAP_L            ; 173   ; Signed Integer                                                                                                              ;
; IN_PKT_BURSTWRAP_H            ; 175   ; Signed Integer                                                                                                              ;
; IN_PKT_BURST_SIZE_L           ; 176   ; Signed Integer                                                                                                              ;
; IN_PKT_BURST_SIZE_H           ; 178   ; Signed Integer                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_L      ; 199   ; Signed Integer                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_H      ; 200   ; Signed Integer                                                                                                              ;
; IN_PKT_TRANS_EXCLUSIVE        ; 167   ; Signed Integer                                                                                                              ;
; IN_PKT_BURST_TYPE_L           ; 179   ; Signed Integer                                                                                                              ;
; IN_PKT_BURST_TYPE_H           ; 180   ; Signed Integer                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_L       ; 201   ; Signed Integer                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_H       ; 203   ; Signed Integer                                                                                                              ;
; IN_PKT_TRANS_WRITE            ; 164   ; Signed Integer                                                                                                              ;
; IN_ST_DATA_W                  ; 204   ; Signed Integer                                                                                                              ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; OUT_PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                              ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                              ;
; OUT_PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                              ;
; OUT_PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                              ;
; OUT_PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                              ;
; OUT_PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                                              ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                                              ;
; OUT_PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                              ;
; OUT_PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                                              ;
; OUT_ST_DATA_W                 ; 96    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W                  ; 7     ; Signed Integer                                                                                                              ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                              ;
; PACKING                       ; 1     ; Signed Integer                                                                                                              ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                              ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                              ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                              ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 130   ; Signed Integer                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                      ;
; inDataWidth     ; 130   ; Signed Integer                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                      ;
; outDataWidth    ; 130   ; Signed Integer                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                ;
+---------------------------+----------+-----------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                      ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                      ;
+---------------------------+----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Signed Integer                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+---------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                    ;
+---------------------------+----------+---------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                          ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                          ;
+---------------------------+----------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Signed Integer                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dma:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0 ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                                                                                                                                                                              ;
; LPM_WIDTHA                                     ; 17        ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_WIDTHB                                     ; 17        ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_WIDTHP                                     ; 34        ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_WIDTHR                                     ; 34        ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_PIPELINE                                   ; 0         ; Untyped                                                                                                                                                                                                                                                                                     ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                                                                                                                                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                                                                                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                                                                                                                                     ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                                                                                                                                                                                     ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY                                  ; MAX 10    ; Untyped                                                                                                                                                                                                                                                                                     ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                                                                                                                                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                                                                                                                                                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER                                 ; mult_9401 ; Untyped                                                                                                                                                                                                                                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                                                                                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                                                                                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0 ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                                                                                                                                                                              ;
; LPM_WIDTHA                                     ; 16        ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_WIDTHB                                     ; 16        ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_WIDTHP                                     ; 32        ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_WIDTHR                                     ; 32        ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_PIPELINE                                   ; 0         ; Untyped                                                                                                                                                                                                                                                                                     ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                                                                                                                                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                                                                                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                                                                                                                                     ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                                                                                                                                                                                     ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY                                  ; MAX 10    ; Untyped                                                                                                                                                                                                                                                                                     ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                                                                                                                                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                                                                                                                                                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER                                 ; mult_9b01 ; Untyped                                                                                                                                                                                                                                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                                                                                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                                                                                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0 ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                                                                                                                                                                              ;
; LPM_WIDTHA                                     ; 16        ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_WIDTHB                                     ; 16        ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_WIDTHP                                     ; 32        ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_WIDTHR                                     ; 32        ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                                                                                                                                                                                                     ;
; LPM_PIPELINE                                   ; 0         ; Untyped                                                                                                                                                                                                                                                                                     ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                                                                                                                                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                                                                                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                                                                                                                                     ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                                                                                                                                                                                     ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY                                  ; MAX 10    ; Untyped                                                                                                                                                                                                                                                                                     ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                                                                                                                                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                                                                                                                                                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                                                                                                                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER                                 ; mult_9b01 ; Untyped                                                                                                                                                                                                                                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                                                                                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                                                                                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 13                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; dma:u0|dma_data_destination:data_destination|altsyncram:the_altsyncram                                                                                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram                                                                                                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 128                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 128                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 128                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 128                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 14                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 14                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_bht_module:dma_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 2                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 9                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 9                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; dma:u0|dma_ocram:ocram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 10240                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                       ;
+----------------------------+-------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                     ;
; Entity Instance            ; dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                          ;
;     -- lpm_width           ; 8                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                    ;
; Entity Instance            ; dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                          ;
;     -- lpm_width           ; 8                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                    ;
; Entity Instance            ; dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo            ;
;     -- FIFO Type           ; Single Clock                                                                                          ;
;     -- lpm_width           ; 44                                                                                                    ;
;     -- LPM_NUMWORDS        ; 64                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                    ;
+----------------------------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 3                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                       ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                                                                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 17                                                                                                                                                                                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 34                                                                                                                                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                                                                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                       ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                                                                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                                                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                       ; dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                                                                                                                                                                      ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                                                                                                                                                                      ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                                                                                                                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+-------------------------------------------+
; Port           ; Type  ; Severity ; Details                                   ;
+----------------+-------+----------+-------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                              ;
; reset_in1      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                              ;
+----------------+-------+----------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                    ;
+----------+-------+----------+--------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                               ;
+----------+-------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+---------------------------------------+
; Port           ; Type  ; Severity ; Details                               ;
+----------------+-------+----------+---------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                          ;
; reset_in2      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                          ;
; reset_in3      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                          ;
; reset_in4      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                          ;
; reset_in5      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                          ;
; reset_in6      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                          ;
; reset_in7      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                          ;
; reset_in8      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                          ;
; reset_in9      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                          ;
; reset_in10     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                          ;
; reset_in11     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                          ;
; reset_in12     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                          ;
; reset_in13     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                          ;
; reset_in14     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                          ;
; reset_in15     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                          ;
+----------------+-------+----------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_rsp_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                  ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                             ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                               ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                          ;
; sink_burstsize[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; sink_burstsize[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                          ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                  ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                             ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                          ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; b[13..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_009:router_009|dma_mm_interconnect_0_router_009_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_007:router_007|dma_mm_interconnect_0_router_007_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_006:router_006|dma_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_003:router_003|dma_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_002:router_002|dma_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_001:router_001|dma_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router:router|dma_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_destination_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_destination_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ocram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ocram_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_source_csr_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_source_csr_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_csr_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                         ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:msgdma_0_mm_write_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                           ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                            ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                  ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_destination_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ocram_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_address             ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdata[31..30]    ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_readdata[28..25]    ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_readdata[19..18]    ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_readdata[16..14]    ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_readdata[12..9]     ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_readdata[127..32]   ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdata[29]        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdata[24]        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdata[23]        ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_readdata[22]        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdata[21]        ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_readdata[20]        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdata[17]        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdata[13]        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdata[8]         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_source_csr_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_csr_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:msgdma_0_mm_write_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_read                ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_readdata            ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_ocram:ocram" ;
+--------+-------+----------+------------------------+
; Port   ; Type  ; Severity ; Details                ;
+--------+-------+----------+------------------------+
; freeze ; Input ; Info     ; Stuck at GND           ;
+--------+-------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:dma_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; virtual_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                             ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_pib:the_dma_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_fifo:the_dma_nios2_gen2_0_cpu_nios2_oci_fifo|dma_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_dma_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                            ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_dtrace:the_dma_nios2_gen2_0_cpu_nios2_oci_dtrace|dma_nios2_gen2_0_cpu_nios2_oci_td_mode:dma_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_itrace:the_dma_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                           ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                               ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_dbrk:the_dma_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                              ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                  ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_xbrk:the_dma_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                              ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                  ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                     ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                            ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl" ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                    ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------+
; A_exc_shadow_active ; Input  ; Info     ; Stuck at GND                                                                               ;
; D_ctrl_rdprs        ; Input  ; Info     ; Stuck at GND                                                                               ;
; E_ctrl_a_is_src     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
; E_ctrl_b_is_src     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
; E_src1_from_rf      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
; E_src2_from_rf      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
; W_exc_handler_mode  ; Input  ; Info     ; Stuck at GND                                                                               ;
; W_status_reg_crs    ; Input  ; Info     ; Stuck at GND                                                                               ;
; W_status_reg_prs    ; Input  ; Info     ; Stuck at GND                                                                               ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                         ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; M_mul_cell_p2[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                             ;
; M_mul_cell_p3[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                             ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_test_bench:the_dma_nios2_gen2_0_cpu_test_bench" ;
+---------------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                                                 ;
+---------------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; A_exc_highest_pri_exc_id[31..4] ; Input  ; Info     ; Stuck at GND                                                                                            ;
; A_exc_inst_fetch                ; Input  ; Info     ; Stuck at GND                                                                                            ;
; W_badaddr_reg[31..18]           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; W_bstatus_reg[31..1]            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; W_estatus_reg[31..1]            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; W_exception_reg[31..7]          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; W_exception_reg[1..0]           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; W_status_reg[31..1]             ; Input  ; Info     ; Stuck at GND                                                                                            ;
; i_address[1..0]                 ; Input  ; Info     ; Stuck at GND                                                                                            ;
; test_has_ended                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+---------------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+------------------------------+
; Port          ; Type   ; Severity ; Details                      ;
+---------------+--------+----------+------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected       ;
+---------------+--------+----------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|write_burst_control:the_write_burst_control" ;
+------------------------------------+-------+----------+-------------------------------------------------------------------------------+
; Port                               ; Type  ; Severity ; Details                                                                       ;
+------------------------------------+-------+----------+-------------------------------------------------------------------------------+
; early_termination                  ; Input ; Info     ; Stuck at GND                                                                  ;
; address_in[1..0]                   ; Input ; Info     ; Stuck at GND                                                                  ;
; short_first_access_enable          ; Input ; Info     ; Stuck at GND                                                                  ;
; short_first_and_last_access_enable ; Input ; Info     ; Stuck at GND                                                                  ;
+------------------------------------+-------+----------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|byte_enable_generator:the_byte_enable_generator" ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                             ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; byteenable_in[0] ; Input ; Info     ; Stuck at VCC                                                                                        ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal" ;
+-------------------+--------+----------+---------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                           ;
+-------------------+--------+----------+---------------------------------------------------+
; master_burstcount ; Output ; Info     ; Explicitly unconnected                            ;
; snk_sop           ; Input  ; Info     ; Stuck at GND                                      ;
; snk_eop           ; Input  ; Info     ; Stuck at GND                                      ;
; snk_empty         ; Input  ; Info     ; Stuck at GND                                      ;
; snk_error         ; Input  ; Info     ; Stuck at GND                                      ;
+-------------------+--------+----------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block"                        ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; stopped_on_error             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stopped_on_early_termination ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop_on_error                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop_on_early_termination    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; descriptor_watermark[31..24] ; Input  ; Info     ; Stuck at GND                                                                        ;
; descriptor_watermark[15..8]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                             ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; push ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
; pop  ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|read_signal_breakout:the_read_signal_breakout" ;
+---------------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                                                                   ;
+---------------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; read_address                    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; read_length                     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; read_transmit_channel           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; read_generate_sop               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; read_generate_eop               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; read_park                       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; read_transfer_complete_IRQ_mask ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; read_burst_count                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; read_stride                     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; read_sequence_number            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; read_transmit_error             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; read_early_done_enable          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
+---------------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|write_signal_breakout:the_write_signal_breakout" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; write_address     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
; write_length      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
; write_end_on_eop  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
; write_burst_count ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
; write_stride      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal" ;
+-------------------------+--------+----------+-------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                   ;
+-------------------------+--------+----------+-------------------------------------------+
; src_response_data       ; Output ; Info     ; Explicitly unconnected                    ;
; src_response_valid      ; Output ; Info     ; Explicitly unconnected                    ;
; src_response_ready      ; Input  ; Info     ; Stuck at GND                              ;
; snk_descriptor_data     ; Input  ; Info     ; Stuck at GND                              ;
; snk_descriptor_valid    ; Input  ; Info     ; Stuck at GND                              ;
; snk_descriptor_ready    ; Output ; Info     ; Explicitly unconnected                    ;
; mm_response_waitrequest ; Output ; Info     ; Explicitly unconnected                    ;
; mm_response_byteenable  ; Input  ; Info     ; Stuck at GND                              ;
; mm_response_address     ; Input  ; Info     ; Stuck at GND                              ;
; mm_response_readdata    ; Output ; Info     ; Explicitly unconnected                    ;
; mm_response_read        ; Input  ; Info     ; Stuck at GND                              ;
; src_read_master_data    ; Output ; Info     ; Explicitly unconnected                    ;
; src_read_master_valid   ; Output ; Info     ; Explicitly unconnected                    ;
; src_read_master_ready   ; Input  ; Info     ; Stuck at GND                              ;
; snk_read_master_data    ; Input  ; Info     ; Stuck at GND                              ;
; snk_read_master_valid   ; Input  ; Info     ; Stuck at GND                              ;
; snk_read_master_ready   ; Output ; Info     ; Explicitly unconnected                    ;
+-------------------------+--------+----------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic"                                                                ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_jtag_uart_0:jtag_uart_0"                                                                               ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:st_to_mm_pulser" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; toggle ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser" ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; toggle_sync ; Output ; Info     ; Explicitly unconnected                                                                                                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator"                                                   ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; asi_clk   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; asi_data  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; asi_valid ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; asi_ready ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "dma:u0|dma_data_destination:data_destination" ;
+--------+-------+----------+----------------------------------------------+
; Port   ; Type  ; Severity ; Details                                      ;
+--------+-------+----------+----------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                 ;
+--------+-------+----------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                          ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                    ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------+
; 0              ; MEM         ; 32    ; 1024  ; Read/Write ; dma:u0|dma_data_destination:data_destination|altsyncram:the_altsyncram|altsyncram_v8k1:auto_generated ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 252                         ;
; cycloneiii_ff         ; 2494                        ;
;     CLR               ; 443                         ;
;     CLR SCLR          ; 15                          ;
;     CLR SLD           ; 24                          ;
;     ENA               ; 174                         ;
;     ENA CLR           ; 1448                        ;
;     ENA CLR SCLR      ; 28                          ;
;     ENA CLR SCLR SLD  ; 48                          ;
;     ENA CLR SLD       ; 137                         ;
;     ENA SCLR          ; 5                           ;
;     ENA SLD           ; 13                          ;
;     SLD               ; 11                          ;
;     plain             ; 148                         ;
; cycloneiii_io_obuf    ; 71                          ;
; cycloneiii_lcell_comb ; 3804                        ;
;     arith             ; 239                         ;
;         2 data inputs ; 132                         ;
;         3 data inputs ; 107                         ;
;     normal            ; 3565                        ;
;         0 data inputs ; 17                          ;
;         1 data inputs ; 62                          ;
;         2 data inputs ; 424                         ;
;         3 data inputs ; 986                         ;
;         4 data inputs ; 2076                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_ram_block  ; 384                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 3.26                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 75                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 16                                    ;
;     ENA CLR           ; 11                                    ;
;     ENA CLR SLD       ; 2                                     ;
;     SCLR              ; 29                                    ;
;     plain             ; 15                                    ;
; cycloneiii_lcell_comb ; 121                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 117                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 21                                    ;
;         3 data inputs ; 18                                    ;
;         4 data inputs ; 54                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 2.98                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 289                                      ;
; cycloneiii_ff         ; 110                                      ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 49                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 6                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 199                                      ;
;     arith             ; 9                                        ;
;         2 data inputs ; 9                                        ;
;     normal            ; 190                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 28                                       ;
;         3 data inputs ; 66                                       ;
;         4 data inputs ; 89                                       ;
;                       ;                                          ;
; Max LUT depth         ; 5.00                                     ;
; Average LUT depth     ; 2.10                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:10     ;
; sld_hub:auto_hub ; 00:00:00     ;
; pzdyqx:nabboc    ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Sun Apr 30 16:57:45 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DMA -c DMA
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/22.1std/quartus/bin64/assignment_defaults.qdf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/dma.v
    Info (12023): Found entity 1: dma File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/dma.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_irq_mapper.sv
    Info (12023): Found entity 1: dma_irq_mapper File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0.v
    Info (12023): Found entity 1: dma_mm_interconnect_0 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_avalon_st_adapter_004.v
    Info (12023): Found entity 1: dma_mm_interconnect_0_avalon_st_adapter_004 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_avalon_st_adapter_004.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv
    Info (12023): Found entity 1: dma_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: dma_mm_interconnect_0_avalon_st_adapter File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: dma_mm_interconnect_0_rsp_mux_002 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file dma/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: dma_mm_interconnect_0_rsp_mux_001 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: dma_mm_interconnect_0_rsp_mux File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: dma_mm_interconnect_0_rsp_demux_003 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: dma_mm_interconnect_0_cmd_mux_003 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: dma_mm_interconnect_0_cmd_mux File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: dma_mm_interconnect_0_cmd_demux_002 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: dma_mm_interconnect_0_cmd_demux_001 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: dma_mm_interconnect_0_cmd_demux File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file dma/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_router_009.sv
    Info (12023): Found entity 1: dma_mm_interconnect_0_router_009_default_decode File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_009.sv Line: 45
    Info (12023): Found entity 2: dma_mm_interconnect_0_router_009 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_009.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: dma_mm_interconnect_0_router_007_default_decode File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: dma_mm_interconnect_0_router_007 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: dma_mm_interconnect_0_router_006_default_decode File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: dma_mm_interconnect_0_router_006 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: dma_mm_interconnect_0_router_003_default_decode File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: dma_mm_interconnect_0_router_003 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: dma_mm_interconnect_0_router_002_default_decode File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: dma_mm_interconnect_0_router_002 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: dma_mm_interconnect_0_router_001_default_decode File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: dma_mm_interconnect_0_router_001 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file dma/synthesis/submodules/dma_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: dma_mm_interconnect_0_router_default_decode File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: dma_mm_interconnect_0_router File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_ocram.v
    Info (12023): Found entity 1: dma_ocram File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_ocram.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_nios2_gen2_0.v
    Info (12023): Found entity 1: dma_nios2_gen2_0 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: dma_nios2_gen2_0_cpu_ic_data_module File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: dma_nios2_gen2_0_cpu_ic_tag_module File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 89
    Info (12023): Found entity 3: dma_nios2_gen2_0_cpu_bht_module File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 158
    Info (12023): Found entity 4: dma_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 227
    Info (12023): Found entity 5: dma_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 293
    Info (12023): Found entity 6: dma_nios2_gen2_0_cpu_dc_tag_module File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 359
    Info (12023): Found entity 7: dma_nios2_gen2_0_cpu_dc_data_module File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 425
    Info (12023): Found entity 8: dma_nios2_gen2_0_cpu_dc_victim_module File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 494
    Info (12023): Found entity 9: dma_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 562
    Info (12023): Found entity 10: dma_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 721
    Info (12023): Found entity 11: dma_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 1014
    Info (12023): Found entity 12: dma_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 1275
    Info (12023): Found entity 13: dma_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 1464
    Info (12023): Found entity 14: dma_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 1655
    Info (12023): Found entity 15: dma_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 1723
    Info (12023): Found entity 16: dma_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 1805
    Info (12023): Found entity 17: dma_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 1877
    Info (12023): Found entity 18: dma_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 1920
    Info (12023): Found entity 19: dma_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 1967
    Info (12023): Found entity 20: dma_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 2453
    Info (12023): Found entity 21: dma_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 2476
    Info (12023): Found entity 22: dma_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 2546
    Info (12023): Found entity 23: dma_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 2563
    Info (12023): Found entity 24: dma_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 2656
    Info (12023): Found entity 25: dma_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 2721
    Info (12023): Found entity 26: dma_nios2_gen2_0_cpu_nios2_oci File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 2902
    Info (12023): Found entity 27: dma_nios2_gen2_0_cpu File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 3447
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: dma_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: dma_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: dma_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_nios2_gen2_0_cpu_mult_cell.v
    Info (12023): Found entity 1: dma_nios2_gen2_0_cpu_mult_cell File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: dma_nios2_gen2_0_cpu_test_bench File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/altera_nios2_gen2_rtl_module.sv
    Info (12023): Found entity 1: altera_nios2_gen2_rtl_module File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_nios2_gen2_rtl_module.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_msgdma_0.v
    Info (12023): Found entity 1: dma_msgdma_0 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_msgdma_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/write_master.v
    Info (12023): Found entity 1: write_master File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/write_master.v Line: 66
Info (12021): Found 8 design units, including 8 entities, in source file dma/synthesis/submodules/byte_enable_generator.v
    Info (12023): Found entity 1: byte_enable_generator File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/byte_enable_generator.v Line: 54
    Info (12023): Found entity 2: one_thousand_twenty_four_byteenable_FSM File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/byte_enable_generator.v Line: 177
    Info (12023): Found entity 3: five_hundred_twelve_bit_byteenable_FSM File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/byte_enable_generator.v Line: 285
    Info (12023): Found entity 4: two_hundred_fifty_six_bit_byteenable_FSM File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/byte_enable_generator.v Line: 393
    Info (12023): Found entity 5: one_hundred_twenty_eight_bit_byteenable_FSM File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/byte_enable_generator.v Line: 500
    Info (12023): Found entity 6: sixty_four_bit_byteenable_FSM File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/byte_enable_generator.v Line: 606
    Info (12023): Found entity 7: thirty_two_bit_byteenable_FSM File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/byte_enable_generator.v Line: 711
    Info (12023): Found entity 8: sixteen_bit_byteenable_FSM File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/byte_enable_generator.v Line: 818
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/st_to_mm_adapter.v
    Info (12023): Found entity 1: ST_to_MM_Adapter File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/ST_to_MM_Adapter.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/write_burst_control.v
    Info (12023): Found entity 1: write_burst_control File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/write_burst_control.v Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dispatcher.v
    Info (12023): Found entity 1: dispatcher File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dispatcher.v Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/descriptor_buffers.v
    Info (12023): Found entity 1: descriptor_buffers File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/descriptor_buffers.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/csr_block.v
    Info (12023): Found entity 1: csr_block File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/csr_block.v Line: 99
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/response_block.v
    Info (12023): Found entity 1: response_block File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/response_block.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/fifo_with_byteenables.v
    Info (12023): Found entity 1: fifo_with_byteenables File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/fifo_with_byteenables.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/read_signal_breakout.v
    Info (12023): Found entity 1: read_signal_breakout File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/read_signal_breakout.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/write_signal_breakout.v
    Info (12023): Found entity 1: write_signal_breakout File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/write_signal_breakout.v Line: 41
Info (12021): Found 5 design units, including 5 entities, in source file dma/synthesis/submodules/dma_jtag_uart_0.v
    Info (12023): Found entity 1: dma_jtag_uart_0_sim_scfifo_w File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: dma_jtag_uart_0_scfifo_w File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: dma_jtag_uart_0_sim_scfifo_r File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: dma_jtag_uart_0_scfifo_r File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: dma_jtag_uart_0 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_data_source.v
    Info (12023): Found entity 1: dma_data_source File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_data_source.v Line: 9
Info (12021): Found 3 design units, including 3 entities, in source file dma/synthesis/submodules/altera_avalon_data_pattern_generator.v
    Info (12023): Found entity 1: altera_avalon_data_pattern_generator File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_avalon_data_pattern_generator.v Line: 24
    Info (12023): Found entity 2: pulse_handshake_clock_crosser File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_avalon_data_pattern_generator.v Line: 2684
    Info (12023): Found entity 3: pulse_clock_crosser File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_avalon_data_pattern_generator.v Line: 2729
Info (12021): Found 1 design units, including 1 entities, in source file dma/synthesis/submodules/dma_data_destination.v
    Info (12023): Found entity 1: dma_data_destination File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_data_destination.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v
    Info (12023): Found entity 1: DE10_LITE_Golden_Top File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 29
Info (12127): Elaborating entity "DE10_LITE_Golden_Top" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at DE10_LITE_Golden_Top.v(46) has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 46
Warning (10034): Output port "DRAM_BA" at DE10_LITE_Golden_Top.v(47) has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 47
Warning (10034): Output port "HEX0" at DE10_LITE_Golden_Top.v(61) has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 61
Warning (10034): Output port "HEX1" at DE10_LITE_Golden_Top.v(64) has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 64
Warning (10034): Output port "HEX2" at DE10_LITE_Golden_Top.v(67) has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 67
Warning (10034): Output port "HEX3" at DE10_LITE_Golden_Top.v(70) has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 70
Warning (10034): Output port "HEX4" at DE10_LITE_Golden_Top.v(73) has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 73
Warning (10034): Output port "HEX5" at DE10_LITE_Golden_Top.v(76) has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 76
Warning (10034): Output port "LEDR" at DE10_LITE_Golden_Top.v(86) has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 86
Warning (10034): Output port "VGA_B" at DE10_LITE_Golden_Top.v(96) has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 96
Warning (10034): Output port "VGA_G" at DE10_LITE_Golden_Top.v(97) has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 97
Warning (10034): Output port "VGA_R" at DE10_LITE_Golden_Top.v(99) has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 99
Warning (10034): Output port "DRAM_CAS_N" at DE10_LITE_Golden_Top.v(48) has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 48
Warning (10034): Output port "DRAM_CKE" at DE10_LITE_Golden_Top.v(49) has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 49
Warning (10034): Output port "DRAM_CLK" at DE10_LITE_Golden_Top.v(50) has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 50
Warning (10034): Output port "DRAM_CS_N" at DE10_LITE_Golden_Top.v(51) has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 51
Warning (10034): Output port "DRAM_LDQM" at DE10_LITE_Golden_Top.v(53) has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 53
Warning (10034): Output port "DRAM_RAS_N" at DE10_LITE_Golden_Top.v(54) has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 54
Warning (10034): Output port "DRAM_UDQM" at DE10_LITE_Golden_Top.v(55) has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 55
Warning (10034): Output port "DRAM_WE_N" at DE10_LITE_Golden_Top.v(56) has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 56
Warning (10034): Output port "VGA_HS" at DE10_LITE_Golden_Top.v(98) has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 98
Warning (10034): Output port "VGA_VS" at DE10_LITE_Golden_Top.v(100) has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 100
Warning (10034): Output port "GSENSOR_CS_N" at DE10_LITE_Golden_Top.v(105) has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 105
Warning (10034): Output port "GSENSOR_SCLK" at DE10_LITE_Golden_Top.v(107) has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 107
Info (12128): Elaborating entity "dma" for hierarchy "dma:u0" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 135
Info (12128): Elaborating entity "dma_data_destination" for hierarchy "dma:u0|dma_data_destination:data_destination" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/dma.v Line: 98
Info (12128): Elaborating entity "altsyncram" for hierarchy "dma:u0|dma_data_destination:data_destination|altsyncram:the_altsyncram" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_data_destination.v Line: 69
Info (12130): Elaborated megafunction instantiation "dma:u0|dma_data_destination:data_destination|altsyncram:the_altsyncram" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_data_destination.v Line: 69
Info (12133): Instantiated megafunction "dma:u0|dma_data_destination:data_destination|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_data_destination.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "dma_data_destination.hex"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=MEM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v8k1.tdf
    Info (12023): Found entity 1: altsyncram_v8k1 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_v8k1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_v8k1" for hierarchy "dma:u0|dma_data_destination:data_destination|altsyncram:the_altsyncram|altsyncram_v8k1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ioe2.tdf
    Info (12023): Found entity 1: altsyncram_ioe2 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ioe2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ioe2" for hierarchy "dma:u0|dma_data_destination:data_destination|altsyncram:the_altsyncram|altsyncram_v8k1:auto_generated|altsyncram_ioe2:altsyncram1" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_v8k1.tdf Line: 39
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "dma:u0|dma_data_destination:data_destination|altsyncram:the_altsyncram|altsyncram_v8k1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_v8k1.tdf Line: 40
Info (12130): Elaborated megafunction instantiation "dma:u0|dma_data_destination:data_destination|altsyncram:the_altsyncram|altsyncram_v8k1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_v8k1.tdf Line: 40
Info (12133): Instantiated megafunction "dma:u0|dma_data_destination:data_destination|altsyncram:the_altsyncram|altsyncram_v8k1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_v8k1.tdf Line: 40
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1296387328"
    Info (12134): Parameter "NUMWORDS" = "1024"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "10"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "dma:u0|dma_data_destination:data_destination|altsyncram:the_altsyncram|altsyncram_v8k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "dma:u0|dma_data_destination:data_destination|altsyncram:the_altsyncram|altsyncram_v8k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "dma:u0|dma_data_destination:data_destination|altsyncram:the_altsyncram|altsyncram_v8k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "dma_data_source" for hierarchy "dma:u0|dma_data_source:data_source" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/dma.v Line: 118
Info (12128): Elaborating entity "altera_avalon_data_pattern_generator" for hierarchy "dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_data_source.v Line: 91
Info (10264): Verilog HDL Case Statement information at altera_avalon_data_pattern_generator.v(487): all case item expressions in this case statement are onehot File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_avalon_data_pattern_generator.v Line: 487
Info (10264): Verilog HDL Case Statement information at altera_avalon_data_pattern_generator.v(516): all case item expressions in this case statement are onehot File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_avalon_data_pattern_generator.v Line: 516
Info (10264): Verilog HDL Case Statement information at altera_avalon_data_pattern_generator.v(811): all case item expressions in this case statement are onehot File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_avalon_data_pattern_generator.v Line: 811
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enable_register_synchronizer" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_avalon_data_pattern_generator.v Line: 348
Info (12130): Elaborated megafunction instantiation "dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enable_register_synchronizer" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_avalon_data_pattern_generator.v Line: 348
Info (12133): Instantiated megafunction "dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_std_synchronizer:enable_register_synchronizer" with the following parameter: File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_avalon_data_pattern_generator.v Line: 348
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|altera_reset_synchronizer:asi_reset_controller" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_avalon_data_pattern_generator.v Line: 389
Info (12128): Elaborating entity "pulse_handshake_clock_crosser" for hierarchy "dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_avalon_data_pattern_generator.v Line: 428
Info (12128): Elaborating entity "pulse_clock_crosser" for hierarchy "dma:u0|dma_data_source:data_source|altera_avalon_data_pattern_generator:data_pattern_generator|pulse_handshake_clock_crosser:pulser|pulse_clock_crosser:mm_to_st_pulser" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_avalon_data_pattern_generator.v Line: 2712
Info (12128): Elaborating entity "dma_jtag_uart_0" for hierarchy "dma:u0|dma_jtag_uart_0:jtag_uart_0" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/dma.v Line: 131
Info (12128): Elaborating entity "dma_jtag_uart_0_scfifo_w" for hierarchy "dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/scfifo_9621.tdf Line: 25
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/a_dpfifo_bb01.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/scfifo_9621.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/cntr_337.tdf Line: 26
Info (12128): Elaborating entity "cntr_337" for hierarchy "dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_dtn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/a_dpfifo_bb01.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/cntr_n2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_w:the_dma_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/a_dpfifo_bb01.tdf Line: 45
Info (12128): Elaborating entity "dma_jtag_uart_0_scfifo_r" for hierarchy "dma:u0|dma_jtag_uart_0:jtag_uart_0|dma_jtag_uart_0_scfifo_r:the_dma_jtag_uart_0_scfifo_r" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "dma:u0|dma_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:dma_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "dma_msgdma_0" for hierarchy "dma:u0|dma_msgdma_0:msgdma_0" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/dma.v Line: 155
Info (12128): Elaborating entity "dispatcher" for hierarchy "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_msgdma_0.v Line: 85
Info (12128): Elaborating entity "descriptor_buffers" for hierarchy "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dispatcher.v Line: 306
Info (12128): Elaborating entity "write_signal_breakout" for hierarchy "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|write_signal_breakout:the_write_signal_breakout" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/descriptor_buffers.v Line: 251
Info (12128): Elaborating entity "read_signal_breakout" for hierarchy "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|read_signal_breakout:the_read_signal_breakout" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/descriptor_buffers.v Line: 277
Info (12128): Elaborating entity "fifo_with_byteenables" for hierarchy "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/descriptor_buffers.v Line: 296
Info (10264): Verilog HDL Case Statement information at fifo_with_byteenables.v(168): all case item expressions in this case statement are onehot File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/fifo_with_byteenables.v Line: 168
Info (12128): Elaborating entity "altsyncram" for hierarchy "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/fifo_with_byteenables.v Line: 136
Info (12130): Elaborated megafunction instantiation "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/fifo_with_byteenables.v Line: 136
Info (12133): Instantiated megafunction "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram" with the following parameter: File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/fifo_with_byteenables.v Line: 136
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "width_a" = "128"
    Info (12134): Parameter "width_b" = "128"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_byteena_a" = "16"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ddc1.tdf
    Info (12023): Found entity 1: altsyncram_ddc1 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ddc1" for hierarchy "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "csr_block" for hierarchy "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dispatcher.v Line: 351
Info (12128): Elaborating entity "response_block" for hierarchy "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|response_block:the_response_block" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dispatcher.v Line: 379
Info (12128): Elaborating entity "write_master" for hierarchy "dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_msgdma_0.v Line: 134
Info (10264): Verilog HDL Case Statement information at write_master.v(757): all case item expressions in this case statement are onehot File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/write_master.v Line: 757
Info (12128): Elaborating entity "scfifo" for hierarchy "dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/write_master.v Line: 588
Info (12130): Elaborated megafunction instantiation "dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/write_master.v Line: 588
Info (12133): Instantiated megafunction "dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo" with the following parameter: File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/write_master.v Line: 588
    Info (12134): Parameter "lpm_width" = "44"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "overflow_checking" = "OFF"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7d01.tdf
    Info (12023): Found entity 1: scfifo_7d01 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/scfifo_7d01.tdf Line: 25
Info (12128): Elaborating entity "scfifo_7d01" for hierarchy "dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7d01:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q401.tdf
    Info (12023): Found entity 1: a_dpfifo_q401 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/a_dpfifo_q401.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_q401" for hierarchy "dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7d01:auto_generated|a_dpfifo_q401:dpfifo" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/scfifo_7d01.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jlg1.tdf
    Info (12023): Found entity 1: altsyncram_jlg1 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_jlg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_jlg1" for hierarchy "dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7d01:auto_generated|a_dpfifo_q401:dpfifo|altsyncram_jlg1:FIFOram" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/a_dpfifo_q401.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_978.tdf
    Info (12023): Found entity 1: cmpr_978 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/cmpr_978.tdf Line: 23
Info (12128): Elaborating entity "cmpr_978" for hierarchy "dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7d01:auto_generated|a_dpfifo_q401:dpfifo|cmpr_978:almost_full_comparer" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/a_dpfifo_q401.tdf Line: 56
Info (12128): Elaborating entity "cmpr_978" for hierarchy "dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7d01:auto_generated|a_dpfifo_q401:dpfifo|cmpr_978:three_comparison" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/a_dpfifo_q401.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m2b.tdf
    Info (12023): Found entity 1: cntr_m2b File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/cntr_m2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_m2b" for hierarchy "dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7d01:auto_generated|a_dpfifo_q401:dpfifo|cntr_m2b:rd_ptr_msb" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/a_dpfifo_q401.tdf Line: 58
Info (12128): Elaborating entity "ST_to_MM_Adapter" for hierarchy "dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|ST_to_MM_Adapter:the_ST_to_MM_Adapter" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/write_master.v Line: 616
Info (12128): Elaborating entity "byte_enable_generator" for hierarchy "dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|byte_enable_generator:the_byte_enable_generator" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/write_master.v Line: 633
Info (12128): Elaborating entity "thirty_two_bit_byteenable_FSM" for hierarchy "dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|byte_enable_generator:the_byte_enable_generator|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/byte_enable_generator.v Line: 107
Info (12128): Elaborating entity "sixteen_bit_byteenable_FSM" for hierarchy "dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|byte_enable_generator:the_byte_enable_generator|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM|sixteen_bit_byteenable_FSM:lower_sixteen_bit_byteenable_FSM" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/byte_enable_generator.v Line: 797
Info (12128): Elaborating entity "write_burst_control" for hierarchy "dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|write_burst_control:the_write_burst_control" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/write_master.v Line: 664
Info (10264): Verilog HDL Case Statement information at write_burst_control.v(268): all case item expressions in this case statement are onehot File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/write_burst_control.v Line: 268
Info (12128): Elaborating entity "dma_nios2_gen2_0" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/dma.v Line: 186
Info (12128): Elaborating entity "dma_nios2_gen2_0_cpu" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0.v Line: 69
Info (12128): Elaborating entity "dma_nios2_gen2_0_cpu_test_bench" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_test_bench:the_dma_nios2_gen2_0_cpu_test_bench" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 5964
Info (12128): Elaborating entity "dma_nios2_gen2_0_cpu_ic_data_module" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 6966
Info (12128): Elaborating entity "altsyncram" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 61
Info (12130): Elaborated megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 61
Info (12133): Instantiated megafunction "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 61
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf
    Info (12023): Found entity 1: altsyncram_2uc1 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_2uc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2uc1" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_ic_data_module:dma_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_2uc1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dma_nios2_gen2_0_cpu_ic_tag_module" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 7032
Info (12128): Elaborating entity "altsyncram" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 129
Info (12130): Elaborated megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 129
Info (12133): Instantiated megafunction "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 129
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_b" = "14"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vkc1.tdf
    Info (12023): Found entity 1: altsyncram_vkc1 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_vkc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vkc1" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_ic_tag_module:dma_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_vkc1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dma_nios2_gen2_0_cpu_bht_module" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_bht_module:dma_nios2_gen2_0_cpu_bht" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 7230
Info (12128): Elaborating entity "altsyncram" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_bht_module:dma_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 198
Info (12130): Elaborated megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_bht_module:dma_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 198
Info (12133): Instantiated megafunction "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_bht_module:dma_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 198
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf
    Info (12023): Found entity 1: altsyncram_vhc1 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_vhc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vhc1" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_bht_module:dma_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dma_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 8171
Info (12128): Elaborating entity "altsyncram" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 264
Info (12130): Elaborated megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 264
Info (12133): Instantiated megafunction "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 264
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf
    Info (12023): Found entity 1: altsyncram_5tb1 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_5tb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5tb1" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_register_bank_a_module:dma_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dma_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_register_bank_b_module:dma_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 8189
Info (12128): Elaborating entity "dma_nios2_gen2_0_cpu_mult_cell" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 8646
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu_mult_cell.v Line: 63
Info (12130): Elaborated megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu_mult_cell.v Line: 63
Info (12133): Instantiated megafunction "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" with the following parameter: File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu_mult_cell.v Line: 63
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "MAX10"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v
    Info (12023): Found entity 1: altera_mult_add_bbo2 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altera_mult_add_bbo2.v Line: 29
Info (12128): Elaborating entity "altera_mult_add_bbo2" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 455
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altera_mult_add_bbo2.v Line: 117
Info (12130): Elaborated megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altera_mult_add_bbo2.v Line: 117
Info (12133): Instantiated megafunction "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altera_mult_add_bbo2.v Line: 117
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_sclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "MAX 10"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12131): Elaborated megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12131): Elaborated megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12131): Elaborated megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12131): Elaborated megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12131): Elaborated megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12131): Elaborated megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12131): Elaborated megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12131): Elaborated megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12131): Elaborated megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12131): Elaborated megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "dma_nios2_gen2_0_cpu_dc_tag_module" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 9068
Info (12128): Elaborating entity "altsyncram" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 396
Info (12130): Elaborated megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 396
Info (12133): Instantiated megafunction "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 396
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_b" = "9"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pqb1.tdf
    Info (12023): Found entity 1: altsyncram_pqb1 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_pqb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pqb1" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_tag_module:dma_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_pqb1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dma_nios2_gen2_0_cpu_dc_data_module" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 9134
Info (12128): Elaborating entity "altsyncram" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 465
Info (12130): Elaborated megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 465
Info (12133): Instantiated megafunction "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 465
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf
    Info (12023): Found entity 1: altsyncram_aoe1 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_aoe1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_aoe1" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_data_module:dma_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dma_nios2_gen2_0_cpu_dc_victim_module" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 9246
Info (12128): Elaborating entity "altsyncram" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 534
Info (12130): Elaborated megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 534
Info (12133): Instantiated megafunction "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 534
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf
    Info (12023): Found entity 1: altsyncram_hec1 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_hec1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_hec1" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_dc_victim_module:dma_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_nios2_gen2_rtl_module" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 9825
Info (12128): Elaborating entity "dma_nios2_gen2_0_cpu_nios2_oci" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 10082
Info (12128): Elaborating entity "dma_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_debug:the_dma_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 3119
Info (12128): Elaborating entity "dma_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_break:the_dma_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 3149
Info (12128): Elaborating entity "dma_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_xbrk:the_dma_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 3172
Info (12128): Elaborating entity "dma_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_dbrk:the_dma_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 3199
Info (12128): Elaborating entity "dma_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_itrace:the_dma_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 3237
Info (12128): Elaborating entity "dma_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_dtrace:the_dma_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 3252
Info (12128): Elaborating entity "dma_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_dtrace:the_dma_nios2_gen2_0_cpu_nios2_oci_dtrace|dma_nios2_gen2_0_cpu_nios2_oci_td_mode:dma_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 1773
Info (12128): Elaborating entity "dma_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_fifo:the_dma_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 3267
Info (12128): Elaborating entity "dma_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_fifo:the_dma_nios2_gen2_0_cpu_nios2_oci_fifo|dma_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_dma_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 2086
Info (12128): Elaborating entity "dma_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_fifo:the_dma_nios2_gen2_0_cpu_nios2_oci_fifo|dma_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_dma_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 2095
Info (12128): Elaborating entity "dma_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_fifo:the_dma_nios2_gen2_0_cpu_nios2_oci_fifo|dma_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_dma_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 2104
Info (12128): Elaborating entity "dma_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_pib:the_dma_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 3272
Info (12128): Elaborating entity "dma_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_oci_im:the_dma_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 3286
Info (12128): Elaborating entity "dma_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_avalon_reg:the_dma_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 3305
Info (12128): Elaborating entity "dma_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 3325
Info (12128): Elaborating entity "dma_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 2872
Info (12128): Elaborating entity "altsyncram" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 2696
Info (12130): Elaborated megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 2696
Info (12133): Instantiated megafunction "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 2696
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_0n61.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_nios2_ocimem:the_dma_nios2_gen2_0_cpu_nios2_ocimem|dma_nios2_gen2_0_cpu_ociram_sp_ram_module:dma_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dma_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu.v Line: 3427
Info (12128): Elaborating entity "dma_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_tck:the_dma_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 162
Info (12128): Elaborating entity "dma_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|dma_nios2_gen2_0_cpu_debug_slave_sysclk:the_dma_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 182
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:dma_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 212
Info (12130): Elaborated megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:dma_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 212
Info (12133): Instantiated megafunction "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:dma_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 212
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:dma_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:dma_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:dma_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:dma_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_nios2_oci:the_dma_nios2_gen2_0_cpu_nios2_oci|dma_nios2_gen2_0_cpu_debug_slave_wrapper:the_dma_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:dma_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "dma_ocram" for hierarchy "dma:u0|dma_ocram:ocram" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/dma.v Line: 200
Info (12128): Elaborating entity "altsyncram" for hierarchy "dma:u0|dma_ocram:ocram|altsyncram:the_altsyncram" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_ocram.v Line: 69
Info (12130): Elaborated megafunction instantiation "dma:u0|dma_ocram:ocram|altsyncram:the_altsyncram" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_ocram.v Line: 69
Info (12133): Instantiated megafunction "dma:u0|dma_ocram:ocram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_ocram.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "dma_ocram.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "10240"
    Info (12134): Parameter "numwords_a" = "10240"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a3f1.tdf
    Info (12023): Found entity 1: altsyncram_a3f1 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_a3f1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_a3f1" for hierarchy "dma:u0|dma_ocram:ocram|altsyncram:the_altsyncram|altsyncram_a3f1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_97a.tdf
    Info (12023): Found entity 1: decode_97a File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/decode_97a.tdf Line: 23
Info (12128): Elaborating entity "decode_97a" for hierarchy "dma:u0|dma_ocram:ocram|altsyncram:the_altsyncram|altsyncram_a3f1:auto_generated|decode_97a:decode3" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_a3f1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_63b.tdf
    Info (12023): Found entity 1: mux_63b File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/mux_63b.tdf Line: 23
Info (12128): Elaborating entity "mux_63b" for hierarchy "dma:u0|dma_ocram:ocram|altsyncram:the_altsyncram|altsyncram_a3f1:auto_generated|mux_63b:mux2" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_a3f1.tdf Line: 45
Info (12128): Elaborating entity "dma_mm_interconnect_0" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/dma.v Line: 270
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 693
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:msgdma_0_mm_write_translator" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 753
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 813
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 877
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_csr_translator" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 941
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_source_csr_slave_translator" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 1005
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 1069
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 1133
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ocram_s1_translator" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 1197
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_destination_s1_translator" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 1261
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 1342
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:msgdma_0_mm_write_agent" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 1423
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 1504
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 1588
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 1629
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 2088
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 2129
Info (12128): Elaborating entity "dma_mm_interconnect_0_router" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router:router" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 2395
Info (12128): Elaborating entity "dma_mm_interconnect_0_router_default_decode" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router:router|dma_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_router.sv Line: 190
Info (12128): Elaborating entity "dma_mm_interconnect_0_router_001" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_001:router_001" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 2411
Info (12128): Elaborating entity "dma_mm_interconnect_0_router_001_default_decode" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_001:router_001|dma_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_001.sv Line: 174
Info (12128): Elaborating entity "dma_mm_interconnect_0_router_002" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_002:router_002" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 2427
Info (12128): Elaborating entity "dma_mm_interconnect_0_router_002_default_decode" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_002:router_002|dma_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_002.sv Line: 180
Info (12128): Elaborating entity "dma_mm_interconnect_0_router_003" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_003:router_003" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 2443
Info (12128): Elaborating entity "dma_mm_interconnect_0_router_003_default_decode" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_003:router_003|dma_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "dma_mm_interconnect_0_router_006" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_006:router_006" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 2491
Info (12128): Elaborating entity "dma_mm_interconnect_0_router_006_default_decode" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_006:router_006|dma_mm_interconnect_0_router_006_default_decode:the_default_decode" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_006.sv Line: 178
Info (12128): Elaborating entity "dma_mm_interconnect_0_router_007" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_007:router_007" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 2507
Info (12128): Elaborating entity "dma_mm_interconnect_0_router_007_default_decode" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_007:router_007|dma_mm_interconnect_0_router_007_default_decode:the_default_decode" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_007.sv Line: 173
Info (12128): Elaborating entity "dma_mm_interconnect_0_router_009" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_009:router_009" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 2539
Info (12128): Elaborating entity "dma_mm_interconnect_0_router_009_default_decode" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_router_009:router_009|dma_mm_interconnect_0_router_009_default_decode:the_default_decode" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_router_009.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 2589
Info (12128): Elaborating entity "dma_mm_interconnect_0_cmd_demux" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 2692
Info (12128): Elaborating entity "dma_mm_interconnect_0_cmd_demux_001" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 2709
Info (12128): Elaborating entity "dma_mm_interconnect_0_cmd_demux_002" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 2732
Info (12128): Elaborating entity "dma_mm_interconnect_0_cmd_mux" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 2749
Info (12128): Elaborating entity "dma_mm_interconnect_0_cmd_mux_003" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 2806
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_cmd_mux_003.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "dma_mm_interconnect_0_rsp_demux_003" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 2943
Info (12128): Elaborating entity "dma_mm_interconnect_0_rsp_mux" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 3059
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_rsp_mux.sv Line: 390
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "dma_mm_interconnect_0_rsp_mux_001" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 3076
Info (12128): Elaborating entity "dma_mm_interconnect_0_rsp_mux_002" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 3099
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_rsp_mux_002.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 3165
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_rsp_width_adapter" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 3231
Info (12128): Elaborating entity "dma_mm_interconnect_0_avalon_st_adapter" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 3260
Info (12128): Elaborating entity "dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "dma_mm_interconnect_0_avalon_st_adapter_004" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0.v Line: 3376
Info (12128): Elaborating entity "dma_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" for hierarchy "dma:u0|dma_mm_interconnect_0:mm_interconnect_0|dma_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|dma_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/dma_mm_interconnect_0_avalon_st_adapter_004.v Line: 200
Info (12128): Elaborating entity "dma_irq_mapper" for hierarchy "dma:u0|dma_irq_mapper:irq_mapper" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/dma.v Line: 278
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "dma:u0|altera_reset_controller:rst_controller" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/dma.v Line: 341
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "dma:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "dma:u0|altera_reset_controller:rst_controller_001" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/dma.v Line: 404
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.04.30.16:58:10 Progress: Loading sld292c2bee/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld292c2bee/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/ip/sld292c2bee/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 222
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7d01:auto_generated|a_dpfifo_q401:dpfifo|altsyncram_jlg1:FIFOram|q_b[32]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_jlg1.tdf Line: 1064
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7d01:auto_generated|a_dpfifo_q401:dpfifo|altsyncram_jlg1:FIFOram|q_b[33]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_jlg1.tdf Line: 1096
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7d01:auto_generated|a_dpfifo_q401:dpfifo|altsyncram_jlg1:FIFOram|q_b[34]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_jlg1.tdf Line: 1128
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7d01:auto_generated|a_dpfifo_q401:dpfifo|altsyncram_jlg1:FIFOram|q_b[35]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_jlg1.tdf Line: 1160
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7d01:auto_generated|a_dpfifo_q401:dpfifo|altsyncram_jlg1:FIFOram|q_b[36]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_jlg1.tdf Line: 1192
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7d01:auto_generated|a_dpfifo_q401:dpfifo|altsyncram_jlg1:FIFOram|q_b[37]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_jlg1.tdf Line: 1224
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7d01:auto_generated|a_dpfifo_q401:dpfifo|altsyncram_jlg1:FIFOram|q_b[38]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_jlg1.tdf Line: 1256
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7d01:auto_generated|a_dpfifo_q401:dpfifo|altsyncram_jlg1:FIFOram|q_b[39]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_jlg1.tdf Line: 1288
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7d01:auto_generated|a_dpfifo_q401:dpfifo|altsyncram_jlg1:FIFOram|q_b[40]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_jlg1.tdf Line: 1320
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7d01:auto_generated|a_dpfifo_q401:dpfifo|altsyncram_jlg1:FIFOram|q_b[41]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_jlg1.tdf Line: 1352
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7d01:auto_generated|a_dpfifo_q401:dpfifo|altsyncram_jlg1:FIFOram|q_b[42]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_jlg1.tdf Line: 1384
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_7d01:auto_generated|a_dpfifo_q401:dpfifo|altsyncram_jlg1:FIFOram|q_b[43]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_jlg1.tdf Line: 1416
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[0]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 39
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[1]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 74
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[2]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 109
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[3]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 144
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[4]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 179
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[5]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 214
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[6]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 249
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[7]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 284
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[8]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 319
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[9]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 354
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[10]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 389
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[11]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 424
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[12]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 459
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[13]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 494
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[14]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 529
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[15]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 564
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[16]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 599
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[17]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 634
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[18]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 669
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[19]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 704
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[20]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 739
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[21]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 774
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[22]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 809
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[23]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 844
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[24]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 879
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[25]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 914
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[26]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 949
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[27]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 984
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[28]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1019
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[29]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1054
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[30]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1089
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[31]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1124
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[44]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1579
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[45]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1614
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[46]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1649
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[47]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1684
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[48]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1719
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[49]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1754
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[50]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1789
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[51]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1824
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[52]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1859
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[53]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1894
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[54]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1929
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[55]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1964
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[56]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1999
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[57]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2034
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[58]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2069
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[59]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2104
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[60]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2139
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[61]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2174
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[62]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2209
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[63]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2244
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[75]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2664
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[76]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2699
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[77]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2734
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[78]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2769
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[79]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2804
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[80]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2839
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[81]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2874
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[82]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2909
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[83]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2944
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[84]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2979
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[85]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3014
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[86]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3049
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[87]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3084
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[88]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3119
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[89]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3154
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[90]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3189
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[91]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3224
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[92]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3259
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[93]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3294
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[94]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3329
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[95]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3364
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[96]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3399
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[97]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3434
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[98]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3469
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[99]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3504
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[100]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3539
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[101]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3574
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[102]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3609
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[103]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3644
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[104]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3679
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[105]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3714
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[106]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3749
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[108]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3819
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[109]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3854
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[111]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3924
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[112]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3959
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[113]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3994
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[114]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 4029
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[115]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 4064
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[116]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 4099
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[117]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 4134
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[118]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 4169
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[119]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 4204
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[120]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 4239
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[121]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 4274
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[122]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 4309
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[123]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 4344
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[124]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 4379
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[125]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 4414
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[126]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 4449
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[127]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 4484
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[0]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 39
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[1]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 74
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[2]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 109
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[3]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 144
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[4]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 179
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[5]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 214
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[6]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 249
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[7]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 284
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[8]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 319
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[9]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 354
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[10]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 389
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[11]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 424
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[12]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 459
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[13]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 494
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[14]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 529
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[15]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 564
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[16]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 599
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[17]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 634
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[18]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 669
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[19]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 704
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[20]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 739
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[21]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 774
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[22]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 809
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[23]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 844
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[24]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 879
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[25]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 914
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[26]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 949
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[27]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 984
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[28]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1019
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[29]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1054
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[30]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1089
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[31]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1124
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[32]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1159
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[33]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1194
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[34]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1229
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[35]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1264
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[36]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1299
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[37]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1334
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[38]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1369
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[39]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1404
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[40]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1439
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[41]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1474
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[42]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1509
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[43]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1544
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[44]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1579
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[45]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1614
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[46]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1649
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[47]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1684
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[48]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1719
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[49]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1754
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[50]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1789
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[51]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1824
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[52]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1859
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[53]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1894
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[54]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1929
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[55]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1964
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[56]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1999
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[57]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2034
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[58]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2069
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[59]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2104
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[60]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2139
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[61]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2174
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[62]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2209
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[63]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2244
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[64]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2279
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[65]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2314
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[66]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2349
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[67]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2384
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[68]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2419
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[69]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2454
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[70]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2489
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[71]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2524
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[72]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2559
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[73]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2594
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[74]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2629
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[75]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2664
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[76]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2699
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[77]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2734
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[78]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2769
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[79]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2804
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[80]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2839
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[81]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2874
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[82]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2909
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[83]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2944
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[84]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 2979
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[85]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3014
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[86]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3049
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[87]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3084
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[88]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3119
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[89]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3154
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[90]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3189
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[91]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3224
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[92]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3259
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[93]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3294
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[94]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3329
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[95]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3364
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[96]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3399
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[97]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3434
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[98]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3469
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[99]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3504
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[100]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3539
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[101]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3574
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[102]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3609
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[103]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3644
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[104]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3679
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[105]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3714
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[106]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3749
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[107]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3784
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[108]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3819
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[109]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3854
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[110]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3889
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[111]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3924
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[112]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3959
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[113]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 3994
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[114]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 4029
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[115]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 4064
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[116]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 4099
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[117]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 4134
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[118]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 4169
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[119]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 4204
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[120]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 4239
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[121]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 4274
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[122]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 4309
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[123]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 4344
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[124]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 4379
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[125]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 4414
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[126]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 4449
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[127]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 4484
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[33]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1194
        Warning (14320): Synthesized away node "dma:u0|dma_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_ddc1:auto_generated|q_b[32]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/altsyncram_ddc1.tdf Line: 1159
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12130): Elaborated megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9401.tdf
    Info (12023): Found entity 1: mult_9401 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/mult_9401.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "dma:u0|dma_nios2_gen2_0:nios2_gen2_0|dma_nios2_gen2_0_cpu:cpu|dma_nios2_gen2_0_cpu_mult_cell:the_dma_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf
    Info (12023): Found entity 1: mult_9b01 File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/db/mult_9b01.tdf Line: 29
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Embedded Processor Encrypted output" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): Nios II Processor will be deactivated when the evaluation time expires.
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "GSENSOR_SDI" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 108
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[11]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 115
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 122
Info (13000): Registers with preset signals will power-up high File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/dma/synthesis/submodules/altera_merlin_master_agent.sv Line: 239
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 47
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 47
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 48
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 49
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 50
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 51
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 53
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 54
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 55
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 56
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 61
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 61
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 61
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 61
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 61
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 61
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 61
    Warning (13410): Pin "HEX0[7]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 61
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 64
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 64
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 64
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 64
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 64
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 64
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 64
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 64
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 67
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 67
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 67
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 67
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 67
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 67
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 67
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 67
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 70
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 70
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 70
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 70
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 70
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 70
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 70
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 70
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 76
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 76
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 76
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 76
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 76
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 76
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 76
    Warning (13410): Pin "HEX5[7]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 76
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 86
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 96
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 96
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 96
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 96
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 97
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 97
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 97
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 97
    Warning (13410): Pin "VGA_HS" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 98
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 99
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 99
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 99
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 99
    Warning (13410): Pin "VGA_VS" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 100
    Warning (13410): Pin "GSENSOR_CS_N" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 105
    Warning (13410): Pin "GSENSOR_SCLK" is stuck at GND File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 107
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 135 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/ailen/Desktop/licenta/Nios_msgDMA/output_files/DMA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 33
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 41
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 81
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 81
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 91
    Warning (15610): No output dependent on input pin "GSENSOR_INT[1]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 106
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]" File: C:/Users/ailen/Desktop/licenta/Nios_msgDMA/DE10_LITE_Golden_Top.v Line: 106
Info (21057): Implemented 5893 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 98 output pins
    Info (21060): Implemented 71 bidirectional pins
    Info (21061): Implemented 5313 logic cells
    Info (21064): Implemented 384 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 469 warnings
    Info: Peak virtual memory: 5024 megabytes
    Info: Processing ended: Sun Apr 30 16:58:38 2023
    Info: Elapsed time: 00:00:53
    Info: Total CPU time (on all processors): 00:01:12


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ailen/Desktop/licenta/Nios_msgDMA/output_files/DMA.map.smsg.


