;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <0, @2
	SPL 0, 690
	SPL 0, 690
	SUB #0, -40
	SUB 30, 9
	CMP @-127, 100
	SUB 210, 0
	ADD #270, 90
	SUB 1, <-1
	MOV -1, <-20
	MOV -1, -20
	SUB -100, 0
	SUB <0, @2
	SUB <0, @2
	SUB @-127, 100
	SUB @-127, 100
	DJN -7, @-20
	ADD @30, 9
	ADD 30, 9
	SLT 121, 0
	SUB @121, 106
	SUB @121, 106
	SUB 30, 9
	SUB 30, 9
	ADD @-127, 100
	SUB <0, @2
	SUB 1, <-1
	ADD 30, 9
	CMP 0, @0
	SUB 12, @10
	CMP 0, @0
	CMP 0, @0
	CMP 12, @10
	CMP @121, 103
	CMP @121, 103
	SUB <0, @2
	SLT -1, <-0
	SPL 0, <402
	SUB 121, 101
	DAT #127, #-876
	DAT #127, #-876
	CMP #12, @0
	DJN -1, @-20
	SPL 0, <402
	SPL 0, <402
	CMP #12, @0
	SPL 1, @-1
	SUB <0, @2
	SUB <0, @2
