#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec  9 20:13:42 2019
# Process ID: 16692
# Current directory: E:/Git/VHDL/FIFO/VHDL-Blocks
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4872 E:\Git\VHDL\FIFO\VHDL-Blocks\FIFO.xpr
# Log file: E:/Git/VHDL/FIFO/VHDL-Blocks/vivado.log
# Journal file: E:/Git/VHDL/FIFO/VHDL-Blocks\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Git/VHDL/FIFO/VHDL-Blocks/FIFO.xpr
INFO: [Project 1-313] Project file moved from 'E:/Git/VHDL/FIFO' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 786.598 ; gain = 41.941
update_compile_order -fileset sources_1
update_ip_catalog
update_ip_catalog
close [ open E:/Git/VHDL/FIFO/VHDL-Blocks/FIFO.srcs/sources_1/new/status_signal.vhd w ]
add_files E:/Git/VHDL/FIFO/VHDL-Blocks/FIFO.srcs/sources_1/new/status_signal.vhd
update_compile_order -fileset sources_1
close [ open E:/Git/VHDL/FIFO/VHDL-Blocks/FIFO.srcs/sources_1/new/memory_array.vhd w ]
add_files E:/Git/VHDL/FIFO/VHDL-Blocks/FIFO.srcs/sources_1/new/memory_array.vhd
update_compile_order -fileset sources_1
close [ open E:/Git/VHDL/FIFO/VHDL-Blocks/FIFO.srcs/sources_1/new/FIFO.vhd w ]
add_files E:/Git/VHDL/FIFO/VHDL-Blocks/FIFO.srcs/sources_1/new/FIFO.vhd
update_compile_order -fileset sources_1
set_property top FIFO [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  9 20:42:28 2019...
