/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [11:0] _01_;
  wire [18:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [26:0] celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [6:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_23z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [10:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire [9:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_50z;
  wire celloutsig_0_55z;
  wire [2:0] celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [14:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire [7:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_47z = ~((celloutsig_0_9z[0] | celloutsig_0_11z) & celloutsig_0_15z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | in_data[110]) & in_data[186]);
  assign celloutsig_1_7z = ~((in_data[101] | celloutsig_1_0z) & celloutsig_1_3z[5]);
  assign celloutsig_1_0z = in_data[108] | in_data[186];
  assign celloutsig_1_9z = celloutsig_1_8z[0] | celloutsig_1_2z;
  assign celloutsig_0_1z = in_data[16] | celloutsig_0_0z[7];
  reg [11:0] _08_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _08_ <= 12'h000;
    else _08_ <= { celloutsig_0_8z[4:1], celloutsig_0_9z, celloutsig_0_5z };
  assign { _01_[11:7], _00_, _01_[5:0] } = _08_;
  assign celloutsig_0_0z = in_data[83:65] / { 1'h1, in_data[58:41] };
  assign celloutsig_0_37z = celloutsig_0_2z[11:1] / { 1'h1, celloutsig_0_23z[2:0], celloutsig_0_20z };
  assign celloutsig_1_19z = celloutsig_1_3z[3:1] / { 1'h1, celloutsig_1_8z[1:0] };
  assign celloutsig_0_16z = { celloutsig_0_9z[5:0], celloutsig_0_3z } / { 1'h1, celloutsig_0_7z[8:3] };
  assign celloutsig_0_3z = { celloutsig_0_0z[18:14], celloutsig_0_1z, celloutsig_0_1z } == celloutsig_0_2z[10:4];
  assign celloutsig_0_15z = { celloutsig_0_12z[25:22], celloutsig_0_3z } == { celloutsig_0_8z[4:1], celloutsig_0_1z };
  assign celloutsig_0_5z = { celloutsig_0_0z[16:14], celloutsig_0_1z } >= { in_data[72:70], celloutsig_0_1z };
  assign celloutsig_0_55z = celloutsig_0_2z[9:5] >= { celloutsig_0_37z[4:2], celloutsig_0_44z, celloutsig_0_47z };
  assign celloutsig_1_2z = { in_data[102:100], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } >= { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_11z = celloutsig_0_4z[4:1] >= in_data[79:76];
  assign celloutsig_1_4z = ! celloutsig_1_3z[6:4];
  assign celloutsig_0_6z = ! celloutsig_0_4z[8:6];
  assign celloutsig_0_30z = ! celloutsig_0_20z[5:0];
  assign celloutsig_1_8z = celloutsig_1_3z[6:4] % { 1'h1, celloutsig_1_3z[8], celloutsig_1_1z };
  assign celloutsig_0_2z = in_data[18:7] % { 1'h1, celloutsig_0_0z[11:2], celloutsig_0_1z };
  assign celloutsig_1_3z = { in_data[190:186], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z } * in_data[122:112];
  assign celloutsig_1_10z = { in_data[145:139], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z } | { celloutsig_1_3z[10:5], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_8z = celloutsig_0_2z[11:6] | { celloutsig_0_7z[4:0], celloutsig_0_5z };
  assign celloutsig_0_44z = | { celloutsig_0_20z[5:2], celloutsig_0_5z };
  assign celloutsig_1_13z = | { in_data[145:131], celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_1_18z = | { celloutsig_1_15z[3:0], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_4z = celloutsig_0_0z[17:8] <<< { celloutsig_0_0z[15:7], celloutsig_0_3z };
  assign celloutsig_0_50z = { _01_[9:7], celloutsig_0_11z, celloutsig_0_30z } <<< { celloutsig_0_16z[4:1], celloutsig_0_5z };
  assign celloutsig_0_56z = celloutsig_0_50z[2:0] <<< celloutsig_0_23z[2:0];
  assign celloutsig_0_9z = in_data[67:61] <<< { celloutsig_0_7z[9:4], celloutsig_0_6z };
  assign celloutsig_0_12z = in_data[83:57] <<< { celloutsig_0_4z[7:0], celloutsig_0_0z };
  assign celloutsig_0_19z = celloutsig_0_7z[6:4] <<< in_data[18:16];
  assign celloutsig_0_7z = celloutsig_0_0z[18:9] >>> { celloutsig_0_2z[9:1], celloutsig_0_1z };
  assign celloutsig_1_15z = { celloutsig_1_10z[9:5], celloutsig_1_6z } - { celloutsig_1_10z[2:0], celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_0_23z = { celloutsig_0_19z, celloutsig_0_5z } - celloutsig_0_7z[3:0];
  always_latch
    if (clkin_data[32]) celloutsig_1_6z = 3'h0;
    else if (!clkin_data[96]) celloutsig_1_6z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_20z = 7'h00;
    else if (!clkin_data[64]) celloutsig_0_20z = { _01_[5:0], celloutsig_0_5z };
  assign _01_[6] = _00_;
  assign { out_data[128], out_data[98:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
