

================================================================
== Vitis HLS Report for 'nn_inference_Pipeline_col2'
================================================================
* Date:           Tue Nov 25 19:16:02 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        FPGAI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  24.900 ns|     0.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       45|       45|  1.350 us|  1.350 us|   45|   45|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- col     |       43|       43|        35|          1|          1|    10|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 35


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 1
  Pipeline-0 : II = 1, D = 35, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 38 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%temp_output2_0_load_16_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_16"   --->   Operation 39 'read' 'temp_output2_0_load_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%temp_output2_0_load_15_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_15"   --->   Operation 40 'read' 'temp_output2_0_load_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%temp_output2_0_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_14"   --->   Operation 41 'read' 'temp_output2_0_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%temp_output2_0_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_13"   --->   Operation 42 'read' 'temp_output2_0_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%temp_output2_0_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_12"   --->   Operation 43 'read' 'temp_output2_0_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%temp_output2_0_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_11"   --->   Operation 44 'read' 'temp_output2_0_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%temp_output2_0_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_10"   --->   Operation 45 'read' 'temp_output2_0_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%temp_output2_0_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_9"   --->   Operation 46 'read' 'temp_output2_0_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%temp_output2_0_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_8"   --->   Operation 47 'read' 'temp_output2_0_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%temp_output2_0_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_7"   --->   Operation 48 'read' 'temp_output2_0_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%temp_output2_0_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_6"   --->   Operation 49 'read' 'temp_output2_0_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%temp_output2_0_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_5"   --->   Operation 50 'read' 'temp_output2_0_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%temp_output2_0_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_4"   --->   Operation 51 'read' 'temp_output2_0_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%temp_output2_0_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_3"   --->   Operation 52 'read' 'temp_output2_0_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%temp_output2_0_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_2"   --->   Operation 53 'read' 'temp_output2_0_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%temp_output2_0_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_1"   --->   Operation 54 'read' 'temp_output2_0_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13hw_act_layer2PA16_fS0_.exit"   --->   Operation 56 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%j_1 = load i4 %j" [FPGA_AI/src/hls/matmul.cpp:45]   --->   Operation 57 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 58 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.30ns)   --->   "%icmp_ln45 = icmp_eq  i4 %j_1, i4 10" [FPGA_AI/src/hls/matmul.cpp:45]   --->   Operation 59 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 60 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.73ns)   --->   "%add_ln45 = add i4 %j_1, i4 1" [FPGA_AI/src/hls/matmul.cpp:45]   --->   Operation 61 'add' 'add_ln45' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %.split4, void %_Z11hwmm_layer3PA16_fPA10_KfPA10_f.exit.preheader.exitStub" [FPGA_AI/src/hls/matmul.cpp:45]   --->   Operation 62 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%j_1_cast = zext i4 %j_1" [FPGA_AI/src/hls/matmul.cpp:45]   --->   Operation 63 'zext' 'j_1_cast' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%layer3_weights_0_addr = getelementptr i32 %layer3_weights_0, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 64 'getelementptr' 'layer3_weights_0_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (2.32ns)   --->   "%layer3_weights_0_load = load i4 %layer3_weights_0_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 65 'load' 'layer3_weights_0_load' <Predicate = (!icmp_ln45)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_1 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln45 = store i4 %add_ln45, i4 %j" [FPGA_AI/src/hls/matmul.cpp:45]   --->   Operation 66 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 14.7>
ST_2 : Operation 67 [1/2] (2.32ns)   --->   "%layer3_weights_0_load = load i4 %layer3_weights_0_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 67 'load' 'layer3_weights_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_2 : Operation 68 [2/2] (12.3ns)   --->   "%mul_i1 = fmul i32 %temp_output2_0_load_1_read, i32 %layer3_weights_0_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 68 'fmul' 'mul_i1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 12.3>
ST_3 : Operation 69 [1/2] (12.3ns)   --->   "%mul_i1 = fmul i32 %temp_output2_0_load_1_read, i32 %layer3_weights_0_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 69 'fmul' 'mul_i1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%layer3_weights_1_addr = getelementptr i32 %layer3_weights_1, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 70 'getelementptr' 'layer3_weights_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [2/2] (2.32ns)   --->   "%layer3_weights_1_load = load i4 %layer3_weights_1_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 71 'load' 'layer3_weights_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 4 <SV = 3> <Delay = 22.5>
ST_4 : Operation 72 [2/2] (22.5ns)   --->   "%sum_3 = fadd i32 %mul_i1, i32 0" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 72 'fadd' 'sum_3' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/2] (2.32ns)   --->   "%layer3_weights_1_load = load i4 %layer3_weights_1_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 73 'load' 'layer3_weights_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_4 : Operation 74 [2/2] (12.3ns)   --->   "%mul_i1_1 = fmul i32 %temp_output2_0_load_2_read, i32 %layer3_weights_1_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 74 'fmul' 'mul_i1_1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 22.5>
ST_5 : Operation 75 [1/2] (22.5ns)   --->   "%sum_3 = fadd i32 %mul_i1, i32 0" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 75 'fadd' 'sum_3' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/2] (12.3ns)   --->   "%mul_i1_1 = fmul i32 %temp_output2_0_load_2_read, i32 %layer3_weights_1_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 76 'fmul' 'mul_i1_1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%layer3_weights_2_addr = getelementptr i32 %layer3_weights_2, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 77 'getelementptr' 'layer3_weights_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [2/2] (2.32ns)   --->   "%layer3_weights_2_load = load i4 %layer3_weights_2_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 78 'load' 'layer3_weights_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 6 <SV = 5> <Delay = 22.5>
ST_6 : Operation 79 [2/2] (22.5ns)   --->   "%sum_3_1 = fadd i32 %sum_3, i32 %mul_i1_1" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 79 'fadd' 'sum_3_1' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/2] (2.32ns)   --->   "%layer3_weights_2_load = load i4 %layer3_weights_2_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 80 'load' 'layer3_weights_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_6 : Operation 81 [2/2] (12.3ns)   --->   "%mul_i1_2 = fmul i32 %temp_output2_0_load_3_read, i32 %layer3_weights_2_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 81 'fmul' 'mul_i1_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 22.5>
ST_7 : Operation 82 [1/2] (22.5ns)   --->   "%sum_3_1 = fadd i32 %sum_3, i32 %mul_i1_1" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 82 'fadd' 'sum_3_1' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/2] (12.3ns)   --->   "%mul_i1_2 = fmul i32 %temp_output2_0_load_3_read, i32 %layer3_weights_2_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 83 'fmul' 'mul_i1_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%layer3_weights_3_addr = getelementptr i32 %layer3_weights_3, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 84 'getelementptr' 'layer3_weights_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [2/2] (2.32ns)   --->   "%layer3_weights_3_load = load i4 %layer3_weights_3_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 85 'load' 'layer3_weights_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 8 <SV = 7> <Delay = 22.5>
ST_8 : Operation 86 [2/2] (22.5ns)   --->   "%sum_3_2 = fadd i32 %sum_3_1, i32 %mul_i1_2" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 86 'fadd' 'sum_3_2' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/2] (2.32ns)   --->   "%layer3_weights_3_load = load i4 %layer3_weights_3_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 87 'load' 'layer3_weights_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_8 : Operation 88 [2/2] (12.3ns)   --->   "%mul_i1_3 = fmul i32 %temp_output2_0_load_4_read, i32 %layer3_weights_3_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 88 'fmul' 'mul_i1_3' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 22.5>
ST_9 : Operation 89 [1/2] (22.5ns)   --->   "%sum_3_2 = fadd i32 %sum_3_1, i32 %mul_i1_2" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 89 'fadd' 'sum_3_2' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/2] (12.3ns)   --->   "%mul_i1_3 = fmul i32 %temp_output2_0_load_4_read, i32 %layer3_weights_3_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 90 'fmul' 'mul_i1_3' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%layer3_weights_4_addr = getelementptr i32 %layer3_weights_4, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 91 'getelementptr' 'layer3_weights_4_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [2/2] (2.32ns)   --->   "%layer3_weights_4_load = load i4 %layer3_weights_4_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 92 'load' 'layer3_weights_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 10 <SV = 9> <Delay = 22.5>
ST_10 : Operation 93 [2/2] (22.5ns)   --->   "%sum_3_3 = fadd i32 %sum_3_2, i32 %mul_i1_3" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 93 'fadd' 'sum_3_3' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/2] (2.32ns)   --->   "%layer3_weights_4_load = load i4 %layer3_weights_4_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 94 'load' 'layer3_weights_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_10 : Operation 95 [2/2] (12.3ns)   --->   "%mul_i1_4 = fmul i32 %temp_output2_0_load_5_read, i32 %layer3_weights_4_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 95 'fmul' 'mul_i1_4' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 22.5>
ST_11 : Operation 96 [1/2] (22.5ns)   --->   "%sum_3_3 = fadd i32 %sum_3_2, i32 %mul_i1_3" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 96 'fadd' 'sum_3_3' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/2] (12.3ns)   --->   "%mul_i1_4 = fmul i32 %temp_output2_0_load_5_read, i32 %layer3_weights_4_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 97 'fmul' 'mul_i1_4' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%layer3_weights_5_addr = getelementptr i32 %layer3_weights_5, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 98 'getelementptr' 'layer3_weights_5_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [2/2] (2.32ns)   --->   "%layer3_weights_5_load = load i4 %layer3_weights_5_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 99 'load' 'layer3_weights_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 12 <SV = 11> <Delay = 22.5>
ST_12 : Operation 100 [2/2] (22.5ns)   --->   "%sum_3_4 = fadd i32 %sum_3_3, i32 %mul_i1_4" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 100 'fadd' 'sum_3_4' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/2] (2.32ns)   --->   "%layer3_weights_5_load = load i4 %layer3_weights_5_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 101 'load' 'layer3_weights_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_12 : Operation 102 [2/2] (12.3ns)   --->   "%mul_i1_5 = fmul i32 %temp_output2_0_load_6_read, i32 %layer3_weights_5_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 102 'fmul' 'mul_i1_5' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 22.5>
ST_13 : Operation 103 [1/2] (22.5ns)   --->   "%sum_3_4 = fadd i32 %sum_3_3, i32 %mul_i1_4" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 103 'fadd' 'sum_3_4' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [1/2] (12.3ns)   --->   "%mul_i1_5 = fmul i32 %temp_output2_0_load_6_read, i32 %layer3_weights_5_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 104 'fmul' 'mul_i1_5' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%layer3_weights_6_addr = getelementptr i32 %layer3_weights_6, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 105 'getelementptr' 'layer3_weights_6_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 106 [2/2] (2.32ns)   --->   "%layer3_weights_6_load = load i4 %layer3_weights_6_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 106 'load' 'layer3_weights_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 14 <SV = 13> <Delay = 22.5>
ST_14 : Operation 107 [2/2] (22.5ns)   --->   "%sum_3_5 = fadd i32 %sum_3_4, i32 %mul_i1_5" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 107 'fadd' 'sum_3_5' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 108 [1/2] (2.32ns)   --->   "%layer3_weights_6_load = load i4 %layer3_weights_6_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 108 'load' 'layer3_weights_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_14 : Operation 109 [2/2] (12.3ns)   --->   "%mul_i1_6 = fmul i32 %temp_output2_0_load_7_read, i32 %layer3_weights_6_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 109 'fmul' 'mul_i1_6' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 22.5>
ST_15 : Operation 110 [1/2] (22.5ns)   --->   "%sum_3_5 = fadd i32 %sum_3_4, i32 %mul_i1_5" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 110 'fadd' 'sum_3_5' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 111 [1/2] (12.3ns)   --->   "%mul_i1_6 = fmul i32 %temp_output2_0_load_7_read, i32 %layer3_weights_6_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 111 'fmul' 'mul_i1_6' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%layer3_weights_7_addr = getelementptr i32 %layer3_weights_7, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 112 'getelementptr' 'layer3_weights_7_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 113 [2/2] (2.32ns)   --->   "%layer3_weights_7_load = load i4 %layer3_weights_7_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 113 'load' 'layer3_weights_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 16 <SV = 15> <Delay = 22.5>
ST_16 : Operation 114 [2/2] (22.5ns)   --->   "%sum_3_6 = fadd i32 %sum_3_5, i32 %mul_i1_6" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 114 'fadd' 'sum_3_6' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 115 [1/2] (2.32ns)   --->   "%layer3_weights_7_load = load i4 %layer3_weights_7_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 115 'load' 'layer3_weights_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_16 : Operation 116 [2/2] (12.3ns)   --->   "%mul_i1_7 = fmul i32 %temp_output2_0_load_8_read, i32 %layer3_weights_7_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 116 'fmul' 'mul_i1_7' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 22.5>
ST_17 : Operation 117 [1/2] (22.5ns)   --->   "%sum_3_6 = fadd i32 %sum_3_5, i32 %mul_i1_6" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 117 'fadd' 'sum_3_6' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 118 [1/2] (12.3ns)   --->   "%mul_i1_7 = fmul i32 %temp_output2_0_load_8_read, i32 %layer3_weights_7_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 118 'fmul' 'mul_i1_7' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%layer3_weights_8_addr = getelementptr i32 %layer3_weights_8, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 119 'getelementptr' 'layer3_weights_8_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 120 [2/2] (2.32ns)   --->   "%layer3_weights_8_load = load i4 %layer3_weights_8_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 120 'load' 'layer3_weights_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 18 <SV = 17> <Delay = 22.5>
ST_18 : Operation 121 [2/2] (22.5ns)   --->   "%sum_3_7 = fadd i32 %sum_3_6, i32 %mul_i1_7" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 121 'fadd' 'sum_3_7' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 122 [1/2] (2.32ns)   --->   "%layer3_weights_8_load = load i4 %layer3_weights_8_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 122 'load' 'layer3_weights_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_18 : Operation 123 [2/2] (12.3ns)   --->   "%mul_i1_8 = fmul i32 %temp_output2_0_load_9_read, i32 %layer3_weights_8_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 123 'fmul' 'mul_i1_8' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 22.5>
ST_19 : Operation 124 [1/2] (22.5ns)   --->   "%sum_3_7 = fadd i32 %sum_3_6, i32 %mul_i1_7" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 124 'fadd' 'sum_3_7' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 125 [1/2] (12.3ns)   --->   "%mul_i1_8 = fmul i32 %temp_output2_0_load_9_read, i32 %layer3_weights_8_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 125 'fmul' 'mul_i1_8' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "%layer3_weights_9_addr = getelementptr i32 %layer3_weights_9, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 126 'getelementptr' 'layer3_weights_9_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 127 [2/2] (2.32ns)   --->   "%layer3_weights_9_load = load i4 %layer3_weights_9_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 127 'load' 'layer3_weights_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 20 <SV = 19> <Delay = 22.5>
ST_20 : Operation 128 [2/2] (22.5ns)   --->   "%sum_3_8 = fadd i32 %sum_3_7, i32 %mul_i1_8" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 128 'fadd' 'sum_3_8' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 129 [1/2] (2.32ns)   --->   "%layer3_weights_9_load = load i4 %layer3_weights_9_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 129 'load' 'layer3_weights_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_20 : Operation 130 [2/2] (12.3ns)   --->   "%mul_i1_9 = fmul i32 %temp_output2_0_load_10_read, i32 %layer3_weights_9_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 130 'fmul' 'mul_i1_9' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 22.5>
ST_21 : Operation 131 [1/2] (22.5ns)   --->   "%sum_3_8 = fadd i32 %sum_3_7, i32 %mul_i1_8" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 131 'fadd' 'sum_3_8' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 132 [1/2] (12.3ns)   --->   "%mul_i1_9 = fmul i32 %temp_output2_0_load_10_read, i32 %layer3_weights_9_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 132 'fmul' 'mul_i1_9' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%layer3_weights_10_addr = getelementptr i32 %layer3_weights_10, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 133 'getelementptr' 'layer3_weights_10_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 134 [2/2] (2.32ns)   --->   "%layer3_weights_10_load = load i4 %layer3_weights_10_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 134 'load' 'layer3_weights_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 22 <SV = 21> <Delay = 22.5>
ST_22 : Operation 135 [2/2] (22.5ns)   --->   "%sum_3_9 = fadd i32 %sum_3_8, i32 %mul_i1_9" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 135 'fadd' 'sum_3_9' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 136 [1/2] (2.32ns)   --->   "%layer3_weights_10_load = load i4 %layer3_weights_10_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 136 'load' 'layer3_weights_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_22 : Operation 137 [2/2] (12.3ns)   --->   "%mul_i1_s = fmul i32 %temp_output2_0_load_11_read, i32 %layer3_weights_10_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 137 'fmul' 'mul_i1_s' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 22.5>
ST_23 : Operation 138 [1/2] (22.5ns)   --->   "%sum_3_9 = fadd i32 %sum_3_8, i32 %mul_i1_9" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 138 'fadd' 'sum_3_9' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 139 [1/2] (12.3ns)   --->   "%mul_i1_s = fmul i32 %temp_output2_0_load_11_read, i32 %layer3_weights_10_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 139 'fmul' 'mul_i1_s' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 140 [1/1] (0.00ns)   --->   "%layer3_weights_11_addr = getelementptr i32 %layer3_weights_11, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 140 'getelementptr' 'layer3_weights_11_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 141 [2/2] (2.32ns)   --->   "%layer3_weights_11_load = load i4 %layer3_weights_11_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 141 'load' 'layer3_weights_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 24 <SV = 23> <Delay = 22.5>
ST_24 : Operation 142 [2/2] (22.5ns)   --->   "%sum_3_s = fadd i32 %sum_3_9, i32 %mul_i1_s" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 142 'fadd' 'sum_3_s' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 143 [1/2] (2.32ns)   --->   "%layer3_weights_11_load = load i4 %layer3_weights_11_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 143 'load' 'layer3_weights_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_24 : Operation 144 [2/2] (12.3ns)   --->   "%mul_i1_10 = fmul i32 %temp_output2_0_load_12_read, i32 %layer3_weights_11_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 144 'fmul' 'mul_i1_10' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 22.5>
ST_25 : Operation 145 [1/2] (22.5ns)   --->   "%sum_3_s = fadd i32 %sum_3_9, i32 %mul_i1_s" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 145 'fadd' 'sum_3_s' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 146 [1/2] (12.3ns)   --->   "%mul_i1_10 = fmul i32 %temp_output2_0_load_12_read, i32 %layer3_weights_11_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 146 'fmul' 'mul_i1_10' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 147 [1/1] (0.00ns)   --->   "%layer3_weights_12_addr = getelementptr i32 %layer3_weights_12, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 147 'getelementptr' 'layer3_weights_12_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 148 [2/2] (2.32ns)   --->   "%layer3_weights_12_load = load i4 %layer3_weights_12_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 148 'load' 'layer3_weights_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 26 <SV = 25> <Delay = 22.5>
ST_26 : Operation 149 [2/2] (22.5ns)   --->   "%sum_3_10 = fadd i32 %sum_3_s, i32 %mul_i1_10" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 149 'fadd' 'sum_3_10' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 150 [1/2] (2.32ns)   --->   "%layer3_weights_12_load = load i4 %layer3_weights_12_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 150 'load' 'layer3_weights_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_26 : Operation 151 [2/2] (12.3ns)   --->   "%mul_i1_11 = fmul i32 %temp_output2_0_load_13_read, i32 %layer3_weights_12_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 151 'fmul' 'mul_i1_11' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 22.5>
ST_27 : Operation 152 [1/2] (22.5ns)   --->   "%sum_3_10 = fadd i32 %sum_3_s, i32 %mul_i1_10" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 152 'fadd' 'sum_3_10' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 153 [1/2] (12.3ns)   --->   "%mul_i1_11 = fmul i32 %temp_output2_0_load_13_read, i32 %layer3_weights_12_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 153 'fmul' 'mul_i1_11' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 154 [1/1] (0.00ns)   --->   "%layer3_weights_13_addr = getelementptr i32 %layer3_weights_13, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 154 'getelementptr' 'layer3_weights_13_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 155 [2/2] (2.32ns)   --->   "%layer3_weights_13_load = load i4 %layer3_weights_13_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 155 'load' 'layer3_weights_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 28 <SV = 27> <Delay = 22.5>
ST_28 : Operation 156 [2/2] (22.5ns)   --->   "%sum_3_11 = fadd i32 %sum_3_10, i32 %mul_i1_11" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 156 'fadd' 'sum_3_11' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 157 [1/2] (2.32ns)   --->   "%layer3_weights_13_load = load i4 %layer3_weights_13_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 157 'load' 'layer3_weights_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_28 : Operation 158 [2/2] (12.3ns)   --->   "%mul_i1_12 = fmul i32 %temp_output2_0_load_14_read, i32 %layer3_weights_13_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 158 'fmul' 'mul_i1_12' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 22.5>
ST_29 : Operation 159 [1/2] (22.5ns)   --->   "%sum_3_11 = fadd i32 %sum_3_10, i32 %mul_i1_11" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 159 'fadd' 'sum_3_11' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 160 [1/2] (12.3ns)   --->   "%mul_i1_12 = fmul i32 %temp_output2_0_load_14_read, i32 %layer3_weights_13_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 160 'fmul' 'mul_i1_12' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 161 [1/1] (0.00ns)   --->   "%layer3_weights_14_addr = getelementptr i32 %layer3_weights_14, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 161 'getelementptr' 'layer3_weights_14_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 162 [2/2] (2.32ns)   --->   "%layer3_weights_14_load = load i4 %layer3_weights_14_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 162 'load' 'layer3_weights_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 30 <SV = 29> <Delay = 22.5>
ST_30 : Operation 163 [2/2] (22.5ns)   --->   "%sum_3_12 = fadd i32 %sum_3_11, i32 %mul_i1_12" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 163 'fadd' 'sum_3_12' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 164 [1/2] (2.32ns)   --->   "%layer3_weights_14_load = load i4 %layer3_weights_14_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 164 'load' 'layer3_weights_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_30 : Operation 165 [2/2] (12.3ns)   --->   "%mul_i1_13 = fmul i32 %temp_output2_0_load_15_read, i32 %layer3_weights_14_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 165 'fmul' 'mul_i1_13' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 22.5>
ST_31 : Operation 166 [1/2] (22.5ns)   --->   "%sum_3_12 = fadd i32 %sum_3_11, i32 %mul_i1_12" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 166 'fadd' 'sum_3_12' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 167 [1/2] (12.3ns)   --->   "%mul_i1_13 = fmul i32 %temp_output2_0_load_15_read, i32 %layer3_weights_14_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 167 'fmul' 'mul_i1_13' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 168 [1/1] (0.00ns)   --->   "%layer3_weights_15_addr = getelementptr i32 %layer3_weights_15, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 168 'getelementptr' 'layer3_weights_15_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 169 [2/2] (2.32ns)   --->   "%layer3_weights_15_load = load i4 %layer3_weights_15_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 169 'load' 'layer3_weights_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 32 <SV = 31> <Delay = 22.5>
ST_32 : Operation 170 [2/2] (22.5ns)   --->   "%sum_3_13 = fadd i32 %sum_3_12, i32 %mul_i1_13" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 170 'fadd' 'sum_3_13' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 171 [1/2] (2.32ns)   --->   "%layer3_weights_15_load = load i4 %layer3_weights_15_addr" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 171 'load' 'layer3_weights_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_32 : Operation 172 [2/2] (12.3ns)   --->   "%mul_i1_14 = fmul i32 %temp_output2_0_load_16_read, i32 %layer3_weights_15_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 172 'fmul' 'mul_i1_14' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 22.5>
ST_33 : Operation 173 [1/2] (22.5ns)   --->   "%sum_3_13 = fadd i32 %sum_3_12, i32 %mul_i1_13" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 173 'fadd' 'sum_3_13' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 174 [1/2] (12.3ns)   --->   "%mul_i1_14 = fmul i32 %temp_output2_0_load_16_read, i32 %layer3_weights_15_load" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 174 'fmul' 'mul_i1_14' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 22.5>
ST_34 : Operation 175 [2/2] (22.5ns)   --->   "%sum_3_14 = fadd i32 %sum_3_13, i32 %mul_i1_14" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 175 'fadd' 'sum_3_14' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 181 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 181 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 35 <SV = 34> <Delay = 24.9>
ST_35 : Operation 176 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [FPGA_AI/src/hls/matmul.cpp:47]   --->   Operation 176 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 177 [1/2] (22.5ns)   --->   "%sum_3_14 = fadd i32 %sum_3_13, i32 %mul_i1_14" [FPGA_AI/src/hls/matmul.cpp:51]   --->   Operation 177 'fadd' 'sum_3_14' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 178 [1/1] (0.00ns)   --->   "%temp_output3_0_addr = getelementptr i32 %temp_output3_0, i64 0, i64 %j_1_cast" [FPGA_AI/src/hls/matmul.cpp:53]   --->   Operation 178 'getelementptr' 'temp_output3_0_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 179 [1/1] (2.32ns)   --->   "%store_ln53 = store i32 %sum_3_14, i4 %temp_output3_0_addr" [FPGA_AI/src/hls/matmul.cpp:53]   --->   Operation 179 'store' 'store_ln53' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_35 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13hw_act_layer2PA16_fS0_.exit"   --->   Operation 180 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30ns, clock uncertainty: 0.2ns.

 <State 1>: 3.32ns
The critical path consists of the following:
	'alloca' operation ('j') [34]  (0 ns)
	'load' operation ('j', FPGA_AI/src/hls/matmul.cpp:45) on local variable 'j' [54]  (0 ns)
	'add' operation ('add_ln45', FPGA_AI/src/hls/matmul.cpp:45) [58]  (1.74 ns)
	'store' operation ('store_ln45', FPGA_AI/src/hls/matmul.cpp:45) of variable 'add_ln45', FPGA_AI/src/hls/matmul.cpp:45 on local variable 'j' [129]  (1.59 ns)

 <State 2>: 14.7ns
The critical path consists of the following:
	'load' operation ('layer3_weights_0_load', FPGA_AI/src/hls/matmul.cpp:51) on array 'layer3_weights_0' [64]  (2.32 ns)
	'fmul' operation ('mul_i1', FPGA_AI/src/hls/matmul.cpp:51) [65]  (12.4 ns)

 <State 3>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul_i1', FPGA_AI/src/hls/matmul.cpp:51) [65]  (12.4 ns)

 <State 4>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_3', FPGA_AI/src/hls/matmul.cpp:51) [66]  (22.6 ns)

 <State 5>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_3', FPGA_AI/src/hls/matmul.cpp:51) [66]  (22.6 ns)

 <State 6>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_3_1', FPGA_AI/src/hls/matmul.cpp:51) [70]  (22.6 ns)

 <State 7>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_3_1', FPGA_AI/src/hls/matmul.cpp:51) [70]  (22.6 ns)

 <State 8>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_3_2', FPGA_AI/src/hls/matmul.cpp:51) [74]  (22.6 ns)

 <State 9>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_3_2', FPGA_AI/src/hls/matmul.cpp:51) [74]  (22.6 ns)

 <State 10>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_3_3', FPGA_AI/src/hls/matmul.cpp:51) [78]  (22.6 ns)

 <State 11>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_3_3', FPGA_AI/src/hls/matmul.cpp:51) [78]  (22.6 ns)

 <State 12>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_3_4', FPGA_AI/src/hls/matmul.cpp:51) [82]  (22.6 ns)

 <State 13>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_3_4', FPGA_AI/src/hls/matmul.cpp:51) [82]  (22.6 ns)

 <State 14>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_3_5', FPGA_AI/src/hls/matmul.cpp:51) [86]  (22.6 ns)

 <State 15>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_3_5', FPGA_AI/src/hls/matmul.cpp:51) [86]  (22.6 ns)

 <State 16>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_3_6', FPGA_AI/src/hls/matmul.cpp:51) [90]  (22.6 ns)

 <State 17>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_3_6', FPGA_AI/src/hls/matmul.cpp:51) [90]  (22.6 ns)

 <State 18>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_3_7', FPGA_AI/src/hls/matmul.cpp:51) [94]  (22.6 ns)

 <State 19>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_3_7', FPGA_AI/src/hls/matmul.cpp:51) [94]  (22.6 ns)

 <State 20>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_3_8', FPGA_AI/src/hls/matmul.cpp:51) [98]  (22.6 ns)

 <State 21>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_3_8', FPGA_AI/src/hls/matmul.cpp:51) [98]  (22.6 ns)

 <State 22>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_3_9', FPGA_AI/src/hls/matmul.cpp:51) [102]  (22.6 ns)

 <State 23>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_3_9', FPGA_AI/src/hls/matmul.cpp:51) [102]  (22.6 ns)

 <State 24>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_3_s', FPGA_AI/src/hls/matmul.cpp:51) [106]  (22.6 ns)

 <State 25>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_3_s', FPGA_AI/src/hls/matmul.cpp:51) [106]  (22.6 ns)

 <State 26>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_3_10', FPGA_AI/src/hls/matmul.cpp:51) [110]  (22.6 ns)

 <State 27>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_3_10', FPGA_AI/src/hls/matmul.cpp:51) [110]  (22.6 ns)

 <State 28>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_3_11', FPGA_AI/src/hls/matmul.cpp:51) [114]  (22.6 ns)

 <State 29>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_3_11', FPGA_AI/src/hls/matmul.cpp:51) [114]  (22.6 ns)

 <State 30>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_3_12', FPGA_AI/src/hls/matmul.cpp:51) [118]  (22.6 ns)

 <State 31>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_3_12', FPGA_AI/src/hls/matmul.cpp:51) [118]  (22.6 ns)

 <State 32>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_3_13', FPGA_AI/src/hls/matmul.cpp:51) [122]  (22.6 ns)

 <State 33>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_3_13', FPGA_AI/src/hls/matmul.cpp:51) [122]  (22.6 ns)

 <State 34>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum_3_14', FPGA_AI/src/hls/matmul.cpp:51) [126]  (22.6 ns)

 <State 35>: 24.9ns
The critical path consists of the following:
	'fadd' operation ('sum_3_14', FPGA_AI/src/hls/matmul.cpp:51) [126]  (22.6 ns)
	'store' operation ('store_ln53', FPGA_AI/src/hls/matmul.cpp:53) of variable 'sum_3_14', FPGA_AI/src/hls/matmul.cpp:51 on array 'temp_output3_0' [128]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
