
*** Running vivado
    with args -log sub_BD_system_ila_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sub_BD_system_ila_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source sub_BD_system_ila_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 446.625 ; gain = 98.867
INFO: [Synth 8-638] synthesizing module 'sub_BD_system_ila_0_0' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_system_ila_0_0/synth/sub_BD_system_ila_0_0.v:206]
INFO: [Synth 8-638] synthesizing module 'bd_be5c' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_system_ila_0_0/bd_0/hdl/bd_be5c.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_be5c_g_inst_0' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_system_ila_0_0/bd_0/ip/ip_1/synth/bd_be5c_g_inst_0.v:116]
INFO: [Synth 8-638] synthesizing module 'bd_be5c_g_inst_0_gigantic_mux' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_system_ila_0_0/bd_0/ip/ip_1/bd_be5c_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_be5c_g_inst_0_gigantic_mux' (2#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_system_ila_0_0/bd_0/ip/ip_1/bd_be5c_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_be5c_g_inst_0' (3#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_system_ila_0_0/bd_0/ip/ip_1/synth/bd_be5c_g_inst_0.v:116]
INFO: [Synth 8-638] synthesizing module 'bd_be5c_ila_lib_0' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_system_ila_0_0/bd_0/ip/ip_0/synth/bd_be5c_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (11#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (12#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (22#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43673]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (24#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43673]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43762]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (26#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43762]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (31#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'bd_be5c_ila_lib_0' (49#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_system_ila_0_0/bd_0/ip/ip_0/synth/bd_be5c_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'bd_be5c_slot_0_ar_0' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_system_ila_0_0/bd_0/ip/ip_5/synth/bd_be5c_slot_0_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (50#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_be5c_slot_0_ar_0' (51#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_system_ila_0_0/bd_0/ip/ip_5/synth/bd_be5c_slot_0_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_be5c_slot_0_aw_0' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_system_ila_0_0/bd_0/ip/ip_2/synth/bd_be5c_slot_0_aw_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_be5c_slot_0_aw_0' (52#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_system_ila_0_0/bd_0/ip/ip_2/synth/bd_be5c_slot_0_aw_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_be5c_slot_0_b_0' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_system_ila_0_0/bd_0/ip/ip_4/synth/bd_be5c_slot_0_b_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_be5c_slot_0_b_0' (53#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_system_ila_0_0/bd_0/ip/ip_4/synth/bd_be5c_slot_0_b_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_be5c_slot_0_r_0' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_system_ila_0_0/bd_0/ip/ip_6/synth/bd_be5c_slot_0_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized0' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized0' (53#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_be5c_slot_0_r_0' (54#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_system_ila_0_0/bd_0/ip/ip_6/synth/bd_be5c_slot_0_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_be5c_slot_0_w_0' [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_system_ila_0_0/bd_0/ip/ip_3/synth/bd_be5c_slot_0_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_be5c_slot_0_w_0' (55#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_system_ila_0_0/bd_0/ip/ip_3/synth/bd_be5c_slot_0_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_be5c' (56#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_system_ila_0_0/bd_0/hdl/bd_be5c.v:13]
INFO: [Synth 8-256] done synthesizing module 'sub_BD_system_ila_0_0' (57#1) [c:/XD58_test/XD58_Artix_100T_project/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_system_ila_0_0/synth/sub_BD_system_ila_0_0.v:206]
Finished RTL Elaboration : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 800.715 ; gain = 452.957
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 800.715 ; gain = 452.957
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.225 . Memory (MB): peak = 869.473 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 869.473 ; gain = 521.715
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 869.473 ; gain = 521.715
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 869.473 ; gain = 521.715
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 869.473 ; gain = 521.715
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 869.473 ; gain = 521.715
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 869.473 ; gain = 521.715
Finished Timing Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:35 . Memory (MB): peak = 869.473 ; gain = 521.715
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 869.473 ; gain = 521.715
Finished IO Insertion : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 869.473 ; gain = 521.715
Finished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 869.473 ; gain = 521.715
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:01:38 . Memory (MB): peak = 869.473 ; gain = 521.715
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:01:38 . Memory (MB): peak = 869.473 ; gain = 521.715
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:01:38 . Memory (MB): peak = 869.473 ; gain = 521.715
Finished Renaming Generated Nets : Time (s): cpu = 00:01:35 ; elapsed = 00:01:38 . Memory (MB): peak = 869.473 ; gain = 521.715

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   105|
|2     |CFGLUT5  |   291|
|3     |LUT1     |    68|
|4     |LUT2     |    95|
|5     |LUT3     |   167|
|6     |LUT4     |   403|
|7     |LUT5     |   139|
|8     |LUT6     |  1206|
|9     |MUXF7    |   109|
|10    |RAMB36E1 |     6|
|11    |SRL16E   |   219|
|12    |SRLC16E  |     2|
|13    |SRLC32E  |    17|
|14    |FDRE     |  3535|
|15    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:01:38 . Memory (MB): peak = 869.473 ; gain = 521.715
synth_design: Time (s): cpu = 00:01:38 ; elapsed = 00:01:42 . Memory (MB): peak = 869.473 ; gain = 521.715
