Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 19:59:45 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_24/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.725      -18.440                     35                 1121       -0.095       -0.665                     24                 1121        1.725        0.000                       0                  1102  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.725      -18.440                     35                 1121       -0.095       -0.665                     24                 1121        1.725        0.000                       0                  1102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           35  Failing Endpoints,  Worst Slack       -0.725ns,  Total Violation      -18.440ns
Hold  :           24  Failing Endpoints,  Worst Slack       -0.095ns,  Total Violation       -0.665ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.725ns  (required time - arrival time)
  Source:                 genblk1[30].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 2.001ns (43.930%)  route 2.554ns (56.070%))
  Logic Levels:           19  (CARRY8=11 LUT2=8)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 5.705 - 4.000 ) 
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.234ns (routing 0.210ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.190ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1101, estimated)     1.234     2.180    genblk1[30].reg_in/clk_IBUF_BUFG
    SLICE_X117Y470       FDRE                                         r  genblk1[30].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y470       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.257 r  genblk1[30].reg_in/reg_out_reg[0]/Q
                         net (fo=6, estimated)        0.160     2.417    conv/mul19/reg_out_reg[1]_i_330[0]
    SLICE_X117Y470       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     2.621 r  conv/mul19/z__0_carry/O[4]
                         net (fo=1, estimated)        0.221     2.842    conv/add000065/tmp00[19]_5[3]
    SLICE_X117Y468       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     2.879 r  conv/add000065/reg_out[1]_i_505/O
                         net (fo=1, routed)           0.025     2.904    conv/add000065/reg_out[1]_i_505_n_0
    SLICE_X117Y468       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     3.088 r  conv/add000065/reg_out_reg[1]_i_330/O[5]
                         net (fo=1, estimated)        0.307     3.395    conv/add000065/reg_out_reg[1]_i_330_n_10
    SLICE_X114Y468       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     3.430 r  conv/add000065/reg_out[1]_i_333/O
                         net (fo=1, routed)           0.011     3.441    conv/add000065/reg_out[1]_i_333_n_0
    SLICE_X114Y468       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.596 r  conv/add000065/reg_out_reg[1]_i_179/CO[7]
                         net (fo=1, estimated)        0.026     3.622    conv/add000065/reg_out_reg[1]_i_179_n_0
    SLICE_X114Y469       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.678 r  conv/add000065/reg_out_reg[1]_i_302/O[0]
                         net (fo=2, estimated)        0.262     3.940    conv/add000065/reg_out_reg[1]_i_302_n_15
    SLICE_X115Y470       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     3.991 r  conv/add000065/reg_out[1]_i_309/O
                         net (fo=1, routed)           0.009     4.000    conv/add000065/reg_out[1]_i_309_n_0
    SLICE_X115Y470       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     4.233 r  conv/add000065/reg_out_reg[1]_i_161/O[5]
                         net (fo=2, estimated)        0.273     4.506    conv/add000065/reg_out_reg[1]_i_161_n_10
    SLICE_X116Y473       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     4.557 r  conv/add000065/reg_out[21]_i_49/O
                         net (fo=1, routed)           0.025     4.582    conv/add000065/reg_out[21]_i_49_n_0
    SLICE_X116Y473       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     4.766 r  conv/add000065/reg_out_reg[21]_i_27/O[5]
                         net (fo=1, estimated)        0.252     5.018    conv/add000065/reg_out_reg[21]_i_27_n_10
    SLICE_X117Y473       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     5.057 r  conv/add000065/reg_out[16]_i_21/O
                         net (fo=1, routed)           0.015     5.072    conv/add000065/reg_out[16]_i_21_n_0
    SLICE_X117Y473       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.189 r  conv/add000065/reg_out_reg[16]_i_11/CO[7]
                         net (fo=1, estimated)        0.026     5.215    conv/add000065/reg_out_reg[16]_i_11_n_0
    SLICE_X117Y474       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.271 r  conv/add000065/reg_out_reg[21]_i_10/O[0]
                         net (fo=2, estimated)        0.231     5.502    conv/add000065/reg_out_reg[21]_i_10_n_15
    SLICE_X117Y478       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     5.541 r  conv/add000065/reg_out[16]_i_12/O
                         net (fo=1, routed)           0.015     5.556    conv/add000065/reg_out[16]_i_12_n_0
    SLICE_X117Y478       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.673 r  conv/add000065/reg_out_reg[16]_i_2/CO[7]
                         net (fo=1, estimated)        0.026     5.699    conv/add000065/reg_out_reg[16]_i_2_n_0
    SLICE_X117Y479       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.755 r  conv/add000065/reg_out_reg[21]_i_3/O[0]
                         net (fo=1, estimated)        0.218     5.973    conv/add000065/reg_out_reg[21]_i_3_n_15
    SLICE_X118Y479       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035     6.008 r  conv/add000065/reg_out[21]_i_9/O
                         net (fo=1, routed)           0.009     6.017    conv/add000065/reg_out[21]_i_9_n_0
    SLICE_X118Y479       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     6.255 r  conv/add000065/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, estimated)        0.171     6.426    reg_out/a[20]
    SLICE_X117Y480       LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     6.463 r  reg_out/reg_out[21]_i_1/O
                         net (fo=20, estimated)       0.272     6.735    reg_out/reg_out[21]_i_1_n_0
    SLICE_X117Y479       FDRE                                         r  reg_out/reg_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1101, estimated)     1.049     5.705    reg_out/clk_IBUF_BUFG
    SLICE_X117Y479       FDRE                                         r  reg_out/reg_out_reg[3]/C
                         clock pessimism              0.415     6.119    
                         clock uncertainty           -0.035     6.084    
    SLICE_X117Y479       FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074     6.010    reg_out/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                          6.010    
                         arrival time                          -6.735    
  -------------------------------------------------------------------
                         slack                                 -0.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.095ns  (arrival time - required time)
  Source:                 demux/genblk1[19].z_reg[19][2]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[19].reg_in/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.060ns (42.254%)  route 0.082ns (57.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.065ns (routing 0.190ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.260ns (routing 0.210ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1101, estimated)     1.065     1.721    demux/clk_IBUF_BUFG
    SLICE_X123Y480       FDRE                                         r  demux/genblk1[19].z_reg[19][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y480       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     1.781 r  demux/genblk1[19].z_reg[19][2]/Q
                         net (fo=1, estimated)        0.082     1.863    genblk1[19].reg_in/D[2]
    SLICE_X123Y478       FDRE                                         r  genblk1[19].reg_in/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1101, estimated)     1.260     2.206    genblk1[19].reg_in/clk_IBUF_BUFG
    SLICE_X123Y478       FDRE                                         r  genblk1[19].reg_in/reg_out_reg[2]/C
                         clock pessimism             -0.311     1.895    
    SLICE_X123Y478       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.957    genblk1[19].reg_in/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                 -0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X112Y476  genblk1[47].reg_in/reg_out_reg[5]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X116Y491  demux/genblk1[27].z_reg[27][4]/C



