# 1 "arch/arm64/boot/dts/qcom/trinket-rumi.dts"
# 1 "<built-in>" 1
# 1 "arch/arm64/boot/dts/qcom/trinket-rumi.dts" 2
# 14 "arch/arm64/boot/dts/qcom/trinket-rumi.dts"
/dts-v1/;
/memreserve/ 0x90000000 0x00000100;


# 1 "arch/arm64/boot/dts/qcom/trinket.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/trinket.dtsi"
# 1 "arch/arm64/boot/dts/qcom/skeleton64.dtsi" 1






/ {
 #address-cells = <2>;
 #size-cells = <2>;
 cpus { };
 soc { };
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0 0 0>; };
};
# 15 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1








# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 16 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmcc.h" 1
# 17 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-trinket.h" 1
# 18 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,cpucc-sm8150.h" 1
# 19 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,dispcc-trinket.h" 1
# 20 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gpucc-trinket.h" 1
# 21 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,videocc-trinket.h" 1
# 22 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/iio/qcom,spmi-vadc.h" 1
# 23 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 24 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/regulator/qcom,rpm-smd-regulator.h" 1
# 25 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/msm/msm-bus-ids.h" 1
# 26 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2






/ {
 model = "Qualcomm Technologies, Inc. TRINKET";
 compatible = "qcom,trinket";
 qcom,msm-id = <394 0x10000>;
 qcom,msm-name = "trinket";
 qcom,pmic-name = "pm6125 + pmi632";
 interrupt-parent = <&wakegic>;

 mem-offline {
  compatible = "qcom,mem-offline";
  offline-sizes = <0x1 0x40000000 0x0 0x80000000>,
    <0x1 0xc0000000 0x0 0xc0000000>,
    <0x2 0xc0000000 0x1 0x40000000>;
  granule = <512>;
 };

 aliases {
  serial0 = &qupv3_se4_2uart;
  sdhc1 = &sdhc_1;
  sdhc2 = &sdhc_2;
  ufshc1 = &ufshc_mem;
  swr0 = &swr0;
  swr1 = &swr1;
  swr2 = &swr2;
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x0>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   d-cache-size = <0x8000>;
   i-cache-size = <0x8000>;
   next-level-cache = <&L2_0>;
   qcom,lmh-dcvs = <&lmh_dcvs0>;
   #cooling-cells = <2>;
   L2_0: l2-cache {
         compatible = "arm,arch-cache";
         cache-size = <0x80000>;
         cache-level = <2>;
   };
   L1_I_0: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };

   L1_D_0: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };

   L1_TLB_0: l1-tlb {
    qcom,dump-size = <0x2800>;
   };
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x1>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   d-cache-size = <0x8000>;
   i-cache-size = <0x8000>;
   next-level-cache = <&L2_0>;
   qcom,lmh-dcvs = <&lmh_dcvs0>;
   #cooling-cells = <2>;

   L1_I_1: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };

   L1_D_1: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };

   L1_TLB_1: l1-tlb {
    qcom,dump-size = <0x2800>;
   };
  };

  CPU2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x2>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   d-cache-size = <0x8000>;
   i-cache-size = <0x8000>;
   next-level-cache = <&L2_0>;
   qcom,lmh-dcvs = <&lmh_dcvs0>;
   #cooling-cells = <2>;

   L1_I_2: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };

   L1_D_2: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };

   L1_TLB_2: l1-tlb {
    qcom,dump-size = <0x2800>;
   };
  };

  CPU3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x3>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
   d-cache-size = <0x8000>;
   i-cache-size = <0x8000>;
   next-level-cache = <&L2_0>;
   qcom,lmh-dcvs = <&lmh_dcvs0>;
   #cooling-cells = <2>;

   L1_I_3: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };

   L1_D_3: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9040>;
   };

   L1_TLB_3: l1-tlb {
    qcom,dump-size = <0x2800>;
   };
  };

  CPU4: cpu@100 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x100>;
   enable-method = "psci";
   capacity-dmips-mhz = <1638>;
   sched-energy-costs = <&CPU_COST_1 &CLUSTER_COST_1>;
   d-cache-size = <0x10000>;
   i-cache-size = <0x10000>;
   next-level-cache = <&L2_1>;
   qcom,lmh-dcvs = <&lmh_dcvs1>;
   #cooling-cells = <2>;
   L2_1: l2-cache {
         compatible = "arm,arch-cache";
         cache-size = <0x100000>;
         cache-level = <2>;
   };

   L1_I_100: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };

   L1_D_100: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };

   L1_TLB_100: l1-tlb {
    qcom,dump-size = <0x4800>;
   };
  };

  CPU5: cpu@101 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x101>;
   enable-method = "psci";
   capacity-dmips-mhz = <1638>;
   sched-energy-costs = <&CPU_COST_1 &CLUSTER_COST_1>;
   d-cache-size = <0x10000>;
   i-cache-size = <0x10000>;
   next-level-cache = <&L2_1>;
   qcom,lmh-dcvs = <&lmh_dcvs1>;
   #cooling-cells = <2>;

   L1_I_101: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };

   L1_D_101: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };

   L1_TLB_101: l1-tlb {
    qcom,dump-size = <0x4800>;
   };
  };

  CPU6: cpu@102 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x102>;
   enable-method = "psci";
   capacity-dmips-mhz = <1638>;
   sched-energy-costs = <&CPU_COST_1 &CLUSTER_COST_1>;
   d-cache-size = <0x10000>;
   i-cache-size = <0x10000>;
   next-level-cache = <&L2_1>;
   qcom,lmh-dcvs = <&lmh_dcvs1>;
   #cooling-cells = <2>;

   L1_I_102: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };

   L1_D_102: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };

   L1_TLB_102: l1-tlb {
    qcom,dump-size = <0x4800>;
   };
  };

  CPU7: cpu@103 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x103>;
   enable-method = "psci";
   capacity-dmips-mhz = <1638>;
   sched-energy-costs = <&CPU_COST_1 &CLUSTER_COST_1>;
   d-cache-size = <0x10000>;
   i-cache-size = <0x10000>;
   next-level-cache = <&L2_1>;
   qcom,lmh-dcvs = <&lmh_dcvs1>;
   #cooling-cells = <2>;

   L1_I_103: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };

   L1_D_103: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x12000>;
   };

   L1_TLB_103: l1-tlb {
    qcom,dump-size = <0x4800>;
   };
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&CPU4>;
    };

    core1 {
     cpu = <&CPU5>;
    };

    core2 {
     cpu = <&CPU6>;
    };

    core3 {
     cpu = <&CPU7>;
    };
   };
  };
 };

 energy_costs: energy-costs {
  compatible = "sched-energy";

  CPU_COST_0: core-cost0 {
   busy-cost-data = <
    300000 12
    614400 22
    864000 39
    1017600 54
    1305600 83
    1420800 102
    1612800 130
    1804800 172
   >;
   idle-cost-data = <
    10 8 6 4
   >;
  };

  CPU_COST_1: core-cost1 {
   busy-cost-data = <
    300000 211
    652800 417
    902400 722
    1056000 991
    1401600 1577
    1536000 1932
    1804800 2579
    2016000 3391
   >;
   idle-cost-data = <
    100 60 40 20
   >;
  };

  CLUSTER_COST_0: cluster-cost0 {
   busy-cost-data = <
    300000 5
    614400 8
    864000 9
    1017600 12
    1305600 18
    1420800 21
    1612800 27
    1804800 36
   >;
   idle-cost-data = <
    4 3 2 1
   >;
  };

  CLUSTER_COST_1: cluster-cost1 {
   busy-cost-data = <
    300000 38
    652800 46
    902400 52
    1056000 68
    1401600 88
    1536000 100
    1804800 108
    2016000 120
   >;
   idle-cost-data = <
    4 3 2 1
   >;
  };
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 chosen {
  bootargs = "rcupdate.rcu_expedited=1 rcu_nocbs=0-7";
 };

 soc: soc { };

 firmware: firmware {
  android {
   compatible = "android,firmware";
   vbmeta {
    compatible = "android,vbmeta";
    parts = "vbmeta,boot,system,vendor,dtbo";
   };
   fstab {
    compatible = "android,fstab";
    vendor {
     compatble = "android,vendor";
     dev = "/dev/block/platform/soc/4804000.ufshc/by-name/vendor";
     type = "ext4";
     mnt_flags = "ro,barrier=1,discard";
     fsmgr_flags = "wait,slotselect,avb";
     status = "ok";
    };
   };
  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  hyp_region: hyp_region@45700000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x45700000 0 0x600000>;
  };

  xbl_aop_mem: xbl_aop_mem@45e00000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x45e00000 0x0 0x140000>;
  };

  sec_apps_mem: sec_apps_region@45fff000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x45fff000 0x0 0x1000>;
  };

  smem_region: smem@46000000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x46000000 0x0 0x200000>;
  };

  removed_region: removed_region@46200000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x46200000 0 0x2d00000>;
  };

  pil_camera_mem: camera_region@4ab00000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x4ab00000 0 0x500000>;
  };

  pil_modem_mem: modem_region@4b000000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x4b000000 0 0x7e00000>;
  };

  pil_video_mem: pil_video_region@52e00000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x52e00000 0 0x500000>;
  };

  wlan_msa_mem: wlan_msa_region@53300000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x53300000 0 0x200000>;
  };

  pil_cdsp_mem: cdsp_regions@53500000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x53500000 0 0x1e00000>;
  };

  pil_adsp_mem: pil_adsp_region@55300000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x55300000 0 0x1e00000>;
  };

  pil_ipa_fw_mem: ips_fw_region@57100000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x57100000 0 0x10000>;
  };

  pil_ipa_gsi_mem: ipa_gsi_region@57110000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x57110000 0 0x5000>;
  };

  pil_gpu_mem: gpu_region@57115000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x57115000 0 0x2000>;
  };

  cdsp_sec_mem: cdsp_sec_regions@5f800000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x5f800000 0 0x1e00000>;
  };

  qseecom_mem: qseecom_region@5e400000 {
   compatible = "shared-dma-pool";
   no-map;
   reg = <0 0x5e400000 0 0x1400000>;
  };

  qseecom_ta_mem: qseecom_ta_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0 0x00000000 0 0xffffffff>;
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x1000000>;
  };

  secure_display_memory: secure_display_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0 0x00000000 0 0xffffffff>;
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x8c00000>;
  };

  adsp_mem: adsp_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0 0x00000000 0 0xffffffff>;
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x800000>;
  };

  sdsp_mem: sdsp_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0 0x00000000 0 0xffffffff>;
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x400000>;
  };

  dump_mem: mem_dump_region {
   compatible = "shared-dma-pool";
   reusable;
   size = <0 0x400000>;
  };

  cont_splash_memory: cont_splash_region@5c000000 {
   reg = <0x0 0x5c000000 0x0 0x00f00000>;
   label = "cont_splash_region";
  };

  dfps_data_memory: dfps_data_region@5cf00000 {
   reg = <0x0 0x5cf00000 0x0 0x0100000>;
   label = "dfps_data_region";
  };

  disp_rdump_memory: disp_rdump_region@5c000000 {
   reg = <0x0 0x5c000000 0x0 0x00f00000>;
   label = "disp_rdump_region";
  };


  linux,cma {
   compatible = "shared-dma-pool";
   alloc-ranges = <0 0x00000000 0 0xffffffff>;
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x2000000>;
   linux,cma-default;
  };
 };
};

&soc {
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0 0 0 0xffffffff>;
 compatible = "simple-bus";

 intc: interrupt-controller@f200000 {
  compatible = "arm,gic-v3";
  #interrupt-cells = <3>;
  interrupt-controller;
  interrupt-parent = <&intc>;
  #redistributor-regions = <1>;
  redistributor-stride = <0x0 0x20000>;
  reg = <0xf200000 0x10000>,
        <0xf300000 0x100000>;
  interrupts = <1 9 4>;
 };

 jtag_mm0: jtagmm@9040000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x9040000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_rpmcc 8>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU0>;
 };

 jtag_mm1: jtagmm@9140000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x9140000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_rpmcc 8>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU1>;
 };

 jtag_mm2: jtagmm@9240000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x9240000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_rpmcc 8>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU2>;
 };

 jtag_mm3: jtagmm@9340000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x9340000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_rpmcc 8>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU3>;
 };

 jtag_mm4: jtagmm@9440000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x9440000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_rpmcc 8>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU4>;
 };

 jtag_mm5: jtagmm@9540000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x9540000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_rpmcc 8>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU5>;
 };

 jtag_mm6: jtagmm@9640000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x9640000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_rpmcc 8>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU6>;
 };

 jtag_mm7: jtagmm@9740000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x9740000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_rpmcc 8>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU7>;
 };

 wakegic: wake-gic {
  compatible = "qcom,mpm-gic-trinket", "qcom,mpm-gic";
  interrupts-extended = <&wakegic 0 197
      1>;
  reg = <0x45f01b8 0x1000>,
   <0xf011008 0x4>;
  reg-names = "vmpm", "ipc";
  qcom,num-mpm-irqs = <96>;
  interrupt-controller;
  interrupt-parent = <&intc>;
  #interrupt-cells = <3>;
 };

 wakegpio: wake-gpio {
  compatible = "qcom,mpm-gpio-trinket", "qcom,mpm-gpio";
  interrupt-controller;
  interrupt-parent = <&intc>;
  #interrupt-cells = <2>;
 };

 qcom,memshare {
  compatible = "qcom,memshare";

  qcom,client_1 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x0>;
   qcom,client-id = <0>;
   qcom,allocate-boot-time;
   label = "modem";
  };

  qcom,client_2 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x0>;
   qcom,client-id = <2>;
   label = "modem";
  };

  mem_client_3_size: qcom,client_3 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x500000>;
   qcom,client-id = <1>;
   qcom,allocate-on-request;
   label = "modem";
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 1 0xf08>,
        <1 2 0xf08>,
        <1 3 0xf08>,
        <1 0 0xf08>;
  clock-frequency = <19200000>;
 };

 timer@f120000 {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "arm,armv7-timer-mem";
  reg = <0xf120000 0x1000>;
  clock-frequency = <19200000>;

  frame@f121000 {
   frame-number = <0>;
   interrupts = <0 8 0x4>,
         <0 7 0x4>;
   reg = <0xf121000 0x1000>,
         <0xf122000 0x1000>;
  };

  frame@f123000 {
   frame-number = <1>;
   interrupts = <0 9 0x4>;
   reg = <0xf123000 0x1000>;
   status = "disabled";
  };

  frame@f124000 {
   frame-number = <2>;
   interrupts = <0 10 0x4>;
   reg = <0xf124000 0x1000>;
   status = "disabled";
  };

  frame@f125000 {
   frame-number = <3>;
   interrupts = <0 11 0x4>;
   reg = <0xf125000 0x1000>;
   status = "disabled";
  };

  frame@f126000 {
   frame-number = <4>;
   interrupts = <0 12 0x4>;
   reg = <0xf126000 0x1000>;
   status = "disabled";
  };

  frame@f127000 {
   frame-number = <5>;
   interrupts = <0 13 0x4>;
   reg = <0xf127000 0x1000>;
   status = "disabled";
  };

  frame@f128000 {
   frame-number = <6>;
   interrupts = <0 14 0x4>;
   reg = <0xf128000 0x1000>;
   status = "disabled";
  };
 };

 clocks {
  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   clock-frequency = <32000>;
   clock-output-names = "chip_sleep_clk";
   #clock-cells = <1>;
  };

  xo_board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <19200000>;
   clock-output-names = "xo_board";
  };
 };

 clock_rpmcc: qcom,rpmcc {
  compatible = "qcom,rpmcc-trinket";
  #clock-cells = <1>;
 };

 clock_gcc: qcom,gcc@1400000 {
  compatible = "qcom,gcc-trinket", "syscon";
  reg = <0x1400000 0x1f0000>;
  reg-names = "cc_base";
  vdd_cx-supply = <&VDD_CX_LEVEL>;
  vdd_cx_ao-supply = <&VDD_CX_LEVEL_AO>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 clock_videocc: qcom,videocc@5b00000 {
  compatible = "qcom,videocc-trinket", "syscon";
  reg = <0x5b00000 0x10000>;
  reg-names = "cc_base";
  vdd_cx-supply = <&VDD_CX_LEVEL>;
  #clock-cells = <1>;
 };

 clock_dispcc: qcom,dispcc@5f00000 {
  compatible = "qcom,dispcc-trinket", "syscon";
  reg = <0x5f00000 0x20000>;
  reg-names = "cc_base";
  vdd_cx-supply = <&VDD_CX_LEVEL>;
  clock-names = "cfg_ahb_clk";
  clocks = <&clock_gcc 104>;
  #clock-cells = <1>;
 };

 clock_gpucc: qcom,gpupcc@5990000 {
  compatible = "qcom,gpucc-trinket", "syscon";
  reg = <0x5990000 0x9000>;
  reg-names = "cc_base";
  vdd_cx-supply = <&VDD_CX_LEVEL>;
  vdd_mx-supply = <&VDD_MX_LEVEL>;
  qcom,gpu_cc_gx_gfx3d_clk_src-opp-handle = <&msm_gpu>;
  #clock-cells = <1>;
 };

 mccc_debug: syscon@447d200 {
  compatible = "syscon";
  reg = <0x0447d200 0x100>;
 };

 cpucc_debug: syscon@f11101c {
  compatible = "syscon";
  reg = <0xf11101c 0x4>;
 };

 clock_cpucc: qcom,cpucc@f521000 {
  compatible = "qcom,clk-cpu-osm-trinket";
  reg = <0xf521000 0x1400>,
   <0xf523000 0x1400>;
  reg-names = "osm_pwrcl_base", "osm_perfcl_base";
  #clock-cells = <1>;
 };

 clock_debugcc: qcom,cc-debug {
  compatible = "qcom,debugcc-trinket";
  qcom,gcc = <&clock_gcc>;
  qcom,videocc = <&clock_videocc>;
  qcom,dispcc = <&clock_dispcc>;
  qcom,gpucc = <&clock_gpucc>;
  qcom,mccc = <&mccc_debug>;
  qcom,cpucc = <&cpucc_debug>;
  clock-names = "cxo";
  clocks = <&clock_rpmcc 0>;
  #clock-cells = <1>;
 };

 arm64-cpu-erp {
  compatible = "arm,arm64-cpu-erp";
  interrupts = <0 43 4>,
        <0 44 4>,
        <0 41 4>,
        <0 42 4>;

  interrupt-names = "pri-dbe-irq",
      "sec-dbe-irq",
      "pri-ext-irq",
      "sec-ext-irq";

  poll-delay-ms = <5000>;
 };

 ufs_ice: ufsice@4810000 {
  compatible = "qcom,ice";
  reg = <0x4810000 0x8000>;
  qcom,enable-ice-clk;
  clock-names = "ufs_core_clk", "bus_clk",
    "iface_clk", "ice_core_clk";
  clocks = <&clock_gcc 177>,
    <&clock_gcc 210>,
    <&clock_gcc 176>,
    <&clock_gcc 179>;
  qcom,op-freq-hz = <0>, <0>, <0>, <300000000>;
  vdd-hba-supply = <&ufs_phy_gdsc>;
  qcom,msm-bus,name = "ufs_ice_noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <1 650 0 0>,
    <1 650 1000 0>;
  qcom,bus-vector-names = "MIN",
     "MAX";
  qcom,instance-type = "ufs";
 };

 ufsphy_mem: ufsphy_mem@4807000 {
  reg = <0x4807000 0xdb8>;
  reg-names = "phy_mem";
  #phy-cells = <0>;

  lanes-per-direction = <1>;

  clock-names = "ref_clk_src",
   "ref_clk",
   "ref_aux_clk";
  clocks = <&clock_rpmcc 88>,
   <&clock_gcc 210>,
   <&clock_gcc 181>;

  status = "disabled";
 };

 ufshc_mem: ufshc@4804000 {
  compatible = "qcom,ufshc";
  reg = <0x4804000 0x3000>;
  interrupts = <0 356 0>;
  phys = <&ufsphy_mem>;
  phy-names = "ufsphy";
  ufs-qcom-crypto = <&ufs_ice>;

  lanes-per-direction = <1>;
  dev-ref-clk-freq = <0>;
  spm-level = <5>;

  clock-names =
   "core_clk",
   "bus_aggr_clk",
   "iface_clk",
   "core_clk_unipro",
   "core_clk_ice",
   "ref_clk",
   "tx_lane0_sync_clk",
   "rx_lane0_sync_clk";
  clocks =
   <&clock_gcc 177>,
   <&clock_gcc 174>,
   <&clock_gcc 176>,
   <&clock_gcc 185>,
   <&clock_gcc 179>,
   <&clock_rpmcc 88>,
   <&clock_gcc 184>,
   <&clock_gcc 183>;
  freq-table-hz =
   <50000000 240000000>,
   <0 0>,
   <0 0>,
   <37500000 150000000>,
   <75000000 300000000>,
   <0 0>,
   <0 0>,
   <0 0>;

  qcom,msm-bus,name = "ufshc_mem";
  qcom,msm-bus,num-cases = <12>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =
# 1020 "arch/arm64/boot/dts/qcom/trinket.dtsi"
  <123 512 0 0>, <1 757 0 0>,
  <123 512 922 0>, <1 757 1000 0>,
  <123 512 1844 0>, <1 757 1000 0>,
  <123 512 3688 0>, <1 757 1000 0>,
  <123 512 7376 0>, <1 757 1000 0>,
  <123 512 127796 0>, <1 757 1000 0>,
  <123 512 255591 0>, <1 757 1000 0>,
  <123 512 2097152 0>, <1 757 102400 0>,
  <123 512 149422 0>, <1 757 1000 0>,
  <123 512 298189 0>, <1 757 1000 0>,
  <123 512 2097152 0>, <1 757 102400 0>,
  <123 512 7643136 0>, <1 757 307200 0>;

  qcom,bus-vector-names = "MIN",
  "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1",
  "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1",
  "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1",
  "MAX";


  qcom,pm-qos-cpu-groups = <0x0f 0xf0>;
  qcom,pm-qos-cpu-group-latency-us = <26 26>;
  qcom,pm-qos-default-cpu = <0>;

  pinctrl-names = "dev-reset-assert", "dev-reset-deassert";
  pinctrl-0 = <&ufs_dev_reset_assert>;
  pinctrl-1 = <&ufs_dev_reset_deassert>;

  resets = <&clock_gcc 2>;
  reset-names = "core_reset";
  non-removable;

  status = "disabled";
 };

 qcom,msm-imem@c125000 {
  compatible = "qcom,msm-imem";
  reg = <0xc125000 0x1000>;
  ranges = <0x0 0xc125000 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  mem_dump_table@10 {
   compatible = "qcom,msm-imem-mem_dump_table";
   reg = <0x10 8>;
  };

  restart_reason@65c {
   compatible = "qcom,msm-imem-restart_reason";
   reg = <0x65c 4>;
  };

  dload_type@1c {
   compatible = "qcom,msm-imem-dload-type";
   reg = <0x1c 0x4>;
  };

  boot_stats@6b0 {
   compatible = "qcom,msm-imem-boot_stats";
   reg = <0x6b0 32>;
  };

  kaslr_offset@6d0 {
   compatible = "qcom,msm-imem-kaslr_offset";
   reg = <0x6d0 12>;
  };

  pil@94c {
   compatible = "qcom,msm-imem-pil";
   reg = <0x94c 200>;
  };

  diag_dload@c8 {
   compatible = "qcom,msm-imem-diag-dload";
   reg = <0xc8 200>;
  };
 };

 restart@440b000 {
  compatible = "qcom,pshold";
  reg = <0x440b000 0x4>,
        <0x03d3000 0x4>;
  reg-names = "pshold-base", "tcsr-boot-misc-detect";
 };

 qcom,mpm2-sleep-counter@4403000 {
  compatible = "qcom,mpm2-sleep-counter";
  reg = <0x4403000 0x1000>;
  clock-frequency = <32768>;
 };

 qcom,msm-rtb {
  compatible = "qcom,msm-rtb";
  qcom,rtb-size = <0x100000>;
 };

 thermal_zones: thermal-zones {};

 dcc: dcc_v2@1be2000 {
  compatible = "qcom,dcc-v2";
  reg = <0x1be2000 0x1000>,
   <0x1bef000 0x1000>;
  reg-names = "dcc-base", "dcc-ram-base";
  dcc-ram-offset = <0x1000>;
 };

 tsens0: tsens@4410000 {
  compatible = "qcom,sm6150-tsens";
  reg = <0x4410000 0x8>,
        <0x4411000 0x1ff>;
  reg-names = "tsens_srot_physical",
       "tsens_tm_physical";
  interrupts = <0 275 0>, <0 190 0>;
  interrupt-names = "tsens-upper-lower", "tsens-critical";
  #thermal-sensor-cells = <1>;
 };

 cpu_pmu: cpu-pmu {
  compatible = "arm,armv8-pmuv3";
  qcom,irq-is-percpu;
  interrupts = <1 6 4>;
 };

 eud: qcom,msm-eud@1610000 {
  compatible = "qcom,msm-eud";
  interrupt-names = "eud_irq";
  interrupts = <0 189 4>;
  reg = <0x1610000 0x2000>,
        <0x1612000 0x1000>;
  reg-names = "eud_base", "eud_mode_mgr2";
  qcom,secure-eud-en;
  qcom,eud-clock-vote-req;
  clocks = <&clock_gcc 17>;
  clock-names = "eud_ahb2phy_clk";
  status = "ok";
 };

 qcom,msm-gladiator-v2@f100000 {
  compatible = "qcom,msm-gladiator-v2";
  reg = <0xf100000 0xdc00>;
  reg-names = "gladiator_base";
  interrupts = <0 22 0>;
  clock-names = "atb_clk";
  clocks = <&clock_rpmcc 8>;
 };

 pil_modem: qcom,mss@6080000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x6080000 0x100>;

  clocks = <&clock_rpmcc 117>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";

  vdd_cx-supply = <&VDD_CX_LEVEL>;
  qcom,vdd_cx-uV-uA = <384 100000>;
  qcom,mas-crypto = <&mas_crypto_c0>;
  qcom,proxy-reg-names = "vdd_cx";

  qcom,firmware-name = "modem";
  memory-region = <&pil_modem_mem>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,sysmon-id = <0>;
  qcom,ssctl-instance-id = <0x12>;
  qcom,pas-id = <4>;
  qcom,smem-id = <421>;
  qcom,minidump-id = <3>;
  qcom,aux-minidump-ids = <4>;
  qcom,complete-ramdump;


  interrupts-extended = <&wakegic 0 307 1>,
    <&modem_smp2p_in 0 0>,
    <&modem_smp2p_in 2 0>,
    <&modem_smp2p_in 1 0>,
    <&modem_smp2p_in 3 0>,
    <&modem_smp2p_in 7 0>;

  interrupt-names = "qcom,wdog",
    "qcom,err-fatal",
    "qcom,proxy-unvote",
    "qcom,err-ready",
    "qcom,stop-ack",
    "qcom,shutdown-ack";


  qcom,smem-states = <&modem_smp2p_out 0>;
  qcom,smem-state-names = "qcom,force-stop";
 };

 rpm_bus: qcom,rpm-smd {
  compatible = "qcom,rpm-smd";
  rpm-channel-name = "rpm_requests";
  interrupts = <0 194 1>;
  rpm-channel-type = <15>;
 };

 wdog: qcom,wdt@f017000 {
  compatible = "qcom,msm-watchdog";
  reg = <0xf017000 0x1000>;
  reg-names = "wdt-base";
  interrupts = <0 3 0>, <0 4 0>;
  qcom,bark-time = <11000>;
  qcom,pet-time = <9360>;
  qcom,ipi-ping;
  qcom,wakeup-enable;
  qcom,scandump-sizes = <0x40000>;
 };

 qcom,chd_silver {
  compatible = "qcom,core-hang-detect";
  label = "silver";
  qcom,threshold-arr = <0xf1880b0 0xf1980b0
          0xf1a80b0 0xf1b80b0>;
  qcom,config-arr = <0xf1880b8 0xf1980b8
       0xf1a80b8 0xf1b80b8>;
 };

 qcom,chd_gold {
  compatible = "qcom,core-hang-detect";
  label = "gold";
  qcom,threshold-arr = <0xf0880b0 0xf0980b0
          0xf0a80b0 0xf0b80b0>;
  qcom,config-arr = <0xf0880b8 0xf0980b8
       0xf0a80b8 0xf0b80b8>;
 };

 qcom,ghd {
  compatible = "qcom,gladiator-hang-detect";
  qcom,threshold-arr = <0x0f1d141c 0x0f1d1420
          0x0f1d1424 0x0f1d1428
          0x0f1d142c 0x0f1d1430>;
  qcom,config-reg = <0x0f1d1434>;
 };

 qcom,sps {
  compatible = "qcom,msm-sps-4k";
  qcom,pipe-attr-ee;
 };

 gpi_dma0: qcom,gpi-dma@0x04a00000 {
  #dma-cells = <5>;
  compatible = "qcom,gpi-dma";
  reg = <0x04a00000 0x60000>;
  reg-names = "gpi-top";
  interrupts = <0 335 0>, <0 336 0>, <0 337 0>, <0 338 0>,
        <0 339 0>, <0 340 0>, <0 341 0>, <0 342 0>;
  qcom,ev-factor = <2>;
  qcom,max-num-gpii = <8>;
  qcom,gpii-mask = <0x1f>;
  iommus = <&apps_smmu 0x0136 0x0>;
  qcom,smmu-cfg = <0x1>;
  qcom,iova-range = <0x0 0x100000 0x0 0x100000>;
  status = "ok";
 };

 gpi_dma1: qcom,gpi-dma@0x04c00000 {
  #dma-cells = <5>;
  compatible = "qcom,gpi-dma";
  reg = <0x04c00000 0x60000>;
  reg-names = "gpi-top";
  interrupts = <0 314 0>, <0 315 0>, <0 316 0>, <0 317 0>,
        <0 318 0>, <0 319 0>, <0 320 0>, <0 321 0>;
  qcom,ev-factor = <2>;
  qcom,max-num-gpii = <8>;
  qcom,gpii-mask = <0x0f>;
  qcom,smmu-cfg = <0x1>;
  qcom,iova-range = <0x0 0x100000 0x0 0x100000>;
  iommus = <&apps_smmu 0x0156 0x0>;
  status = "ok";
 };

 qcom,lpass@ab00000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0xab00000 0x00100>;

  vdd_cx-supply = <&VDD_CX_LEVEL>;
  qcom,proxy-reg-names = "vdd_cx";
  qcom,vdd_cx-uV-uA = <384 100000>;
  qcom,mas-crypto = <&mas_crypto_c0>;

  clocks = <&clock_rpmcc 119>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";

  qcom,pas-id = <1>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <423>;
  qcom,sysmon-id = <1>;
  qcom,ssctl-instance-id = <0x14>;
  qcom,firmware-name = "adsp";
  memory-region = <&pil_adsp_mem>;
  qcom,complete-ramdump;


  interrupts-extended = <&wakegic 0 396 1>,
          <&adsp_smp2p_in 0 0>,
          <&adsp_smp2p_in 2 0>,
          <&adsp_smp2p_in 1 0>,
          <&adsp_smp2p_in 3 0>;

  interrupt-names = "qcom,wdog",
      "qcom,err-fatal",
      "qcom,proxy-unvote",
      "qcom,err-ready",
      "qcom,stop-ack";


  qcom,smem-states = <&adsp_smp2p_out 0>;
  qcom,smem-state-names = "qcom,force-stop";
 };

 qcom,turing@b300000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0xb300000 0x100000>;

  vdd_cx-supply = <&VDD_CX_LEVEL>;
  qcom,proxy-reg-names = "vdd_cx";
  qcom,vdd_cx-uV-uA = <384 100000>;
  qcom,mas-crypto = <&mas_crypto_c0>;

  clocks = <&clock_rpmcc 120>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";

  qcom,pas-id = <18>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <601>;
  qcom,sysmon-id = <7>;
  qcom,ssctl-instance-id = <0x17>;
  qcom,firmware-name = "cdsp";
  memory-region = <&pil_cdsp_mem>;
  qcom,complete-ramdump;


  interrupts-extended = <&wakegic 0 265 1>,
          <&cdsp_smp2p_in 0 0>,
          <&cdsp_smp2p_in 2 0>,
          <&cdsp_smp2p_in 1 0>,
          <&cdsp_smp2p_in 3 0>;

  interrupt-names = "qcom,wdog",
      "qcom,err-fatal",
      "qcom,proxy-unvote",
      "qcom,err-ready",
      "qcom,stop-ack";


  qcom,smem-states = <&cdsp_smp2p_out 0>;
  qcom,smem-state-names = "qcom,force-stop";
 };

 cpuss_dump: cpuss_dump {
  compatible = "qcom,cpuss-dump";
  qcom,l1_i_cache0 {
   qcom,dump-node = <&L1_I_0>;
   qcom,dump-id = <0x60>;
  };
  qcom,l1_i_cache1 {
   qcom,dump-node = <&L1_I_1>;
   qcom,dump-id = <0x61>;
  };
  qcom,l1_i_cache2 {
   qcom,dump-node = <&L1_I_2>;
   qcom,dump-id = <0x62>;
  };
  qcom,l1_i_cache3 {
   qcom,dump-node = <&L1_I_3>;
   qcom,dump-id = <0x63>;
  };
  qcom,l1_i_cache100 {
   qcom,dump-node = <&L1_I_100>;
   qcom,dump-id = <0x64>;
  };
  qcom,l1_i_cache101 {
   qcom,dump-node = <&L1_I_101>;
   qcom,dump-id = <0x65>;
  };
  qcom,l1_i_cache102 {
   qcom,dump-node = <&L1_I_102>;
   qcom,dump-id = <0x66>;
  };
  qcom,l1_i_cache103 {
   qcom,dump-node = <&L1_I_103>;
   qcom,dump-id = <0x67>;
  };
  qcom,l1_d_cache0 {
   qcom,dump-node = <&L1_D_0>;
   qcom,dump-id = <0x80>;
  };
  qcom,l1_d_cache1 {
   qcom,dump-node = <&L1_D_1>;
   qcom,dump-id = <0x81>;
  };
  qcom,l1_d_cache2 {
   qcom,dump-node = <&L1_D_2>;
   qcom,dump-id = <0x82>;
  };
  qcom,l1_d_cache3 {
   qcom,dump-node = <&L1_D_3>;
   qcom,dump-id = <0x83>;
  };
  qcom,l1_d_cache100 {
   qcom,dump-node = <&L1_D_100>;
   qcom,dump-id = <0x84>;
  };
  qcom,l1_d_cache101 {
   qcom,dump-node = <&L1_D_101>;
   qcom,dump-id = <0x85>;
  };
  qcom,l1_d_cache102 {
   qcom,dump-node = <&L1_D_102>;
   qcom,dump-id = <0x86>;
  };
  qcom,l1_d_cache103 {
   qcom,dump-node = <&L1_D_103>;
   qcom,dump-id = <0x87>;
  };
  qcom,l1_tlb_dump0 {
   qcom,dump-node = <&L1_TLB_0>;
   qcom,dump-id = <0x20>;
  };
  qcom,l1_tlb_dump1 {
   qcom,dump-node = <&L1_TLB_1>;
   qcom,dump-id = <0x21>;
  };
  qcom,l1_tlb_dump2 {
   qcom,dump-node = <&L1_TLB_2>;
   qcom,dump-id = <0x22>;
  };
  qcom,l1_tlb_dump3 {
   qcom,dump-node = <&L1_TLB_3>;
   qcom,dump-id = <0x23>;
  };
  qcom,l1_tlb_dump100 {
   qcom,dump-node = <&L1_TLB_100>;
   qcom,dump-id = <0x24>;
  };
  qcom,l1_tlb_dump101 {
   qcom,dump-node = <&L1_TLB_101>;
   qcom,dump-id = <0x25>;
  };
  qcom,l1_tlb_dump102 {
   qcom,dump-node = <&L1_TLB_102>;
   qcom,dump-id = <0x26>;
  };
  qcom,l1_tlb_dump103 {
   qcom,dump-node = <&L1_TLB_103>;
   qcom,dump-id = <0x27>;
  };
 };

 mem_dump {
  compatible = "qcom,mem-dump";
  memory-region = <&dump_mem>;

  rpm_sw {
   qcom,dump-size = <0x28000>;
   qcom,dump-id = <0xea>;
  };

  pmic {
   qcom,dump-size = <0x10000>;
   qcom,dump-id = <0xe4>;
  };

  fcm {
   qcom,dump-size = <0x8400>;
   qcom,dump-id = <0xee>;
  };

  tmc_etf {
   qcom,dump-size = <0x8000>;
   qcom,dump-id = <0xf0>;
  };

  etr_reg {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0x100>;
  };

  etf_reg {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0x101>;
  };

  misc_data {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0xe8>;
  };
 };

 tcsr_mutex_block: syscon@00340000 {
  compatible = "syscon";
  reg = <0x00340000 0x20000>;
 };

 tcsr_mutex: hwlock {
  compatible = "qcom,tcsr-mutex";
  syscon = <&tcsr_mutex_block 0 0x1000>;
  #hwlock-cells = <1>;
 };

 smem: qcom,smem {
  compatible = "qcom,smem";
  memory-region = <&smem_region>;
  hwlocks = <&tcsr_mutex 3>;
 };

 rpm_msg_ram: memory@045F0000 {
   compatible = "qcom,rpm-msg-ram";
   reg = <0x045f0000 0x7000>;
 };

 apcs_glb: mailbox@0F111000 {
  compatible = "qcom,trinket-apcs-hmss-global";
  reg = <0x0F111000 0x1000>;

  #mbox-cells = <1>;
 };

 qcom,msm-cdsp-loader {
  compatible = "qcom,cdsp-loader";
  qcom,proc-img-to-load = "cdsp";
 };

 qcom,msm-adsprpc-mem {
  compatible = "qcom,msm-adsprpc-mem-region";
  memory-region = <&adsp_mem>;
  restrict-access;
 };

 qcom,msm_fastrpc {
  compatible = "qcom,msm-fastrpc-compute";
  qcom,rpc-latency-us = <611>;
  qcom,adsp-remoteheap-vmid = <22 37>;
  qcom,fastrpc-adsp-audio-pdr;
  qcom,fastrpc-adsp-sensors-pdr;

  qcom,msm_fastrpc_compute_cb1 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x0C01 0x0>;
  };

  qcom,msm_fastrpc_compute_cb2 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x0C02 0x0>;
  };

  qcom,msm_fastrpc_compute_cb3 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x0C03 0x0>;
  };

  qcom,msm_fastrpc_compute_cb4 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x0C04 0x0>;
  };

  qcom,msm_fastrpc_compute_cb5 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x0C05 0x0>;
  };

  qcom,msm_fastrpc_compute_cb6 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x0C06 0x0>;
  };

  qcom,msm_fastrpc_compute_cb9 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   qcom,secure-context-bank;
   iommus = <&apps_smmu 0x0C09 0x0>;
  };

  qcom,msm_fastrpc_compute_cb10 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&apps_smmu 0x0043 0x0>,
     <&apps_smmu 0x0044 0x0>;
   shared-sid = <2>;
   shared-cb = <5>;
  };
 };

 rpm-glink {
  compatible = "qcom,glink-rpm";
  interrupts = <0 194 1>;
  qcom,rpm-msg-ram = <&rpm_msg_ram>;
  mboxes = <&apcs_glb 0>;

  qcom,rpm_glink_ssr {
   qcom,glink-channels = "glink_ssr";
   qcom,notify-edges = <&glink_modem>,
         <&glink_adsp>,
         <&glink_cdsp>;
  };

 };

 qcom,glink {
  compatible = "qcom,glink";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  glink_modem: modem {
   qcom,remote-pid = <1>;
   transport = "smem";
   mboxes = <&apcs_glb 12>;
   mbox-names = "mpss_smem";
   interrupts = <0 68 1>;

   label = "modem";
   qcom,glink-label = "mpss";

   qcom,modem_qrtr {
    qcom,glink-channels = "IPCRTR";
    qcom,intents = <0x800 5
      0x2000 3
      0x4400 2>;
   };

   qcom,msm_fastrpc_rpmsg {
    compatible = "qcom,msm-fastrpc-rpmsg";
    qcom,glink-channels = "fastrpcglink-apps-dsp";
    qcom,intents = <0x64 64>;
   };

   qcom,modem_ds {
    qcom,glink-channels = "DS";
    qcom,intents = <0x4000 2>;
   };

   qcom,modem_glink_ssr {
    qcom,glink-channels = "glink_ssr";
    qcom,notify-edges = <&glink_adsp>,
          <&glink_cdsp>;
   };
  };

  glink_adsp: adsp {
   qcom,remote-pid = <2>;
   transport = "smem";
   mboxes = <&apcs_glb 8>;
   mbox-names = "adsp_smem";
   interrupts = <0 391 1>;

   label = "adsp";
   qcom,glink-label = "lpass";

   qcom,adsp_qrtr {
    qcom,glink-channels = "IPCRTR";
    qcom,intents = <0x800 5
      0x2000 3
      0x4400 2>;
   };

   qcom,apr_tal_rpmsg {
    qcom,glink-channels = "apr_audio_svc";
    qcom,intents = <0x200 20>;
   };

   qcom,msm_fastrpc_rpmsg {
    compatible = "qcom,msm-fastrpc-rpmsg";
    qcom,glink-channels = "fastrpcglink-apps-dsp";
    qcom,intents = <0x64 64>;
   };

   qcom,adsp_glink_ssr {
    qcom,glink-channels = "glink_ssr";
    qcom,notify-edges = <&glink_modem>,
          <&glink_cdsp>;
   };
  };

  glink_cdsp: cdsp {
   qcom,remote-pid = <5>;
   transport = "smem";
   mboxes = <&apcs_glb 28>;
   mbox-names = "cdsp_smem";
   interrupts = <0 261 1>;

   label = "cdsp";
   qcom,glink-label = "cdsp";

   qcom,cdsp_qrtr {
    qcom,glink-channels = "IPCRTR";
    qcom,intents = <0x800 5
      0x2000 3
      0x4400 2>;
   };

   qcom,msm_fastrpc_rpmsg {
    compatible = "qcom,msm-fastrpc-rpmsg";
    qcom,glink-channels = "fastrpcglink-apps-dsp";
    qcom,intents = <0x64 64>;
   };

   qcom,msm_cdsprm_rpmsg {
    compatible = "qcom,msm-cdsprm-rpmsg";
    qcom,glink-channels = "cdsprmglink-apps-dsp";
    qcom,intents = <0x20 12>;

    msm_cdsp_rm: qcom,msm_cdsp_rm {
     compatible = "qcom,msm-cdsp-rm";
     qcom,qos-latency-us = <44>;
     qcom,qos-maxhold-ms = <20>;
     #cooling-cells = <2>;
    };

    msm_hvx_rm: qcom,msm_hvx_rm {
     compatible = "qcom,msm-hvx-rm";
     #cooling-cells = <2>;
    };
   };

   qcom,cdsp_glink_ssr {
    qcom,glink-channels = "glink_ssr";
    qcom,notify-edges = <&glink_modem>,
          <&glink_adsp>;
   };
  };

  glink_spi_xprt_wdsp: wdsp {
   qcom,remote-pid = <10>;
   transport = "spi";
   tx-descriptors = <0x12000 0x12004>;
   rx-descriptors = <0x1200c 0x12010>;

   qcom,wdsp_ctrl {
    qcom,glink-channels = "g_glink_ctrl";
    qcom,intents = <0x400 1>;
   };

   qcom,wdsp_ild {
    qcom,glink-channels =
     "g_glink_persistent_data_ild";
   };

   qcom,wdsp_nild {
    qcom,glink-channels =
     "g_glink_persistent_data_nild";
   };

   qcom,wdsp_data {
    qcom,glink-channels = "g_glink_audio_data";
    qcom,intents = <0x1000 2>;
   };

   qcom,diag_data {
    qcom,glink-channels = "DIAG_DATA";
    qcom,intents = <0x4000 2>;
   };

   qcom,diag_ctrl {
    qcom,glink-channels = "DIAG_CTRL";
    qcom,intents = <0x4000 1>;
   };

   qcom,diag_cmd {
    qcom,glink-channels = "DIAG_CMD";
    qcom,intents = <0x4000 1 >;
   };
  };
 };

 qcom,glinkpkt {
  compatible = "qcom,glinkpkt";

  qcom,glinkpkt-at-mdm0 {
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DS";
   qcom,glinkpkt-dev-name = "at_mdm0";
  };

  qcom,glinkpkt-apr-apps2 {
   qcom,glinkpkt-edge = "adsp";
   qcom,glinkpkt-ch-name = "apr_apps2";
   qcom,glinkpkt-dev-name = "apr_apps2";
  };

  qcom,glinkpkt-data40-cntl {
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA40_CNTL";
   qcom,glinkpkt-dev-name = "smdcntl8";
  };

  qcom,glinkpkt-data1 {
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA1";
   qcom,glinkpkt-dev-name = "smd7";
  };

  qcom,glinkpkt-data4 {
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA4";
   qcom,glinkpkt-dev-name = "smd8";
  };

  qcom,glinkpkt-data11 {
   qcom,glinkpkt-edge = "mpss";
   qcom,glinkpkt-ch-name = "DATA11";
   qcom,glinkpkt-dev-name = "smd11";
  };
 };

 qcom,smp2p_sleepstate {
  compatible = "qcom,smp2p-sleepstate";
  qcom,smem-states = <&sleepstate_smp2p_out 0>;
  interrupt-parent = <&sleepstate_smp2p_in>;
  interrupts = <0 0>;
  interrupt-names = "smp2p-sleepstate-in";
 };

 qcom,smp2p-modem {
  compatible = "qcom,smp2p";
  qcom,smem = <435>, <428>;
  interrupts = <0 70 1>;
  mboxes = <&apcs_glb 14>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <1>;

  modem_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  modem_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  smp2p_ipa_1_out: qcom,smp2p-ipa-1-out {
   qcom,entry-name = "ipa";
   #qcom,smem-state-cells = <1>;
  };


  smp2p_ipa_1_in: qcom,smp2p-ipa-1-in {
   qcom,entry-name = "ipa";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  smp2p_wlan_1_in: qcom,smp2p-wlan-1-in {
   qcom,entry-name = "wlan";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

 };

 qcom,smp2p-adsp {
  compatible = "qcom,smp2p";
  qcom,smem = <443>, <429>;
  interrupts = <0 393 1>;
  mboxes = <&apcs_glb 10>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  adsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  adsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  smp2p_rdbg2_out: qcom,smp2p-rdbg2-out {
   qcom,entry-name = "rdbg";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_rdbg2_in: qcom,smp2p-rdbg2-in {
   qcom,entry-name = "rdbg";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  sleepstate_smp2p_out: sleepstate-out {
   qcom,entry-name = "sleepstate";
   #qcom,smem-state-cells = <1>;
  };

  sleepstate_smp2p_in: qcom,sleepstate-in {
   qcom,entry-name = "sleepstate_see";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 qcom,smp2p-cdsp {
  compatible = "qcom,smp2p";
  qcom,smem = <94>, <432>;
  interrupts = <0 263 1>;
  mboxes = <&apcs_glb 30>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <5>;

  cdsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  cdsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  smp2p_rdbg5_out: qcom,smp2p-rdbg5-out {
   qcom,entry-name = "rdbg";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_rdbg5_in: qcom,smp2p-rdbg5-in {
   qcom,entry-name = "rdbg";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

 };

 qcom_seecom: qseecom@46d00000 {
  compatible = "qcom,qseecom";
  reg = <0x46d00000 0x2200000>;
  reg-names = "secapp-region";
  memory-region = <&qseecom_mem>;
  qcom,hlos-num-ce-hw-instances = <1>;
  qcom,hlos-ce-hw-instance = <0>;
  qcom,qsee-ce-hw-instance = <0>;
  qcom,disk-encrypt-pipe-pair = <2>;
  qcom,support-fde;
  qcom,fde-key-size;
  qcom,appsbl-qseecom-support;
  qcom,commonlib64-loaded-by-uefi;
  qcom,msm-bus,name = "qseecom-noc";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <55 512 0 0>,
   <55 512 200000 400000>,
   <55 512 300000 800000>,
   <55 512 400000 1000000>;
  clock-names =
   "core_clk_src", "core_clk",
   "iface_clk", "bus_clk";
  clocks =
   <&clock_rpmcc 112>,
   <&clock_rpmcc 112>,
   <&clock_rpmcc 112>,
   <&clock_rpmcc 112>;
  qcom,ce-opp-freq = <171430000>;
  qcom,qsee-reentrancy-support = <2>;
 };

 qcom_smcinvoke: smcinvoke@46d00000 {
  compatible = "qcom,smcinvoke";
  reg = <0x46d00000 0x2200000>;
  reg-names = "secapp-region";
 };

 qcom_rng: qrng@1b53000 {
  compatible = "qcom,msm-rng";
  reg = <0x1b53000 0x1000>;
  qcom,msm-rng-iface-clk;
  qcom,no-qrng-config;
  qcom,msm-bus,name = "msm-rng-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 618 0 0>,
   <1 618 0 300000>;
  clocks = <&clock_gcc 127>;
  clock-names = "iface_clk";
 };

 qcom_tzlog: tz-log@0c125720 {
  compatible = "qcom,tz-log";
  reg = <0x0c125720 0x3000>;
  qcom,hyplog-enabled;
  hyplog-address-offset = <0x410>;
  hyplog-size-offset = <0x414>;
 };

 spmi_bus: qcom,spmi@1c40000 {
  compatible = "qcom,spmi-pmic-arb";
  reg = <0x1c40000 0x1100>,
   <0x1e00000 0x2000000>,
   <0x3e00000 0x100000>,
   <0x3f00000 0xa0000>,
   <0x1c0a000 0x26000>;
  reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
  interrupt-names = "periph_irq";
  interrupts = <0 183 0>;
  qcom,ee = <0>;
  qcom,channel = <0>;
  #address-cells = <1>;
  #size-cells = <1>;
  interrupt-controller;
  #interrupt-cells = <4>;
  cell-index = <0>;
 };

 qcom,rmtfs_sharedmem@0 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x0 0x200000>;
  reg-names = "rmtfs";
  qcom,client-id = <0x00000001>;
  qcom,guard-memory;
 };

 qcom_cedev: qcedev@1b20000 {
  compatible = "qcom,qcedev";
  reg = <0x1b20000 0x20000>,
   <0x1b04000 0x24000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 247 0>;
  qcom,bam-pipe-pair = <3>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,bam-ee = <0>;
  qcom,msm-bus,name = "qcedev-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <55 512 0 0>,
   <55 512 393600 393600>;
  clock-names =
   "core_clk_src", "core_clk",
   "iface_clk", "bus_clk";
  clocks =
   <&clock_rpmcc 110>,
   <&clock_rpmcc 110>,
   <&clock_rpmcc 110>,
   <&clock_rpmcc 110>;
  qcom,ce-opp-freq = <171430000>;
  qcom,smmu-s1-enable;
  iommus = <&apps_smmu 0x01A6 0x0011>,
    <&apps_smmu 0x01B6 0x0011>;
 };

 qcom_msmhdcp: qcom,msm_hdcp {
  compatible = "qcom,msm-hdcp";
 };

 qcom_crypto: qcrypto@1b20000 {
  compatible = "qcom,qcrypto";
  reg = <0x1b20000 0x20000>,
    <0x1b04000 0x24000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 247 0>;
  qcom,bam-pipe-pair = <2>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,bam-ee = <0>;
  qcom,ce-hw-shared;
  qcom,clk-mgmt-sus-res;
  qcom,msm-bus,name = "qcrypto-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <55 512 0 0>,
   <55 512 393600 393600>;
  clock-names =
   "core_clk_src", "core_clk",
   "iface_clk", "bus_clk";
  clocks =
   <&clock_rpmcc 111>,
   <&clock_rpmcc 111>,
   <&clock_rpmcc 111>,
   <&clock_rpmcc 111>;
  qcom,use-sw-aes-cbc-ecb-ctr-algo;
  qcom,use-sw-aes-xts-algo;
  qcom,use-sw-aes-ccm-algo;
  qcom,use-sw-ahash-algo;
  qcom,use-sw-aead-algo;
  qcom,use-sw-hmac-algo;
  qcom,smmu-s1-enable;
  iommus = <&apps_smmu 0x01A4 0x0011>,
   <&apps_smmu 0x01B4 0x0011>;
 };

 bluetooth: bt_wcn3990 {
  compatible = "qca,wcn3990";
  qca,bt-vdd-io-supply = <&pm6125_l9>;
  qca,bt-vdd-core-supply = <&pm6125_l17>;
  qca,bt-vdd-pa-supply = <&pm6125_l23>;
  qca,bt-vdd-xtal-supply = <&pm6125_l16>;

  qca,bt-vdd-io-voltage-level = <1700000 1900000>;
  qca,bt-vdd-core-voltage-level = <1304000 1304000>;
  qca,bt-vdd-pa-voltage-level = <3000000 3400000>;
  qca,bt-vdd-xtal-voltage-level = <1700000 1900000>;

  qca,bt-vdd-io-current-level = <1>;
  qca,bt-vdd-core-current-level = <1>;
  qca,bt-vdd-pa-current-level = <1>;
  qca,bt-vdd-xtal-current-level = <1>;
 };

 slim_aud: slim@a2c0000 {
  cell-index = <1>;
  compatible = "qcom,slim-ngd";
  reg = <0xa2c0000 0x2c000>,
   <0xa284000 0x2a000>;
  reg-names = "slimbus_physical", "slimbus_bam_physical";
  interrupts = <0 397 0>, <0 398 0>;
  interrupt-names = "slimbus_irq", "slimbus_bam_irq";
  qcom,apps-ch-pipes = <0x7c0000>;
  qcom,ea-pc = <0x310>;
  status = "disabled";
  qcom,iommu-s1-bypass;

  iommu_slim_aud_ctrl_cb: qcom,iommu_slim_ctrl_cb {
   compatible = "qcom,iommu-slim-ctrl-cb";
   iommus = <&apps_smmu 0x66 0x0>,
     <&apps_smmu 0x6d 0x0>,
     <&apps_smmu 0x6e 0x1>,
     <&apps_smmu 0x70 0x1>;
  };
 };

 slim_qca: slim@a340000 {
  cell-index = <3>;
  compatible = "qcom,slim-ngd";
  reg = <0xa340000 0x2c000>,
   <0xa304000 0x20000>;
  reg-names = "slimbus_physical", "slimbus_bam_physical";
  interrupts = <0 403 0>, <0 404 0>;
  interrupt-names = "slimbus_irq", "slimbus_bam_irq";
  status = "ok";
  qcom,iommu-s1-bypass;

  iommu_slim_qca_ctrl_cb: qcom,iommu_slim_ctrl_cb {
   compatible = "qcom,iommu-slim-ctrl-cb";
   iommus = <&apps_smmu 0x73 0x0>;
  };


  btfmslim_codec: wcn3990 {
   compatible = "qcom,btfmslim_slave";
   elemental-addr = [00 01 20 02 17 02];
   qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
   qcom,btfm-slim-ifd-elemental-addr = [00 00 20 02 17 02];
  };
 };

 sdcc1_ice: sdcc1ice@4748000{
  compatible = "qcom,ice";
  reg = <0x4748000 0x8000>;
  qcom,enable-ice-clk;
  clock-names = "ice_core_clk_src", "ice_core_clk",
    "bus_clk", "iface_clk";
  clocks = <&clock_gcc 169>,
   <&clock_gcc 168>,
   <&clock_gcc 165>,
   <&clock_gcc 166>;
  qcom,op-freq-hz = <300000000>, <0>, <0>, <0>;
  qcom,msm-bus,name = "sdcc_ice_noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <1 757 0 0>,
    <1 757 1000 0>;
  qcom,bus-vector-names = "MIN",
     "MAX";
  qcom,instance-type = "sdcc";
 };

 sdhc_1: sdhci@4744000 {
  compatible = "qcom,sdhci-msm-v5";
  reg = <0x4744000 0x1000>, <0x4745000 0x1000>;
  reg-names = "hc_mem", "cmdq_mem";

  interrupts = <0 348 0>,
     <0 352 0>;
  interrupt-names = "hc_irq", "pwr_irq";
  sdhc-msm-crypto = <&sdcc1_ice>;

  qcom,bus-width = <8>;
  qcom,large-address-bus;

  qcom,clk-rates = <400000 20000000 25000000 50000000 100000000
      192000000 384000000>;
  qcom,bus-speed-mode = "HS400_1p8v", "HS200_1p8v", "DDR_1p8v";

  qcom,devfreq,freq-table = <50000000 200000000>;

  qcom,msm-bus,name = "sdhc1";
  qcom,msm-bus,num-cases = <9>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =

   <78 512 0 0>, <1 606 0 0>,

   <78 512 1046 1600>,
   <1 606 1600 1600>,

   <78 512 20480 80000>,
   <1 606 80000 80000>,

   <78 512 25600 100000>,
   <1 606 50000 100000>,

   <78 512 51200 200000>,
   <1 606 65000 100000>,

   <78 512 102400 200000>,
   <1 606 65000 100000>,

   <78 512 204800 400000>,
   <1 606 300000 300000>,

   <78 512 204800 400000>,
   <1 606 300000 300000>,

   <78 512 1338562 4096000>,
   <1 606 1338562 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
   100750000 200000000 400000000 4294967295>;


  qcom,pm-qos-irq-type = "affine_irq";
  qcom,pm-qos-irq-latency = <40 40>;
  qcom,pm-qos-cpu-groups = <0x0f 0xf0>;
  qcom,pm-qos-cmdq-latency-us = <40 40>, <40 40>;
  qcom,pm-qos-legacy-latency-us = <40 40>, <40 40>;

  qcom,scaling-lower-bus-speed-mode = "DDR52";

  clocks = <&clock_gcc 165>,
   <&clock_gcc 166>,
   <&clock_gcc 168>;
  clock-names = "iface_clk", "core_clk", "ice_core_clk";

  qcom,ice-clk-rates = <300000000 75000000>;


  qcom,dll-hsr-list = <0x000f642c 0x0 0x0 0x00010800 0x80040873>;

  qcom,nonremovable;
  status = "disabled";
 };

 sdhc_2: sdhci@4784000 {
  compatible = "qcom,sdhci-msm-v5";
  reg = <0x4784000 0x1000>;
  reg-names = "hc_mem";

  interrupts = <0 350 0>,
     <0 353 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <4>;
  qcom,large-address-bus;

  qcom,clk-rates = <400000 20000000 25000000
    50000000 100000000 202000000>;
  qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50",
          "SDR104";

  qcom,devfreq,freq-table = <50000000 202000000>;

  qcom,msm-bus,name = "sdhc2";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =

   <81 512 0 0>, <1 608 0 0>,

   <81 512 1046 3200>,
   <1 608 1600 1600>,

   <81 512 52286 160000>,
   <1 608 80000 80000>,

   <81 512 65360 200000>,
   <1 608 100000 100000>,

   <81 512 130718 400000>,
   <1 608 133320 133320>,

   <81 512 261438 400000>,
   <1 608 150000 150000>,

   <81 512 261438 800000>,
   <1 608 300000 300000>,

   <81 512 1338562 4096000>,
   <1 608 1338562 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
   100750000 200000000 4294967295>;


  qcom,pm-qos-irq-type = "affine_irq";
  qcom,pm-qos-irq-latency = <40 40>;
  qcom,pm-qos-cpu-groups = <0x0f 0xf0>;
  qcom,pm-qos-legacy-latency-us = <40 40>, <40 40>;

  clocks = <&clock_gcc 170>,
   <&clock_gcc 171>;
  clock-names = "iface_clk", "core_clk";


  qcom,dll-hsr-list = <0x0007642c 0x0 0x0 0x00010800 0x80040873>;

  status = "disabled";
 };

 qcom,msm_gsi {
  compatible = "qcom,msm_gsi";
 };

 qcom,rmnet-ipa {
  compatible = "qcom,rmnet-ipa3";
  qcom,rmnet-ipa-ssr;
  qcom,ipa-platform-type-msm;
  qcom,ipa-advertise-sg-support;
  qcom,ipa-napi-enable;
 };

 ipa_hw: qcom,ipa@5800000 {
  compatible = "qcom,ipa";
  reg = <0x5800000 0x34000>,
        <0x5804000 0x2c000>;
  reg-names = "ipa-base", "gsi-base";
  interrupts = <0 257 0>, <0 259 0>;
  interrupt-names = "ipa-irq", "gsi-irq";
  qcom,ipa-hw-ver = <16>;
  qcom,ipa-hw-mode = <0>;
  qcom,ee = <0>;
  qcom,use-ipa-tethering-bridge;
  qcom,modem-cfg-emb-pipe-flt;
  qcom,ipa-wdi2;
  qcom,ipa-wdi2_over_gsi;
  qcom,ipa-endp-delay-wa;
  qcom,ipa-fltrt-not-hashable;
  qcom,use-64-bit-dma-mask;
  qcom,arm-smmu;
  qcom,smmu-fast-map;
  qcom,use-ipa-pm;
  clocks = <&clock_rpmcc 10>;
  clock-names = "core_clk";
  qcom,msm-bus,name = "ipa";
  qcom,msm-bus,num-cases = <5>;
  qcom,msm-bus,num-paths = <3>;
  qcom,msm-bus,vectors-KBps =

  <90 512 0 0>,
  <90 585 0 0>,
  <1 676 0 0>,

  <90 512 80000 465000>,
  <90 585 80000 68570>,
  <1 676 80000 30>,

  <90 512 80000 2000000>,
  <90 585 80000 267461>,
  <1 676 80000 109890>,

  <90 512 206000 4000000>,
  <90 585 206000 712961>,
  <1 676 206000 491520>,

  <90 512 206000 5598900>,
  <90 585 206000 1436481>,
  <1 676 206000 491520>;
  qcom,bus-vector-names =
   "MIN", "SVS2", "SVS", "NOMINAL", "TURBO";
  qcom,throughput-threshold = <310 600 1000>;
  qcom,scaling-exceptions = <>;


  qcom,smp2p_map_ipa_1_out {
   compatible = "qcom,smp2p-map-ipa-1-out";
   qcom,smem-states = <&smp2p_ipa_1_out 0>;
   qcom,smem-state-names = "ipa-smp2p-out";
  };

  qcom,smp2p_map_ipa_1_in {
   compatible = "qcom,smp2p-map-ipa-1-in";
   interrupts-extended = <&smp2p_ipa_1_in 0 0>;
   interrupt-names = "ipa-smp2p-in";
  };
 };

 ipa_smmu_ap: ipa_smmu_ap {
  compatible = "qcom,ipa-smmu-ap-cb";
  iommus = <&apps_smmu 0x00E0 0x0>;
  qcom,iova-mapping = <0x10000000 0x30000000>;

  qcom,additional-mapping = <0x0c123000 0x0c123000 0x2000>;
 };

 ipa_smmu_wlan: ipa_smmu_wlan {
  compatible = "qcom,ipa-smmu-wlan-cb";
  iommus = <&apps_smmu 0x00E1 0x0>;

  qcom,additional-mapping = <0x5860000 0x5860000 0x80000>;
 };

 ipa_smmu_uc: ipa_smmu_uc {
  compatible = "qcom,ipa-smmu-uc-cb";
  iommus = <&apps_smmu 0x00E2 0x0>;
  qcom,iova-mapping = <0x40400000 0x1fc00000>;
 };

 qcom,ipa_fws {
  compatible = "qcom,pil-tz-generic";
  qcom,pas-id = <0xf>;
  qcom,firmware-name = "ipa_fws";
  qcom,pil-force-shutdown;
  memory-region = <&pil_ipa_fw_mem>;
 };

 qcom,venus@5ae0000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x5ae0000 0x4000>;

  vdd-supply = <&venus_gdsc>;
  qcom,proxy-reg-names = "vdd";
  qcom,mas-crypto = <&mas_crypto_c0>;

  clocks = <&clock_videocc 9>,
   <&clock_videocc 6>,
   <&clock_videocc 8>;
  clock-names = "core_clk", "iface_clk", "bus_clk";
  qcom,proxy-clock-names = "core_clk", "iface_clk", "bus_clk";

  qcom,pas-id = <9>;
  qcom,msm-bus,name = "pil-venus";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <63 512 0 0>,
   <63 512 0 304000>;
  qcom,proxy-timeout-ms = <100>;
  qcom,firmware-name = "venus";
  memory-region = <&pil_video_mem>;
 };

 cx_ipeak_lm: cx_ipeak@3ed000 {
  compatible = "qcom,cx-ipeak-v2";
  reg = <0x3ed000 0xc00c>;
 };

 ssc_sensors: qcom,msm-ssc-sensors {
  compatible = "qcom,msm-ssc-sensors";
  status = "ok";
 };

 ddr4_bw_opp_table: ddr4-bw-opp-table {
  compatible = "operating-points-v2";
  opp-200 {opp-hz = /bits/ 64 <((200 * 1000000 * 8) / (1024 * 1024))>;};
  opp-300 {opp-hz = /bits/ 64 <((300 * 1000000 * 8) / (1024 * 1024))>;};
  opp-451 {opp-hz = /bits/ 64 <((451 * 1000000 * 8) / (1024 * 1024))>;};
  opp-547 {opp-hz = /bits/ 64 <((547 * 1000000 * 8) / (1024 * 1024))>;};
  opp-681 {opp-hz = /bits/ 64 <((681 * 1000000 * 8) / (1024 * 1024))>;};
  opp-768 {opp-hz = /bits/ 64 <((768 * 1000000 * 8) / (1024 * 1024))>;};
  opp-1017 {opp-hz = /bits/ 64 <((1017 * 1000000 * 8) / (1024 * 1024))>;};
  opp-1353 {opp-hz = /bits/ 64 <((1353 * 1000000 * 8) / (1024 * 1024))>;};
  opp-1555 {opp-hz = /bits/ 64 <((1555 * 1000000 * 8) / (1024 * 1024))>;};
  opp-1804 {opp-hz = /bits/ 64 <((1804 * 1000000 * 8) / (1024 * 1024))>;};
 };

 suspendable_ddr4_bw_opp_table: suspendable-ddr4-bw-opp-table {
  compatible = "operating-points-v2";
  opp-0 {opp-hz = /bits/ 64 <((0 * 1000000 * 8) / (1024 * 1024))>;};
  opp-200 {opp-hz = /bits/ 64 <((200 * 1000000 * 8) / (1024 * 1024))>;};
  opp-300 {opp-hz = /bits/ 64 <((300 * 1000000 * 8) / (1024 * 1024))>;};
  opp-451 {opp-hz = /bits/ 64 <((451 * 1000000 * 8) / (1024 * 1024))>;};
  opp-547 {opp-hz = /bits/ 64 <((547 * 1000000 * 8) / (1024 * 1024))>;};
  opp-681 {opp-hz = /bits/ 64 <((681 * 1000000 * 8) / (1024 * 1024))>;};
  opp-768 {opp-hz = /bits/ 64 <((768 * 1000000 * 8) / (1024 * 1024))>;};
  opp-1017 {opp-hz = /bits/ 64 <((1017 * 1000000 * 8) / (1024 * 1024))>;};
  opp-1353 {opp-hz = /bits/ 64 <((1353 * 1000000 * 8) / (1024 * 1024))>;};
  opp-1555 {opp-hz = /bits/ 64 <((1555 * 1000000 * 8) / (1024 * 1024))>;};
  opp-1804 {opp-hz = /bits/ 64 <((1804 * 1000000 * 8) / (1024 * 1024))>;};
 };

 ddr3_bw_opp_table: ddr3-bw-opp-table {
  compatible = "operating-points-v2";
  opp-200 {opp-hz = /bits/ 64 <((200 * 1000000 * 8) / (1024 * 1024))>;};
  opp-300 {opp-hz = /bits/ 64 <((300 * 1000000 * 8) / (1024 * 1024))>;};
  opp-451 {opp-hz = /bits/ 64 <((451 * 1000000 * 8) / (1024 * 1024))>;};
  opp-547 {opp-hz = /bits/ 64 <((547 * 1000000 * 8) / (1024 * 1024))>;};
  opp-681 {opp-hz = /bits/ 64 <((681 * 1000000 * 8) / (1024 * 1024))>;};
  opp-768 {opp-hz = /bits/ 64 <((768 * 1000000 * 8) / (1024 * 1024))>;};
  opp-931 {opp-hz = /bits/ 64 <((931 * 1000000 * 8) / (1024 * 1024))>;};
 };

 suspendable_ddr3_bw_opp_table: suspendable-ddr3-bw-opp-table {
  compatible = "operating-points-v2";
  opp-0 {opp-hz = /bits/ 64 <((0 * 1000000 * 8) / (1024 * 1024))>;};
  opp-200 {opp-hz = /bits/ 64 <((200 * 1000000 * 8) / (1024 * 1024))>;};
  opp-300 {opp-hz = /bits/ 64 <((300 * 1000000 * 8) / (1024 * 1024))>;};
  opp-451 {opp-hz = /bits/ 64 <((451 * 1000000 * 8) / (1024 * 1024))>;};
  opp-547 {opp-hz = /bits/ 64 <((547 * 1000000 * 8) / (1024 * 1024))>;};
  opp-681 {opp-hz = /bits/ 64 <((681 * 1000000 * 8) / (1024 * 1024))>;};
  opp-768 {opp-hz = /bits/ 64 <((768 * 1000000 * 8) / (1024 * 1024))>;};
  opp-931 {opp-hz = /bits/ 64 <((931 * 1000000 * 8) / (1024 * 1024))>;};
 };

 cpu_cpu_ddr_bw: qcom,cpu-cpu-ddr-bw {
  compatible = "qcom,devbw";
  governor = "performance";
  qcom,src-dst-ports =
   <1 512>;
  qcom,active-only;
  ddr3-opp {
   operating-points-v2 = <&ddr3_bw_opp_table>;
   qcom,ddr-type = <5>;
  };
  ddr4-opp {
   operating-points-v2 = <&ddr4_bw_opp_table>;
   qcom,ddr-type = <7>;
  };
 };

 cpu_cpu_ddr_bwmon: qcom,cpu-cpu-ddr-bwmon@01b8e200 {
  compatible = "qcom,bimc-bwmon4";
  reg = <0x01b8e200 0x100>, <0x01b8e100 0x100>;
  reg-names = "base", "global_base";
  interrupts = <0 421 4>;
  qcom,mport = <0>;
  qcom,hw-timer-hz = <19200000>;
  qcom,target-dev = <&cpu_cpu_ddr_bw>;
  qcom,count-unit = <0x10000>;
 };

 cpu0_cpu_ddr_lat: qcom,cpu0-cpu-ddr-lat {
  compatible = "qcom,devbw";
  governor = "performance";
  qcom,src-dst-ports =
   <1 512>;
  qcom,active-only;
  ddr3-opp {
   operating-points-v2 = <&ddr3_bw_opp_table>;
   qcom,ddr-type = <5>;
  };
  ddr4-opp {
   operating-points-v2 = <&ddr4_bw_opp_table>;
   qcom,ddr-type = <7>;
  };
 };

 cpu0_cpu_ddr_latmon: qcom,cpu0-cpu-ddr-latmon {
  compatible = "qcom,arm-memlat-mon";
  qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3>;
  qcom,target-dev = <&cpu0_cpu_ddr_lat>;
  qcom,cachemiss-ev = <0x17>;
  qcom,stall-cycle-ev = <0xE7>;
  ddr3-map {
   qcom,ddr-type = <5>;
   qcom,core-dev-table =
    < 864000 ((200 * 1000000 * 8) / (1024 * 1024)) >,
    < 1305600 ((451 * 1000000 * 8) / (1024 * 1024)) >,
    < 1804800 ((768 * 1000000 * 8) / (1024 * 1024)) >;
  };
  ddr4-map {
   qcom,ddr-type = <7>;
   qcom,core-dev-table =
    < 864000 ((300 * 1000000 * 8) / (1024 * 1024)) >,
    < 1305600 ((547 * 1000000 * 8) / (1024 * 1024)) >,
    < 1420000 ((768 * 1000000 * 8) / (1024 * 1024)) >,
    < 1804800 ((1017 * 1000000 * 8) / (1024 * 1024)) >;
  };
 };

 cpu4_cpu_ddr_lat: qcom,cpu4-cpu-ddr-lat {
  compatible = "qcom,devbw";
  governor = "performance";
  qcom,src-dst-ports =
   <1 512>;
  qcom,active-only;
  ddr3-opp {
   operating-points-v2 = <&ddr3_bw_opp_table>;
   qcom,ddr-type = <5>;
  };
  ddr4-opp {
   operating-points-v2 = <&ddr4_bw_opp_table>;
   qcom,ddr-type = <7>;
  };
 };

 cpu4_cpu_ddr_latmon: qcom,cpu4-cpu-ddr-latmon {
  compatible = "qcom,arm-memlat-mon";
  qcom,cpulist = <&CPU4 &CPU5 &CPU6 &CPU7>;
  qcom,target-dev = <&cpu4_cpu_ddr_lat>;
  qcom,cachemiss-ev = <0x17>;
  qcom,stall-cycle-ev = <0x24>;
  ddr3-map {
   qcom,ddr-type = <5>;
   qcom,core-dev-table =
    < 1056000 ((200 * 1000000 * 8) / (1024 * 1024)) >,
    < 1401600 ((451 * 1000000 * 8) / (1024 * 1024)) >,
    < 1804800 ((768 * 1000000 * 8) / (1024 * 1024)) >,
    < 2016000 ((931 * 1000000 * 8) / (1024 * 1024)) >;
  };
  ddr4-map {
   qcom,ddr-type = <7>;
   qcom,core-dev-table =
    < 902400 ((451 * 1000000 * 8) / (1024 * 1024)) >,
    < 1401600 ((1017 * 1000000 * 8) / (1024 * 1024)) >,
    < 1804800 ((1555 * 1000000 * 8) / (1024 * 1024)) >,
    < 2016000 ((1804 * 1000000 * 8) / (1024 * 1024)) >;
  };
 };

 cpu0_cpu_ddr_latfloor: qcom,cpu0-cpu-ddr-latfloor {
  compatible = "qcom,devbw";
  governor = "performance";
  qcom,src-dst-ports =
   <1 512>;
  qcom,active-only;
  ddr3-opp {
   operating-points-v2 = <&ddr3_bw_opp_table>;
   qcom,ddr-type = <5>;
  };
  ddr4-opp {
   operating-points-v2 = <&ddr4_bw_opp_table>;
   qcom,ddr-type = <7>;
  };
 };

 cpu0_computemon: qcom,cpu0-computemon {
  compatible = "qcom,arm-cpu-mon";
  qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3>;
  qcom,target-dev = <&cpu0_cpu_ddr_latfloor>;
  ddr3-map {
   qcom,ddr-type = <5>;
   qcom,core-dev-table =
    < 614400 ((200 * 1000000 * 8) / (1024 * 1024)) >,
    < 1305600 ((451 * 1000000 * 8) / (1024 * 1024)) >,
    < 1804800 ((768 * 1000000 * 8) / (1024 * 1024)) >;
  };
  ddr4-map {
   qcom,ddr-type = <7>;
   qcom,core-dev-table =
    < 614400 ((300 * 1000000 * 8) / (1024 * 1024)) >,
    < 1017600 ((451 * 1000000 * 8) / (1024 * 1024)) >,
    < 1420000 ((547 * 1000000 * 8) / (1024 * 1024)) >,
    < 1804800 ((768 * 1000000 * 8) / (1024 * 1024)) >;
  };
 };

 cpu4_cpu_ddr_latfloor: qcom,cpu4-cpu-ddr-latfloor {
  compatible = "qcom,devbw";
  governor = "performance";
  qcom,src-dst-ports =
   <1 512>;
  qcom,active-only;
  ddr3-opp {
   operating-points-v2 = <&ddr3_bw_opp_table>;
   qcom,ddr-type = <5>;
  };
  ddr4-opp {
   operating-points-v2 = <&ddr4_bw_opp_table>;
   qcom,ddr-type = <7>;
  };
 };

 cpu4_computemon: qcom,cpu4-computemon {
  compatible = "qcom,arm-cpu-mon";
  qcom,cpulist = <&CPU4 &CPU5 &CPU6 &CPU7>;
  qcom,target-dev = <&cpu4_cpu_ddr_latfloor>;
  ddr3-map {
   qcom,ddr-type = <5>;
   qcom,core-dev-table =
    < 1056000 ((200 * 1000000 * 8) / (1024 * 1024)) >,
    < 1401600 ((451 * 1000000 * 8) / (1024 * 1024)) >,
    < 1804800 ((768 * 1000000 * 8) / (1024 * 1024)) >,
    < 2016000 ((931 * 1000000 * 8) / (1024 * 1024)) >;
  };
  ddr4-map {
   qcom,ddr-type = <7>;
   qcom,core-dev-table =
    < 902400 ((300 * 1000000 * 8) / (1024 * 1024)) >,
    < 1056000 ((547 * 1000000 * 8) / (1024 * 1024)) >,
    < 1401680 ((768 * 1000000 * 8) / (1024 * 1024)) >,
    < 1804800 ((1017 * 1000000 * 8) / (1024 * 1024)) >,
    < 2016000 ((1804 * 1000000 * 8) / (1024 * 1024)) >;
  };
 };

 demux {
  compatible = "qcom,demux";
 };

 qfprom: qfprom@1b46018 {
  compatible = "qcom,qfprom";
  reg = <0x1b46018 0x4>;
  #address-cells = <1>;
  #size-cells = <1>;
  read-only;
  ranges;
 };
};


# 1 "arch/arm64/boot/dts/qcom/pmi632.dtsi" 1
# 17 "arch/arm64/boot/dts/qcom/pmi632.dtsi"
&spmi_bus {
 qcom,pmi632@2 {
  compatible = "qcom,spmi-pmic";
  reg = <0x2 0>;
  #address-cells = <1>;
  #size-cells = <1>;

  pmi632_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  pmi632_pon: qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
  };

  pmi632_vadc: vadc@3100 {
   compatible = "qcom,spmi-adc5";
   reg = <0x3100 0x100>, <0x3700 0x100>;
   reg-names = "adc5-usr-base", "adc5-cal-base";
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x2 0x31 0x0 1>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-vdd-reference = <1875>;
   #io-channel-cells = <1>;
   io-channel-ranges;
   qcom,pmic-revid = <&pmi632_revid>;


   ref_gnd {
    reg = <0x00>;
    label = "ref_gnd";
    qcom,pre-scaling = <1 1>;
   };

   vref_1p25 {
    reg = <0x01>;
    label = "vref_1p25";
    qcom,pre-scaling = <1 1>;
   };

   die_temp {
    reg = <0x06>;
    label = "die_temp";
    qcom,pre-scaling = <1 1>;
   };

   vph_pwr {
    reg = <0x83>;
    label = "vph_pwr";
    qcom,pre-scaling = <1 3>;
   };

   vbat_sns {
    reg = <0x84>;
    label = "vbat_sns";
    qcom,pre-scaling = <1 3>;
   };

   usb_in_i_uv {
    reg = <0x07>;
    label = "usb_in_i_uv";
    qcom,pre-scaling = <1 1>;
   };

   usb_in_v_div_16 {
    reg = <0x08>;
    label = "usb_in_v_div_16";
    qcom,pre-scaling = <1 16>;
   };

   chg_temp {
    reg = <0x09>;
    label = "chg_temp";
    qcom,pre-scaling = <1 1>;
   };

   bat_therm {
    reg = <0x4a>;
    label = "bat_therm";
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
    qcom,pre-scaling = <1 1>;
   };

   bat_therm_30k {
    reg = <0x2a>;
    label = "bat_therm_30k";
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
    qcom,pre-scaling = <1 1>;
   };

   bat_therm_400k {
    reg = <0x6a>;
    label = "bat_therm_400k";
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
    qcom,pre-scaling = <1 1>;
   };

   bat_id {
    reg = <0x4b>;
    label = "bat_id";
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
    qcom,pre-scaling = <1 1>;
   };

   xo_therm {
    reg = <0x4c>;
    label = "xo_therm";
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
    qcom,pre-scaling = <1 1>;
   };

   v_i_int_ext {
    reg = <0xb0>;
    label = "v_i_int_vbat_vdata";
    qcom,pre-scaling = <1 1>;
   };

   v_i_parallel {
    reg = <0xb4>;
    label = "v_i_parallel_vbat_vdata";
    qcom,pre-scaling = <1 1>;
   };

  };

  pmi632_adc_tm: adc_tm@3500 {
   compatible = "qcom,adc-tm5";
   reg = <0x3500 0x100>;
   interrupts = <0x2 0x35 0x0 1>;
   interrupt-names = "thr-int-en";
   #address-cells = <1>;
   #size-cells = <0>;
   #thermal-sensor-cells = <1>;
  };

  pmi632_tz: qcom,temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x2 0x24 0x0 1>;
   #thermal-sensor-cells = <0>;
   qcom,temperature-threshold-set = <1>;
  };

  pmi632_gpios: pinctrl@c000 {
   compatible = "qcom,spmi-gpio";
   reg = <0xc000 0x800>;
   interrupts = <0x2 0xc0 0 0>,
     <0x2 0xc1 0 0>,
     <0x2 0xc2 0 0>,
     <0x2 0xc3 0 0>,
     <0x2 0xc4 0 0>,
     <0x2 0xc5 0 0>,
     <0x2 0xc6 0 0>,
     <0x2 0xc7 0 0>;
   interrupt-names = "pmi632_gpio1", "pmi632_gpio2",
     "pmi632_gpio3", "pmi632_gpio4",
     "pmi632_gpio5", "pmi632_gpio6",
     "pmi632_gpio7", "pmi632_gpio8";
   gpio-controller;
   #gpio-cells = <2>;
  };

  pmi632_charger: qcom,qpnp-smb5 {
   compatible = "qcom,qpnp-smb5";
   #address-cells = <1>;
   #size-cells = <1>;
   #cooling-cells = <2>;

   qcom,pmic-revid = <&pmi632_revid>;
   io-channels = <&pmi632_vadc 0x08>,
          <&pmi632_vadc 0x07>,
          <&pmi632_vadc 0x09>,
          <&pmi632_vadc 0x06>;
   io-channel-names = "usb_in_voltage",
        "usb_in_current",
        "chg_temp",
        "die_temp";

   qcom,chgr@1000 {
    reg = <0x1000 0x100>;
    interrupts =
     <0x2 0x10 0x0 1>,
     <0x2 0x10 0x1 1>,
     <0x2 0x10 0x2 1>,
     <0x2 0x10 0x3 1>,
     <0x2 0x10 0x4 1>,
     <0x2 0x10 0x5 1>,
     <0x2 0x10 0x6 1>,
     <0x2 0x10 0x7 1>;

    interrupt-names = "chgr-error",
        "chg-state-change",
        "step-chg-state-change",
        "step-chg-soc-update-fail",
        "step-chg-soc-update-req",
        "fg-fvcal-qualified",
        "vph-alarm",
        "vph-drop-prechg";
   };

   qcom,dcdc@1100 {
    reg = <0x1100 0x100>;
    interrupts =
     <0x2 0x11 0x0 1>,
     <0x2 0x11 0x1 1>,
     <0x2 0x11 0x2 1>,
     <0x2 0x11 0x3 (2 | 1)>,
     <0x2 0x11 0x4 (2 | 1)>,
     <0x2 0x11 0x5 (2 | 1)>,
     <0x2 0x11 0x6 1>,
     <0x2 0x11 0x7 (2 | 1)>;

    interrupt-names = "otg-fail",
        "otg-oc-disable-sw",
        "otg-oc-hiccup",
        "bsm-active",
        "high-duty-cycle",
        "input-current-limiting",
        "concurrent-mode-disable",
        "switcher-power-ok";
   };

   qcom,batif@1200 {
    reg = <0x1200 0x100>;
    interrupts =
     <0x2 0x12 0x0 1>,
     <0x2 0x12 0x1 1>,
     <0x2 0x12 0x2 (2 | 1)>,
     <0x2 0x12 0x3 (2 | 1)>,
     <0x2 0x12 0x4 (2 | 1)>,
     <0x2 0x12 0x5 (2 | 1)>,
     <0x2 0x12 0x6 (2 | 1)>,
     <0x2 0x12 0x7 (2 | 1)>;

    interrupt-names = "bat-temp",
        "all-chnl-conv-done",
        "bat-ov",
        "bat-low",
        "bat-therm-or-id-missing",
        "bat-terminal-missing",
        "buck-oc",
        "vph-ov";
   };

   qcom,usb@1300 {
    reg = <0x1300 0x100>;
    interrupts =
     <0x2 0x13 0x0 (2 | 1)>,
     <0x2 0x13 0x1 (2 | 1)>,
     <0x2 0x13 0x2 1>,
     <0x2 0x13 0x3 (2 | 1)>,
     <0x2 0x13 0x4 (2 | 1)>,
     <0x2 0x13 0x5 (2 | 1)>,
     <0x2 0x13 0x6 1>,
     <0x2 0x13 0x7 1>;

    interrupt-names = "usbin-collapse",
        "usbin-vashdn",
        "usbin-uv",
        "usbin-ov",
        "usbin-plugin",
        "usbin-revi-change",
        "usbin-src-change",
        "usbin-icl-change";
   };

   qcom,typec@1500 {
    reg = <0x1500 0x100>;
    interrupts =
     <0x2 0x15 0x0 (2 | 1)>,
     <0x2 0x15 0x1 (2 | 1)>,
     <0x2 0x15 0x2 1>,
     <0x2 0x15 0x3 1>,
     <0x2 0x15 0x4 (2 | 1)>,
     <0x2 0x15 0x5 1>,
     <0x2 0x15 0x6 1>,
     <0x2 0x15 0x7 1>;

    interrupt-names = "typec-or-rid-detect-change",
        "typec-vpd-detect",
        "typec-cc-state-change",
        "typec-vconn-oc",
        "typec-vbus-change",
        "typec-attach-detach",
        "typec-legacy-cable-detect",
        "typec-try-snk-src-detect";
   };

   qcom,misc@1600 {
    reg = <0x1600 0x100>;
    interrupts =
     <0x2 0x16 0x0 1>,
     <0x2 0x16 0x1 1>,
     <0x2 0x16 0x2 1>,
     <0x2 0x16 0x3 1>,
     <0x2 0x16 0x4 (2 | 1)>,
     <0x2 0x16 0x5 1>,
     <0x2 0x16 0x6 1>,
     <0x2 0x16 0x7 1>;

    interrupt-names = "wdog-snarl",
        "wdog-bark",
        "aicl-fail",
        "aicl-done",
        "smb-en",
        "imp-trigger",
        "temp-change",
        "temp-change-smb";
   };

   qcom,schgm-flash@a600 {
    reg = <0xa600 0x100>;
    interrupts =
     <0x2 0xa6 0x2 1>,
     <0x2 0xa6 0x5 1>,
     <0x2 0xa6 0x6 1>,
     <0x2 0xa6 0x7 (2 | 1)>;

    interrupt-names = "flash-state-change",
      "ilim1-s1",
      "ilim2-s2",
      "vreg-ok";
   };
  };

  pmi632_qg: qpnp,qg {
   compatible = "qcom,qpnp-qg";
   #address-cells = <1>;
   #size-cells = <1>;

   qcom,pmic-revid = <&pmi632_revid>;
   io-channels = <&pmi632_vadc 0x4a>,
          <&pmi632_vadc 0x4b>;
   io-channel-names = "batt-therm",
        "batt-id";

   qcom,qgauge@4800 {
    status = "okay";
    reg = <0x4800 0x100>;
    interrupts =
     <0x2 0x48 0x0 (2 | 1)>,
     <0x2 0x48 0x1 (2 | 1)>,
     <0x2 0x48 0x2 1>,
     <0x2 0x48 0x3 1>,
     <0x2 0x48 0x4 1>;
    interrupt-names = "qg-batt-missing",
        "qg-vbat-low",
        "qg-vbat-empty",
        "qg-fifo-done",
        "qg-good-ocv";
   };

   qcom,qg-sdam@b100 {
    status = "okay";
    reg = <0xb100 0x100>;
   };
  };

  pmi632_pbs_client3: qcom,pbs@7400 {
   compatible = "qcom,qpnp-pbs";
   reg = <0x7400 0x100>;
  };

  pmi632_sdam7: qcom,sdam@b600 {
   compatible = "qcom,spmi-sdam";
   reg = <0xb600 0x100>;
  };

  bcl_sensor: bcl@3d00 {
   compatible = "qcom,bcl-v5";
   reg = <0x3d00 0x100>;
   interrupts = <0x2 0x3d 0x0 0>,
     <0x2 0x3d 0x1 0>,
     <0x2 0x3d 0x2 0>;
   interrupt-names = "bcl-lvl0",
      "bcl-lvl1",
      "bcl-lvl2";
   qcom,ibat-use-qg-adc-5a;
   #thermal-sensor-cells = <1>;
  };

  bcl_soc: bcl-soc {
   compatible = "qcom,msm-bcl-soc";
   #thermal-sensor-cells = <0>;
  };
 };

 pmi632_3: qcom,pmi632@3 {
  compatible ="qcom,spmi-pmic";
  reg = <0x3 0>;
  #address-cells = <1>;
  #size-cells = <1>;

  pmi632_vib: qcom,vibrator@5700 {
   compatible = "qcom,qpnp-vibrator-ldo";
   reg = <0x5700 0x100>;
   qcom,vib-ldo-volt-uv = <3000000>;
   qcom,disable-overdrive;
  };

  pmi632_pwm: qcom,pwms@b300 {
   compatible = "qcom,pwm-lpg";
   reg = <0xb300 0x500>;
   reg-names = "lpg-base";
   #pwm-cells = <2>;
   qcom,num-lpg-channels = <5>;
   nvmem-names = "ppg_sdam";
   nvmem = <&pmi632_sdam7>;
   qcom,pbs-client = <&pmi632_pbs_client3>;
   qcom,lut-sdam-base = <0x80>;
   qcom,lut-patterns = <0 0 0 14 28 42 56 70 84 100
      100 84 70 56 42 28 14 0 0 0>;
   lpg@1 {
    qcom,lpg-chan-id = <1>;
    qcom,ramp-step-ms = <200>;
    qcom,ramp-low-index = <0>;
    qcom,ramp-high-index = <19>;
    qcom,ramp-pattern-repeat;
    qcom,lpg-sdam-base = <0x48>;
   };
   lpg@2 {
    qcom,lpg-chan-id = <2>;
    qcom,ramp-step-ms = <200>;
    qcom,ramp-low-index = <0>;
    qcom,ramp-high-index = <19>;
    qcom,ramp-pattern-repeat;
    qcom,lpg-sdam-base = <0x56>;
   };
   lpg@3 {
    qcom,lpg-chan-id = <3>;
    qcom,ramp-step-ms = <200>;
    qcom,ramp-low-index = <0>;
    qcom,ramp-high-index = <19>;
    qcom,ramp-pattern-repeat;
    qcom,lpg-sdam-base = <0x64>;
   };
  };

  pmi632_rgb: qcom,leds@d000 {
   compatible = "qcom,tri-led";
   reg = <0xd000 0x100>;
   red {
    label = "red";
    pwms = <&pmi632_pwm 0 1000000>;
    led-sources = <0>;
    linux,default-trigger = "timer";
   };
   green {
    label = "green";
    pwms = <&pmi632_pwm 1 1000000>;
    led-sources = <1>;
    linux,default-trigger = "timer";
   };
   blue {
    label = "blue";
    pwms = <&pmi632_pwm 2 1000000>;
    led-sources = <2>;
    linux,default-trigger = "timer";
   };
  };

  pmi632_lcdb: qpnp-lcdb@ec00 {
   compatible = "qcom,qpnp-lcdb-regulator";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0xec00 0x100>;
   interrupts = <0x3 0xec 0x1 1>;
   interrupt-names = "sc-irq";

   qcom,pmic-revid = <&pmi632_revid>;
   qcom,voltage-step-ramp;

   lcdb_ldo_vreg: ldo {
    label = "ldo";
    regulator-name = "lcdb_ldo";
    regulator-min-microvolt = <4000000>;
    regulator-max-microvolt = <6000000>;
   };

   lcdb_ncp_vreg: ncp {
    label = "ncp";
    regulator-name = "lcdb_ncp";
    regulator-min-microvolt = <4000000>;
    regulator-max-microvolt = <6000000>;
   };

   lcdb_bst_vreg: bst {
    label = "bst";
    regulator-name = "lcdb_bst";
    regulator-min-microvolt = <4700000>;
    regulator-max-microvolt = <6275000>;
   };
  };

  flash_led: qcom,leds@d300 {
   compatible = "qcom,qpnp-flash-led-v2";
   status = "okay";
   reg = <0xd300 0x100>;
   label = "flash";
   interrupts = <0x3 0xd3 0x0 1>,
         <0x3 0xd3 0x3 1>,
         <0x3 0xd3 0x4 1>;
   interrupt-names = "led-fault-irq",
       "all-ramp-down-done-irq",
       "all-ramp-up-done-irq";
   qcom,short-circuit-det;
   qcom,open-circuit-det;
   qcom,vph-droop-det;
   qcom,thermal-derate-en;
   qcom,thermal-derate-current = <200 500 1000>;
   qcom,isc-delay = <192>;
   qcom,pmic-revid = <&pmi632_revid>;

   pmi632_flash0: qcom,flash_0 {
    label = "flash";
    qcom,led-name = "led:flash_0";
    qcom,max-current = <1500>;
    qcom,default-led-trigger = "flash0_trigger";
    qcom,id = <0>;
    qcom,current-ma = <1000>;
    qcom,duration-ms = <1280>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <400>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   pmi632_flash1: qcom,flash_1 {
    label = "flash";
    qcom,led-name = "led:flash_1";
    qcom,max-current = <1500>;
    qcom,default-led-trigger = "flash1_trigger";
    qcom,id = <1>;
    qcom,current-ma = <1000>;
    qcom,duration-ms = <1280>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <400>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   pmi632_torch0: qcom,torch_0 {
    label = "torch";
    qcom,led-name = "led:torch_0";
    qcom,max-current = <500>;
    qcom,default-led-trigger = "torch0_trigger";
    qcom,id = <0>;
    qcom,current-ma = <300>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <400>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   pmi632_torch1: qcom,torch_1 {
    label = "torch";
    qcom,led-name = "led:torch_1";
    qcom,max-current = <500>;
    qcom,default-led-trigger = "torch1_trigger";
    qcom,id = <1>;
    qcom,current-ma = <300>;
    qcom,ires-ua = <12500>;
    qcom,hdrm-voltage-mv = <400>;
    qcom,hdrm-vol-hi-lo-win-mv = <100>;
   };

   pmi632_switch0: qcom,led_switch_0 {
    label = "switch";
    qcom,led-name = "led:switch_0";
    qcom,led-mask = <3>;
    qcom,default-led-trigger = "switch0_trigger";
   };

   pmi632_switch1: qcom,led_switch_1 {
    label = "switch";
    qcom,led-name = "led:switch_1";
    qcom,led-mask = <2>;
    qcom,default-led-trigger = "switch1_trigger";
   };

  };

 };
};

&thermal_zones {
 pmi632_temp_alarm: pmi632-tz {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&pmi632_tz>;
  wake-capable-sensor;

  trips {
   pmi632_trip0: trip0 {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };
   pmi632_trip1: trip1 {
    temperature = <115000>;
    hysteresis = <0>;
    type = "passive";
   };
   trip2 {
    temperature = <145000>;
    hysteresis = <0>;
    type = "passive";
   };
  };
 };

 pmi632-ibat-lvl0 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&bcl_sensor 0>;
  wake-capable-sensor;

  trips {
   pmi632_ibat_lvl0: ibat-lvl0 {
    temperature = <4000>;
    hysteresis = <200>;
    type = "passive";
   };
  };
 };

 pmi632-ibat-lvl1 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&bcl_sensor 1>;
  wake-capable-sensor;

  trips {
   pmi632_ibat_lvl1: ibat-lvl1 {
    temperature = <4200>;
    hysteresis = <200>;
    type = "passive";
   };
  };
 };

 pmi632-vbat-lvl0 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_cap";
  thermal-sensors = <&bcl_sensor 2>;
  wake-capable-sensor;
  tracks-low;

  trips {
   pmi632_vbat_lvl0: vbat-lvl0 {
    temperature = <3000>;
    hysteresis = <100>;
    type = "passive";
   };
  };
 };

 pmi632-vbat-lvl1 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_cap";
  thermal-sensors = <&bcl_sensor 3>;
  wake-capable-sensor;
  tracks-low;

  trips {
   pmi632_vbat_lvl1: vbat-lvl1 {
    temperature = <2800>;
    hysteresis = <100>;
    type = "passive";
   };
  };
 };

 pmi632-vbat-lvl2 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_cap";
  thermal-sensors = <&bcl_sensor 4>;
  wake-capable-sensor;
  tracks-low;

  trips {
   pmi632_vbat_lvl2: vbat-lvl1 {
    temperature = <2600>;
    hysteresis = <100>;
    type = "passive";
   };
  };
 };

 pmi632-bcl-lvl0 {
  polling-delay-passive = <100>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&bcl_sensor 5>;
  wake-capable-sensor;

  trips {
   bcl_lvl0: bcl-lvl0 {
    temperature = <1>;
    hysteresis = <1>;
    type = "passive";
   };
  };
 };

 pmi632-bcl-lvl1 {
  polling-delay-passive = <100>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&bcl_sensor 6>;
  wake-capable-sensor;

  trips {
   bcl_lvl1: bcl-lvl1 {
    temperature = <1>;
    hysteresis = <1>;
    type = "passive";
   };
  };
 };

 pmi632-bcl-lvl2 {
  polling-delay-passive = <100>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&bcl_sensor 7>;
  wake-capable-sensor;

  trips {
   bcl_lvl2: bcl-lvl2 {
    temperature = <1>;
    hysteresis = <1>;
    type = "passive";
   };
  };
 };

 soc {
  polling-delay-passive = <100>;
  polling-delay = <0>;
  thermal-governor = "low_limits_cap";
  thermal-sensors = <&bcl_soc>;
  wake-capable-sensor;
  tracks-low;

  trips {
   pmi632_low_soc: low-soc {
    temperature = <10>;
    hysteresis = <0>;
    type = "passive";
   };
  };
 };
};
# 2734 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/pm6125.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/pm6125.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 15 "arch/arm64/boot/dts/qcom/pm6125.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/qcom,qpnp-power-on.h" 1
# 16 "arch/arm64/boot/dts/qcom/pm6125.dtsi" 2




&spmi_bus {
 qcom,pm6125@0 {
  compatible = "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <1>;

  pm6125_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   interrupts = <0x0 0x8 0x0 0>,
         <0x0 0x8 0x1 0>;
   interrupt-names = "kpdpwr", "resin";
   qcom,pon-dbc-delay = <15625>;
   qcom,kpdpwr-sw-debounce;
   qcom,system-reset;
   qcom,store-hard-reset-reason;

   qcom,pon_1 {
    qcom,pon-type = <0>;
    qcom,pull-up = <1>;
    linux,code = <116>;
   };

   qcom,pon_2 {
    qcom,pon-type = <1>;
    qcom,pull-up = <1>;
    linux,code = <114>;
   };
  };

  pm6125_vadc: vadc@3100 {
   compatible = "qcom,spmi-adc5";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x31 0x0 1>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-vdd-reference = <1875>;
   #io-channel-cells = <1>;
   io-channel-ranges;


   ref_gnd {
    reg = <0x00>;
    label = "ref_gnd";
    qcom,pre-scaling = <1 1>;
   };

   vref_1p25 {
    reg = <0x01>;
    label = "vref_1p25";
    qcom,pre-scaling = <1 1>;
   };

   die_temp {
    reg = <0x06>;
    label = "die_temp";
    qcom,pre-scaling = <1 1>;
   };

   vph_pwr {
    reg = <0x83>;
    label = "vph_pwr";
    qcom,pre-scaling = <1 3>;
   };

   vcoin {
    reg = <0x85>;
    label = "vcoin";
    qcom,pre-scaling = <1 3>;
   };

   xo_therm {
    reg = <0x4c>;
    label = "xo_therm";
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
    qcom,pre-scaling = <1 1>;
   };
  };

  pm6125_adc_tm: adc_tm@3500 {
   compatible = "qcom,adc-tm5";
   reg = <0x3500 0x100>;
   interrupts = <0x0 0x35 0x0 1>;
   interrupt-names = "thr-int-en";
   #address-cells = <1>;
   #size-cells = <0>;
   #thermal-sensor-cells = <1>;
  };

  pm6125_misc: qcom,misc@900 {
   compatible = "qcom,qpnp-misc";
   reg = <0x900 0x100>;
  };

  pm6125_tz: qcom,temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x0 0x24 0x0 1>;
   #thermal-sensor-cells = <0>;
   qcom,temperature-threshold-set = <1>;
  };

  pm6125_clkdiv: clock-controller@5b00 {
   compatible = "qcom,spmi-clkdiv";
   reg = <0x5b00 0x100>;
   #clock-cells = <1>;
   qcom,num-clkdivs = <1>;
   clock-output-names = "pm6125_div_clk1";
   clocks = <&clock_rpmcc 0>;
   clock-names = "xo";
   assigned-clocks = <&pm6125_clkdiv 1>;
   assigned-clock-rates = <9600000>;
  };

  pm6125_gpios: pinctrl@c000 {
   compatible = "qcom,spmi-gpio";
   reg = <0xc000 0x900>;
   interrupts = <0x0 0xc0 0 0>,
     <0x0 0xc1 0 0>,
     <0x0 0xc2 0 0>,
     <0x0 0xc3 0 0>,
     <0x0 0xc4 0 0>,
     <0x0 0xc5 0 0>,
     <0x0 0xc6 0 0>,
     <0x0 0xc7 0 0>,
     <0x0 0xc8 0 0>;
   interrupt-names = "pm6125_gpio1", "pm6125_gpio2",
     "pm6125_gpio3", "pm6125_gpio4",
     "pm6125_gpio5", "pm6125_gpio6",
     "pm6125_gpio7", "pm6125_gpio8",
     "pm6125_gpio9";
   gpio-controller;
   #gpio-cells = <2>;
  };

  pm6125_rtc: qcom,pm6125_rtc {
   compatible = "qcom,qpnp-rtc";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,qpnp-rtc-write = <0>;
   qcom,qpnp-rtc-alarm-pwrup = <0>;

   qcom,pm6125_rtc_rw@6000 {
    reg = <0x6000 0x100>;
   };

   qcom,pm6125_rtc_alarm@6100 {
    reg = <0x6100 0x100>;
    interrupts = <0x0 0x61 0x1 0>;
   };
  };
 };

 qcom,pm6125@1 {
  compatible ="qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <1>;

  pm6125_pwm: qcom,pwms@b300 {
   status = "disabled";
   compatible = "qcom,pwm-lpg";
   reg = <0xb300 0x100>;
   reg-names = "lpg-base";
   qcom,num-lpg-channels = <1>;
   #pwm-cells = <2>;
  };
 };
};

&thermal_zones {
 pm6125_temp_alarm: pm6125-tz {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&pm6125_tz>;
  wake-capable-sensor;

  trips {
   pm6125_trip0: trip0 {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };
   pm6125_trip1: trip1 {
    temperature = <115000>;
    hysteresis = <0>;
    type = "passive";
   };
   trip2 {
    temperature = <145000>;
    hysteresis = <0>;
    type = "passive";
   };
  };
 };
};
# 2735 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-qupv3.dtsi" 1
# 15 "arch/arm64/boot/dts/qcom/trinket-qupv3.dtsi"
&soc {
# 31 "arch/arm64/boot/dts/qcom/trinket-qupv3.dtsi"
 qupv3_0: qcom,qupv3_0_geni_se@4ac0000 {
  compatible = "qcom,qupv3-geni-se";
  reg = <0x04ac0000 0x2000>;

  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-bus-ids =
   <183 816>,
   <151 512>;
  qcom,vote-for-bw;

  qcom,iommu-s1-bypass;
  iommu_qupv3_0_geni_se_cb: qcom,iommu_qupv3_0_geni_se_cb {
   compatible = "qcom,qupv3-geni-se-cb";
   iommus = <&apps_smmu 0x123 0x0>;
  };
 };


 qupv3_se3_4uart: qcom,qup_uart@0x4a8c000 {
  compatible = "qcom,msm-geni-serial-hs";
  reg = <0x4a8c000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 141>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se3_tx>, <&qupv3_se3_rx>;
  pinctrl-1 = <&qupv3_se3_tx>, <&qupv3_se3_rx>;
  interrupts-extended = <&intc 0 330 0>,
   <&tlmm 15 0>;
  qcom,wakeup-byte = <0xFD>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };


 qupv3_se4_2uart: qcom,qup_uart@0x4a90000 {
  compatible = "qcom,msm-geni-console";
  reg = <0x4a90000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 143>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se4_2uart_active>;
  pinctrl-1 = <&qupv3_se4_2uart_sleep>;
  interrupts = <0 331 0>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };


 qupv3_se0_i2c: i2c@4a80000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04a80000 0x4000>;
  interrupts = <0 327 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 135>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  dmas = <&gpi_dma0 0 0 3 64 0>,
   <&gpi_dma0 1 0 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se0_i2c_active>;
  pinctrl-1 = <&qupv3_se0_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se1_i2c: i2c@4a84000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04a84000 0x4000>;
  interrupts = <0 328 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 137>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  dmas = <&gpi_dma0 0 1 3 64 0>,
   <&gpi_dma0 1 1 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se1_i2c_active>;
  pinctrl-1 = <&qupv3_se1_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se2_i2c: i2c@4a88000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04a88000 0x4000>;
  interrupts = <0 329 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 139>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  dmas = <&gpi_dma0 0 2 3 64 0>,
   <&gpi_dma0 1 2 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se2_i2c_active>;
  pinctrl-1 = <&qupv3_se2_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se3_i2c: i2c@4a8c000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04a8c000 0x4000>;
  interrupts = <0 330 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 141>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  dmas = <&gpi_dma0 0 3 3 64 0>,
   <&gpi_dma0 1 3 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se3_i2c_active>;
  pinctrl-1 = <&qupv3_se3_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se4_i2c: i2c@4a90000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04a90000 0x4000>;
  interrupts = <0 331 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 143>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  dmas = <&gpi_dma0 0 4 3 64 0>,
   <&gpi_dma0 1 4 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se4_i2c_active>;
  pinctrl-1 = <&qupv3_se4_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };


 qupv3_se0_spi: spi@4a80000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x04a80000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 135>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se0_spi_active>;
  pinctrl-1 = <&qupv3_se0_spi_sleep>;
  interrupts = <0 327 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 0 1 64 0>,
   <&gpi_dma0 1 0 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se2_spi: spi@4a88000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x04a88000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 139>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se2_spi_active>;
  pinctrl-1 = <&qupv3_se2_spi_sleep>;
  interrupts = <0 329 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 2 1 64 0>,
   <&gpi_dma0 1 2 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };


 qupv3_1: qcom,qupv3_1_geni_se@4cc0000 {
  compatible = "qcom,qupv3-geni-se";
  reg = <0x04cc0000 0x2000>;

  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-bus-ids =
   <184 817>,
   <152 512>;
  qcom,vote-for-bw;

  qcom,iommu-s1-bypass;
  iommu_qupv3_1_geni_se_cb: qcom,iommu_qupv3_1_geni_se_cb {
   compatible = "qcom,qupv3-geni-se-cb";
   iommus = <&apps_smmu 0x143 0x0>;
  };
 };





 qupv3_se9_4uart: qcom,qup_uart@0x4c90000 {
  compatible = "qcom,msm-geni-serial-hs";
  reg = <0x4c90000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 157>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se9_ctsrx>, <&qupv3_se9_rts>,
   <&qupv3_se9_tx>;
  pinctrl-1 = <&qupv3_se9_ctsrx>, <&qupv3_se9_rts>,
   <&qupv3_se9_tx>;
  interrupts-extended = <&intc 0 312 0>,
   <&tlmm 13 0>;
  qcom,wakeup-byte = <0xFD>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };


 qupv3_se5_i2c: i2c@4c80000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04c80000 0x4000>;
  interrupts = <0 308 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 149>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  dmas = <&gpi_dma1 0 0 3 64 0>,
   <&gpi_dma1 1 0 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se5_i2c_active>;
  pinctrl-1 = <&qupv3_se5_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se6_i2c: i2c@4c84000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04c84000 0x4000>;
  interrupts = <0 309 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 151>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  dmas = <&gpi_dma1 0 1 3 64 0>,
   <&gpi_dma1 1 1 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se6_i2c_active>;
  pinctrl-1 = <&qupv3_se6_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se7_i2c: i2c@4c88000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04c88000 0x4000>;
  interrupts = <0 310 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 153>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  dmas = <&gpi_dma1 0 2 3 64 0>,
   <&gpi_dma1 1 2 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se7_i2c_active>;
  pinctrl-1 = <&qupv3_se7_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se8_i2c: i2c@4c8c000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04c8c000 0x4000>;
  interrupts = <0 311 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 155>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  dmas = <&gpi_dma1 0 3 3 64 0>,
   <&gpi_dma1 1 3 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se8_i2c_active>;
  pinctrl-1 = <&qupv3_se8_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se9_i2c: i2c@4c90000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04c90000 0x4000>;
  interrupts = <0 312 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 157>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  dmas = <&gpi_dma1 0 4 3 64 0>,
   <&gpi_dma1 1 4 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se9_i2c_active>;
  pinctrl-1 = <&qupv3_se9_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };


 qupv3_se5_spi: spi@4c80000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x04c80000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 149>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se5_spi_active>;
  pinctrl-1 = <&qupv3_se5_spi_sleep>;
  interrupts = <0 308 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 0 1 64 0>,
   <&gpi_dma1 1 0 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se6_spi: spi@4c84000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x04c84000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 151>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se6_spi_active>;
  pinctrl-1 = <&qupv3_se6_spi_sleep>;
  interrupts = <0 309 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 1 1 64 0>,
   <&gpi_dma1 1 1 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se8_spi: spi@4c8c000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x04c8c000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 155>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se8_spi_active>;
  pinctrl-1 = <&qupv3_se8_spi_sleep>;
  interrupts = <0 311 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 3 1 64 0>,
   <&gpi_dma1 1 3 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se9_spi: spi@4c90000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x04c90000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 157>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se9_spi_active>;
  pinctrl-1 = <&qupv3_se9_spi_sleep>;
  interrupts = <0 312 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 4 1 64 0>,
   <&gpi_dma1 1 4 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

};
# 2736 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-pinctrl.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/trinket-pinctrl.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/qcom,pmic-gpio.h" 1
# 14 "arch/arm64/boot/dts/qcom/trinket-pinctrl.dtsi" 2

&soc {
 tlmm: pinctrl@400000 {
  compatible = "qcom,trinket-pinctrl";
  reg = <0x400000 0xc00000>;
  reg-names = "pinctrl";
  interrupts-extended = <&wakegic 0 227 0>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  interrupt-parent = <&wakegpio>;
  #interrupt-cells = <2>;



  qupv3_se0_i2c_pins: qupv3_se0_i2c_pins {
   qupv3_se0_i2c_active: qupv3_se0_i2c_active {
    mux {
     pins = "gpio0", "gpio1";
     function = "qup00";
    };

    config {
     pins = "gpio0", "gpio1";
     drive-strength = <2>;
     bias-disable;
    };
   };
   qupv3_se0_i2c_sleep: qupv3_se0_i2c_sleep {
    mux {
     pins = "gpio0", "gpio1";
     function = "gpio";
    };

    config {
     pins = "gpio0", "gpio1";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };


  qupv3_se1_i2c_pins: qupv3_se1_i2c_pins {
   qupv3_se1_i2c_active: qupv3_se1_i2c_active {
    mux {
     pins = "gpio4", "gpio5";
     function = "qup01";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-disable;
    };
   };
   qupv3_se1_i2c_sleep: qupv3_se1_i2c_sleep {
    mux {
     pins = "gpio4", "gpio5";
     function = "gpio";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  nfc {
   nfc_int_active: nfc_int_active {

    mux {

     pins = "gpio85";
     function = "gpio";
    };

    config {
     pins = "gpio85";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_int_suspend: nfc_int_suspend {

    mux {

     pins = "gpio85";
     function = "gpio";
    };

    config {
     pins = "gpio85";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_enable_active: nfc_enable_active {

    mux {

     pins = "gpio83", "gpio84";
     function = "gpio";
    };

    config {
     pins = "gpio83", "gpio84";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_enable_suspend: nfc_enable_suspend {

    mux {

     pins = "gpio83", "gpio84";
     function = "gpio";
    };

    config {
     pins = "gpio83", "gpio84";
     drive-strength = <2>;
     bias-disable;
    };
   };

   nfc_clk_req_active: nfc_clk_req_active {

    mux {

     pins = "gpio95";
     function = "gpio";
    };

    config {
     pins = "gpio95";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_clk_req_suspend: nfc_clk_req_suspend {

    mux {

     pins = "gpio95";
     function = "gpio";
    };

    config {
     pins = "gpio95";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };


  qupv3_se2_i2c_pins: qupv3_se2_i2c_pins {
   qupv3_se2_i2c_active: qupv3_se2_i2c_active {
    mux {
     pins = "gpio6", "gpio7";
     function = "qup02";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };
   qupv3_se2_i2c_sleep: qupv3_se2_i2c_sleep {
    mux {
     pins = "gpio6", "gpio7";
     function = "gpio";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };


  qupv3_se3_i2c_pins: qupv3_se3_i2c_pins {
   qupv3_se3_i2c_active: qupv3_se3_i2c_active {
    mux {
      pins = "gpio14", "gpio15";
      function = "qup03";
    };

    config {
      pins = "gpio14", "gpio15";
      drive-strength = <2>;
      bias-disable;
    };
   };

   qupv3_se3_i2c_sleep: qupv3_se3_i2c_sleep {
    mux {
      pins = "gpio14", "gpio15";
      function = "gpio";
    };

    config {
      pins = "gpio14", "gpio15";
      drive-strength = <2>;
      bias-pull-up;
    };
   };
  };


  qupv3_se4_i2c_pins: qupv3_se4_i2c_pins {
   qupv3_se4_i2c_active: qupv3_se4_i2c_active {
    mux {
      pins = "gpio16", "gpio17";
      function = "qup04";
    };

    config {
      pins = "gpio16", "gpio17";
      drive-strength = <2>;
      bias-disable;
    };
   };

   qupv3_se4_i2c_sleep: qupv3_se4_i2c_sleep {
    mux {
      pins = "gpio16", "gpio17";
      function = "gpio";
    };

    config {
      pins = "gpio16", "gpio17";
      drive-strength = <2>;
      bias-pull-up;
    };
   };
  };



  qupv3_se5_i2c_pins: qupv3_se5_i2c_pins {
   qupv3_se5_i2c_active: qupv3_se5_i2c_active {
    mux {
      pins = "gpio22", "gpio23";
      function = "qup10";
    };

    config {
      pins = "gpio22", "gpio23";
      drive-strength = <2>;
      bias-disable;
    };
   };

   qupv3_se5_i2c_sleep: qupv3_se5_i2c_sleep {
    mux {
      pins = "gpio22", "gpio23";
      function = "gpio";
    };

    config {
      pins = "gpio22", "gpio23";
      drive-strength = <2>;
      bias-pull-up;
    };
   };
  };


  qupv3_se6_i2c_pins: qupv3_se6_i2c_pins {
   qupv3_se6_i2c_active: qupv3_se6_i2c_active {
    mux {
      pins = "gpio30", "gpio31";
      function = "qup11";
    };

    config {
      pins = "gpio30", "gpio31";
      drive-strength = <2>;
      bias-disable;
    };
   };

   qupv3_se6_i2c_sleep: qupv3_se6_i2c_sleep {
    mux {
      pins = "gpio30", "gpio31";
      function = "gpio";
    };

    config {
      pins = "gpio30", "gpio31";
      drive-strength = <2>;
      bias-pull-up;
    };
   };
  };


  qupv3_se7_i2c_pins: qupv3_se7_i2c_pins {
   qupv3_se7_i2c_active: qupv3_se7_i2c_active {
    mux {
      pins = "gpio28", "gpio29";
      function = "qup12";
    };

    config {
      pins = "gpio28", "gpio29";
      drive-strength = <2>;
      bias-disable;
    };
   };

   qupv3_se7_i2c_sleep: qupv3_se7_i2c_sleep {
    mux {
      pins = "gpio28", "gpio29";
      function = "gpio";
    };

    config {
      pins = "gpio28", "gpio29";
      drive-strength = <2>;
      bias-pull-up;
    };
   };
  };


  qupv3_se8_i2c_pins: qupv3_se8_i2c_pins {
   qupv3_se8_i2c_active: qupv3_se8_i2c_active {
    mux {
      pins = "gpio18", "gpio19";
      function = "qup13";
    };

    config {
      pins = "gpio18", "gpio19";
      drive-strength = <2>;
      bias-disable;
    };
   };

   qupv3_se8_i2c_sleep: qupv3_se8_i2c_sleep {
    mux {
      pins = "gpio18", "gpio19";
      function = "gpio";
    };

    config {
      pins = "gpio18", "gpio19";
      drive-strength = <2>;
      bias-pull-up;
    };
   };
  };


  qupv3_se9_i2c_pins: qupv3_se9_i2c_pins {
   qupv3_se9_i2c_active: qupv3_se9_i2c_active {
    mux {
      pins = "gpio10", "gpio11";
      function = "qup14";
    };

    config {
      pins = "gpio10", "gpio11";
      drive-strength = <2>;
      bias-disable;
    };
   };

   qupv3_se9_i2c_sleep: qupv3_se9_i2c_sleep {
    mux {
      pins = "gpio10", "gpio11";
      function = "gpio";
    };

    config {
      pins = "gpio10", "gpio11";
      drive-strength = <2>;
      bias-pull-up;
    };
   };
  };

  qupv3_se3_4uart_pins: qupv3_se3_4uart_pins {
   qupv3_se3_rx: qupv3_se3_rx {
    mux {
     pins = "gpio15";
     function = "qup03";
    };

    config {
     pins = "gpio15";
     drive-strength = <2>;
     bias-no-pull;
    };
   };

   qupv3_se3_tx: qupv3_se6_tx {
    mux {
     pins = "gpio14";
     function = "qup03";
    };

    config {
     pins = "gpio14";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se4_2uart_pins: qupv3_se4_2uart_pins {
   qupv3_se4_2uart_active: qupv3_se4_2uart_active {
    mux {
     pins = "gpio16", "gpio17";
     function = "qup04";
    };

    config {
      pins = "gpio16", "gpio17";
      drive-strength = <2>;
      bias-disable;
    };
   };

   qupv3_se4_2uart_sleep: qupv3_se4_2uart_sleep {
    mux {
      pins = "gpio16", "gpio17";
      function = "gpio";
    };

    config {
      pins = "gpio16", "gpio17";
      drive-strength = <2>;
      bias-pull-down;
    };
   };
  };

  qupv3_se9_4uart_pins: qupv3_se9_4uart_pins {
   qupv3_se9_ctsrx: qupv3_se9_ctsrx {
    mux {
     pins = "gpio10", "gpio13";
     function = "qup14";
    };

    config {
     pins = "gpio10", "gpio13";
     drive-strength = <2>;
     bias-no-pull;
    };
   };

   qupv3_se9_rts: qupv3_se9_rts {
    mux {
     pins = "gpio11";
     function = "qup14";
    };

    config {
     pins = "gpio11";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   qupv3_se9_tx: qupv3_se9_tx {
    mux {
     pins = "gpio12";
     function = "qup14";
    };

    config {
     pins = "gpio12";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };



  qupv3_se0_spi_pins: qupv3_se0_spi_pins {
   qupv3_se0_spi_active: qupv3_se0_spi_active {
    mux {
     pins = "gpio0", "gpio1", "gpio2",
        "gpio3";
     function = "qup00";
    };

    config {
     pins = "gpio0", "gpio1", "gpio2",
        "gpio3";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se0_spi_sleep: qupv3_se0_spi_sleep {
    mux {
     pins = "gpio0", "gpio1", "gpio2",
        "gpio3";
     function = "gpio";
    };

    configs {
     pins = "gpio0", "gpio1", "gpio2",
        "gpio3";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se2_spi_pins: qupv3_se2_spi_pins {
   qupv3_se2_spi_active: qupv3_se2_spi_active {
    mux {
     pins = "gpio6", "gpio7", "gpio8",
        "gpio9";
     function = "qup02";
    };

    config {
     pins = "gpio6", "gpio7", "gpio8",
        "gpio9";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se2_spi_sleep: qupv3_se2_spi_sleep {
    mux {
     pins = "gpio6", "gpio7", "gpio8",
        "gpio9";
     function = "gpio";
    };

    configs {
     pins = "gpio6", "gpio7", "gpio8",
        "gpio9";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se5_spi_pins: qupv3_se5_spi_pins {
   qupv3_se5_spi_active: qupv3_se5_spi_active {
    mux {
     pins = "gpio22", "gpio23", "gpio24",
        "gpio25";
     function = "qup10";
    };

    config {
     pins = "gpio22", "gpio23", "gpio24",
        "gpio25";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se5_spi_sleep: qupv3_se5_spi_sleep {
    mux {
     pins = "gpio22", "gpio23", "gpio24",
        "gpio25";
     function = "gpio";
    };

    configs {
     pins = "gpio22", "gpio23", "gpio24",
        "gpio25";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se6_spi_pins: qupv3_se6_spi_pins {
   qupv3_se6_spi_active: qupv3_se6_spi_active {
    mux {
     pins = "gpio30", "gpio31", "gpio32",
        "gpio33";
     function = "qup11";
    };

    config {
     pins = "gpio30", "gpio31", "gpio32",
        "gpio33";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se6_spi_sleep: qupv3_se6_spi_sleep {
    mux {
     pins = "gpio30", "gpio31", "gpio32",
        "gpio33";
     function = "gpio";
    };

    configs {
     pins = "gpio30", "gpio31", "gpio32",
        "gpio33";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se8_spi_pins: qupv3_se8_spi_pins {
   qupv3_se8_spi_active: qupv3_se8_spi_active {
    mux {
     pins = "gpio18", "gpio19", "gpio20",
        "gpio21";
     function = "qup13";
    };

    config {
     pins = "gpio18", "gpio19", "gpio20",
        "gpio21";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se8_spi_sleep: qupv3_se8_spi_sleep {
    mux {
     pins = "gpio18", "gpio19", "gpio20",
        "gpio21";
     function = "gpio";
    };

    configs {
     pins = "gpio18", "gpio19", "gpio20",
        "gpio21";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };


  qupv3_se9_spi_pins: qupv3_se9_spi_pins {
   qupv3_se9_spi_active: qupv3_se9_spi_active {
    mux {
     pins = "gpio10", "gpio11", "gpio12",
        "gpio13";
     function = "qup_14";
    };

    config {
     pins = "gpio10", "gpio11", "gpio12",
        "gpio13";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se9_spi_sleep: qupv3_se9_spi_sleep {
    mux {
     pins = "gpio10", "gpio11", "gpio12",
        "gpio13";
     function = "gpio";
    };

    configs {
     pins = "gpio10", "gpio11", "gpio12",
        "gpio13";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  fsa_usbc_ana_en_n@124 {
   fsa_usbc_ana_en: fsa_usbc_ana_en {
    mux {
     pins = "gpio124";
     function = "gpio";
    };

    config {
     pins = "gpio124";
     drive-strength = <2>;
     bias-disable;
     output-low;
    };
   };
  };

  wsa_swr_clk_pin {
   wsa_swr_clk_sleep: wsa_swr_clk_sleep {
    mux {
     pins = "gpio18";
     function = "WSA_CLK";
    };

    config {
     pins = "gpio18";
     drive-strength = <2>;
     bias-bus-hold;
    };
   };

   wsa_swr_clk_active: wsa_swr_clk_active {
    mux {
     pins = "gpio18";
     function = "WSA_CLK";
    };

    config {
     pins = "gpio18";
     drive-strength = <2>;
     bias-bus-hold;
    };
   };
  };

  wsa_swr_data_pin {
   wsa_swr_data_sleep: wsa_swr_data_sleep {
    mux {
     pins = "gpio19";
     function = "WSA_DATA";
    };

    config {
     pins = "gpio19";
     drive-strength = <4>;
     bias-bus-hold;
    };
   };

   wsa_swr_data_active: wsa_swr_data_active {
    mux {
     pins = "gpio19";
     function = "WSA_DATA";
    };

    config {
     pins = "gpio19";
     drive-strength = <4>;
     bias-bus-hold;
    };
   };
  };


  spkr_1_sd_n {
   spkr_1_sd_n_sleep: spkr_1_sd_n_sleep {
    mux {
     pins = "gpio20";
     function = "gpio";
    };

    config {
     pins = "gpio20";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   spkr_1_sd_n_active: spkr_1_sd_n_active {
    mux {
     pins = "gpio20";
     function = "gpio";
    };

    config {
     pins = "gpio20";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  wcd9xxx_intr {
   wcd_intr_default: wcd_intr_default{
    mux {
     pins = "gpio110";
     function = "gpio";
    };

    config {
     pins = "gpio110";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
  };

  tasha_cdc_reset_active: lpi_cdc_reset_active {
   mux {
    pins = "gpio120";
    function = "gpio";
   };
   config {
    pins = "gpio120";
    drive-strength = <16>;
    output-high;
   };
  };

  tasha_cdc_reset_sleep: lpi_cdc_reset_sleep {
   mux {
    pins = "gpio120";
    function = "gpio";
   };

   config {
    pins = "gpio120";
    drive-strength = <16>;
    bias-disable;
    output-low;
   };
  };


  tasha_spkr_1_sd_n {
   tasha_spkr_1_sd_n_sleep: tasha_spkr_1_sd_n_sleep {
    mux {
     pins = "gpio20";
     function = "gpio";
    };

    config {
     pins = "gpio20";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tasha_spkr_1_sd_n_active: tasha_spkr_1_sd_n_active {
    mux {
     pins = "gpio20";
     function = "gpio";
    };

    config {
     pins = "gpio20";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  tasha_spkr_2_sd_n {
   tasha_spkr_2_sd_n_sleep: tasha_spkr_2_sd_n_sleep {
    mux {
     pins = "gpio21";
     function = "gpio";
    };

    config {
     pins = "gpio21";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tasha_spkr_2_sd_n_active: tasha_spkr_2_sd_n_active {
    mux {
     pins = "gpio21";
     function = "gpio";
    };

    config {
     pins = "gpio21";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  audio_ref_clk_active: audio_ref_clk_active {
   mux {
    pins = "gpio112";
    function = "gpio";
   };

   config {
    pins = "gpio112";
    drive-strength = <8>;
    bias-disable;
    output-low;
   };
  };

  audio_ref_clk_sleep: audio_ref_clk_sleep {
   mux {
    pins = "gpio112";
    function = "gpio";
   };

   config {
    pins = "gpio112";
    drive-strength = <2>;
    bias-disable;
    bias-pull-down;
   };
  };

  wcd937x_reset_active: wcd937x_reset_active {
   mux {
    pins = "gpio120";
    function = "gpio";
   };
   config {
    pins = "gpio120";
    drive-strength = <16>;
    output-high;
   };
  };

  wcd937x_reset_sleep: wcd937x_reset_sleep {
   mux {
    pins = "gpio120";
    function = "gpio";
   };

   config {
   pins = "gpio120";
    drive-strength = <16>;
    bias-disable;
    output-low;
   };
  };

  cdc_dmic01_clk_active: dmic01_clk_active {
   mux {
    pins = "gpio125";
    function = "DMIC0_CLK";
   };

   config {
    pins = "gpio125";
    drive-strength = <8>;
    output-high;
   };
  };

  cdc_dmic01_clk_sleep: dmic01_clk_sleep {
   mux {
    pins = "gpio125";
    function = "DMIC0_CLK";
   };

   config {
    pins = "gpio125";
    drive-strength = <2>;
    bias-disable;
    output-low;
   };
  };

  cdc_dmic01_data_active: dmic01_data_active {
   mux {
    pins = "gpio126";
    function = "DMIC0_DATA";
   };

   config {
    pins = "gpio126";
    drive-strength = <8>;
    input-enable;
   };
  };

  cdc_dmic01_data_sleep: dmic01_data_sleep {
   mux {
    pins = "gpio126";
    function = "DMIC0_DATA";
   };

   config {
    pins = "gpio126";
    drive-strength = <2>;
    pull-down;
    input-enable;
   };
  };

  cdc_dmic23_clk_active: dmic23_clk_active {
   mux {
    pins = "gpio127";
    function = "DMIC1_CLK";
   };

   config {
    pins = "gpio127";
    drive-strength = <8>;
    output-high;
   };
  };

  cdc_dmic23_clk_sleep: dmic23_clk_sleep {
   mux {
    pins = "gpio127";
    function = "DMIC1_CLK";
   };

   config {
    pins = "gpio127";
    drive-strength = <2>;
    bias-disable;
    output-low;
   };
  };

  cdc_dmic23_data_active: dmic23_data_active {
   mux {
    pins = "gpio128";
    function = "DMIC1_DATA";
   };

   config {
    pins = "gpio128";
    drive-strength = <8>;
    input-enable;
   };
  };

  cdc_dmic23_data_sleep: dmic23_data_sleep {
   mux {
    pins = "gpio128";
    function = "DMIC1_DATA";
   };

   config {
    pins = "gpio128";
    drive-strength = <2>;
    pull-down;
    input-enable;
   };
  };

  tx_swr_clk_sleep: tx_swr_clk_sleep {
   mux {
    pins = "gpio106";
    function = "swr_tx";
   };

   config {
    pins = "gpio106";
    drive-strength = <2>;
    bias-bus-hold;
   };
  };

  tx_swr_clk_active: tx_swr_clk_active {
   mux {
    pins = "gpio106";
    function = "swr_tx";
   };

   config {
    pins = "gpio106";
    drive-strength = <10>;
    bias-bus-hold;
   };
  };

  tx_swr_data1_sleep: tx_swr_data1_sleep {
   mux {
    pins = "gpio107";
    function = "swr_tx";
   };

   config {
    pins = "gpio107";
    drive-strength = <2>;
    bias-bus-hold;
   };
  };

  tx_swr_data1_active: tx_swr_data1_active {
   mux {
    pins = "gpio107";
    function = "swr_tx";
   };

   config {
    pins = "gpio107";
    drive-strength = <10>;
    bias-bus-hold;
   };
  };

  tx_swr_data2_sleep: tx_swr_data2_sleep {
   mux {
    pins = "gpio108";
    function = "swr_tx";
   };

   config {
    pins = "gpio108";
    drive-strength = <2>;
    bias-bus-hold;
   };
  };

  tx_swr_data2_active: tx_swr_data2_active {
   mux {
    pins = "gpio108";
    function = "swr_tx";
   };

   config {
    pins = "gpio108";
    drive-strength = <10>;
    bias-bus-hold;
   };
  };

  rx_swr_clk_sleep: rx_swr_clk_sleep {
   mux {
    pins = "gpio110";
    function = "swr_rx";
   };

   config {
    pins = "gpio110";
    drive-strength = <2>;
    bias-bus-hold;
   };
  };

  rx_swr_clk_active: rx_swr_clk_active {
   mux {
    pins = "gpio110";
    function = "swr_rx";
   };

   config {
    pins = "gpio110";
    drive-strength = <10>;
    bias-bus-hold;
   };
  };

  rx_swr_data_sleep: rx_swr_data_sleep {
   mux {
    pins = "gpio111", "gpio112";
    function = "swr_rx";
   };

   config {
    pins = "gpio111", "gpio112";
    drive-strength = <2>;
    bias-bus-hold;
   };
  };

  rx_swr_data_active: rx_swr_data_active {
   mux {
    pins = "gpio111", "gpio112";
    function = "swr_rx";
   };

   config {
    pins = "gpio111", "gpio112";
    drive-strength = <10>;
    bias-bus-hold;
   };
  };

  pmx_sde: pmx_sde {
   sde_dsi_active: sde_dsi_active {
    mux {
     pins = "gpio90";
     function = "gpio";
    };

    config {
     pins = "gpio90";
     drive-strength = <8>;
     bias-disable = <0>;
    };
   };

   sde_dsi_suspend: sde_dsi_suspend {
    mux {
     pins = "gpio90";
     function = "gpio";
    };

    config {
     pins = "gpio90";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_sde_te {
   sde_te_active: sde_te_active {
    mux {
     pins = "gpio89";
     function = "mdp_vsync";
    };

    config {
     pins = "gpio89";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   sde_te_suspend: sde_te_suspend {
    mux {
     pins = "gpio89";
     function = "mdp_vsync";
    };

    config {
     pins = "gpio89";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  sde_dp_usbplug_cc_active: sde_dp_usbplug_cc_active {
   mux {
    pins = "gpio102";
    function = "gpio";
   };

   config {
    pins = "gpio102";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sde_dp_usbplug_cc_suspend: sde_dp_usbplug_cc_suspend {
   mux {
    pins = "gpio102";
    function = "gpio";
   };

   config {
    pins = "gpio102";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  sde_dp_hotplug_ctrl: sde_dp_hotplug_ctrl {
   mux {
    pins = "gpio100";
    function = "dp_hot";
   };

   config {
    pins = "gpio100";
    bias-disable;
    input-enable;
    drive-strength = <2>;
   };
  };

  sde_dp_hotplug_tlmm: sde_dp_hotplug_tlmm {
   mux {
    pins = "gpio100";
    function = "gpio";
   };

   config {
    pins = "gpio100";
    bias-disable;
    input-enable;
    drive-strength = <2>;
   };
  };


  sdc1_clk_on: sdc1_clk_on {
   config {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sdc1_clk_off: sdc1_clk_off {
   config {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <2>;
   };
  };

  sdc1_cmd_on: sdc1_cmd_on {
   config {
    pins = "sdc1_cmd";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc1_cmd_off: sdc1_cmd_off {
   config {
    pins = "sdc1_cmd";
    num-grp-pins = <1>;
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc1_data_on: sdc1_data_on {
   config {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc1_data_off: sdc1_data_off {
   config {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc1_rclk_on: sdc1_rclk_on {
   config {
    pins = "sdc1_rclk";
    bias-pull-down;
   };
  };

  sdc1_rclk_off: sdc1_rclk_off {
   config {
    pins = "sdc1_rclk";
    bias-pull-down;
   };
  };

  sdc2_clk_on: sdc2_clk_on {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sdc2_clk_off: sdc2_clk_off {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <2>;
   };
  };

  sdc2_cmd_on: sdc2_cmd_on {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc2_cmd_off: sdc2_cmd_off {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_data_on: sdc2_data_on {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc2_data_off: sdc2_data_off {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_cd_on: cd_on {
   mux {
    pins = "gpio98";
    function = "gpio";
   };

   config {
    pins = "gpio98";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  sdc2_cd_off: cd_off {
   mux {
    pins = "gpio98";
    function = "gpio";
   };

   config {
    pins = "gpio98";
    drive-strength = <2>;
    bias-disable;
   };
  };

  ufs_dev_reset_assert: ufs_dev_reset_assert {
   config {
    pins = "ufs_reset";
    bias-pull-down;
# 1478 "arch/arm64/boot/dts/qcom/trinket-pinctrl.dtsi"
    drive-strength = <8>;
    output-low;
   };
  };

  ufs_dev_reset_deassert: ufs_dev_reset_deassert {
   config {
    pins = "ufs_reset";
    bias-pull-down;




    drive-strength = <8>;
    output-high;
   };
  };

  pmx_ts_int_active {
   ts_int_active: ts_int_active {
    mux {
     pins = "gpio88";
     function = "gpio";
    };

    config {
     pins = "gpio88";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_int_suspend {
   ts_int_suspend: ts_int_suspend {
    mux {
     pins = "gpio88";
     function = "gpio";
    };

    config {
     pins = "gpio88";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_reset_active {
   ts_reset_active: ts_reset_active {
    mux {
     pins = "gpio87";
     function = "gpio";
    };

    config {
     pins = "gpio87";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_reset_suspend {
   ts_reset_suspend: ts_reset_suspend {
    mux {
     pins = "gpio87";
     function = "gpio";
    };

    config {
     pins = "gpio87";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_release {
   ts_release: ts_release {
    mux {
     pins = "gpio88", "gpio87";
     function = "gpio";
    };

    config {
     pins = "gpio88", "gpio87";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };
  cci0_active: cci0_active {
   mux {

    pins = "gpio37", "gpio38";
    function = "cci_i2c";
   };

   config {
    pins = "gpio37", "gpio38";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci0_suspend: cci0_suspend {
   mux {

    pins = "gpio37", "gpio38";
    function = "cci_i2c";
   };

   config {
    pins = "gpio37", "gpio38";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cci1_active: cci1_active {
   mux {

    pins = "gpio39", "gpio40";
    function = "cci_i2c";
   };

   config {
    pins = "gpio39", "gpio40";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci1_suspend: cci1_suspend {
   mux {

    pins = "gpio39", "gpio40";
    function = "cci_i2c";
   };

   config {
    pins = "gpio39", "gpio40";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk0_active: cam_sensor_mclk0_active {

   mux {
    pins = "gpio34";
    function = "cam_mclk";
   };

   config {
    pins = "gpio34";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk0_suspend: cam_sensor_mclk0_suspend {

   mux {
    pins = "gpio34";
    function = "cam_mclk";
   };

   config {
    pins = "gpio34";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_active: cam_sensor_rear_active {

   mux {
    pins = "gpio48";
    function = "gpio";
   };

   config {
    pins = "gpio48";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_suspend: cam_sensor_rear_suspend {

   mux {
    pins = "gpio48";
    function = "gpio";
   };

   config {
    pins = "gpio48";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_front_active: cam_sensor_front_active {

   mux {
    pins = "gpio42";
    function = "gpio";
   };

   config {
    pins = "gpio42";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_suspend: cam_sensor_front_suspend {

   mux {
    pins = "gpio42";
    function = "gpio";
   };

   config {
    pins = "gpio42";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_rear2_active: cam_sensor_rear2_active {

   mux {
    pins = "gpio46";
    function = "gpio";
   };

   config {
    pins = "gpio46";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear2_suspend: cam_sensor_rear2_suspend {

   mux {
    pins = "gpio46";
    function = "gpio";
   };

   config {
    pins = "gpio46";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_mclk1_active: cam_sensor_mclk1_active {

   mux {
    pins = "gpio35";
    function = "cam_mclk";
   };

   config {
    pins = "gpio35";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk1_suspend: cam_sensor_mclk1_suspend {

   mux {
    pins = "gpio35";
    function = "cam_mclk";
   };

   config {
    pins = "gpio35";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_active: cam_sensor_mclk2_active {

   mux {
    pins = "gpio36";
    function = "cam_mclk";
   };

   config {
    pins = "gpio36";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_suspend: cam_sensor_mclk2_suspend {

   mux {
    pins = "gpio36";
    function = "cam_mclk";
   };

   config {
    pins = "gpio36";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  fpc_reset_int: fpc_reset_int {
   fpc_reset_low: reset_low {
    mux {
     pins = "gpio93";
     function = "gpio";
    };
    config {
     pins = "gpio93";
     drive-strength = <2>;
     bias-disable;
     output-low;
    };
   };

   fpc_reset_high: reset_high {
    mux {
     pins = "gpio93";
     function = "gpio";
    };
    config {
     pins = "gpio93";
     drive-strength = <2>;
     bias-disable;
     output-high;
    };
   };

   fpc_int_low: int_low {
    mux {
     pins = "gpio92";
     function = "gpio";
    };
    config {
     pins = "gpio92";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
  };
 };
};

&pm6125_gpios {
 tasha_mclk {
  tasha_mclk_default: tasha_mclk_default{
   pins = "gpio1";
   function = "func1";
   qcom,drive-strength = <2>;
   power-source = <0>;
   bias-disable;
   output-low;
  };
 };
};
# 2737 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-ion.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/trinket-ion.dtsi"
&soc {
 qcom,ion {
  compatible = "qcom,msm-ion";
  #address-cells = <1>;
  #size-cells = <0>;

  system_heap: qcom,ion-heap@25 {
   reg = <25>;
   qcom,ion-heap-type = "SYSTEM";
  };

  qcom,ion-heap@27 {
   reg = <27>;
   memory-region = <&qseecom_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@19 {
   reg = <19>;
   memory-region = <&qseecom_ta_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@9 {
   reg = <9>;
   qcom,ion-heap-type = "SYSTEM_SECURE";
  };

  qcom,ion-heap@10 {
   reg = <10>;
   memory-region = <&secure_display_memory>;
   qcom,ion-heap-type = "HYP_CMA";
  };

  qcom,ion-heap@14 {
   reg = <14>;
   qcom,ion-heap-type = "SECURE_CARVEOUT";
   cdsp {
    memory-region = <&cdsp_sec_mem>;
    token = <0x20000000>;
   };
  };

  qcom,ion-heap@22 {
   reg = <22>;
   memory-region = <&sdsp_mem>;
   qcom,ion-heap-type = "DMA";
  };
 };
};
# 2738 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/pm6125-rpm-regulator.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/pm6125-rpm-regulator.dtsi"
&rpm_bus {

 rpm-regulator-smpa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "rwmx";
  qcom,resource-id = <0>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s1";
   qcom,set = <3>;
   status = "disabled";
  };
 };


 rpm-regulator-smpa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "rwcx";
  qcom,resource-id = <0>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s3";
   qcom,set = <3>;
   status = "disabled";
  };
 };


 rpm-regulator-smpa5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "rwmx";
  qcom,resource-id = <0>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa6 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <6>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s6 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s6";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa8 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <8>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s8 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s8";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <5>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa6 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <6>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l6 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l6";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa7 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <7>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l7 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l7";
   qcom,set = <3>;
   status = "disabled";
  };
 };


 rpm-regulator-ldoa8 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <8>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l8 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l8";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa9 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <9>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l9 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l9";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa10 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <10>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l10 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l10";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa11 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <11>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l11 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l11";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa12 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <12>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l12 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l12";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa13 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <13>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l13 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l13";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa14 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <14>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l14 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l14";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa15 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <15>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l15 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l15";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa16 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <16>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l16 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l16";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa17 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <17>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l17 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l17";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa18 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <18>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l18 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l18";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa19 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <19>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l19 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l19";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa20 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <20>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l20 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l20";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa21 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <21>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l21 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l21";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa22 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <22>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l22 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l22";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa23 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <23>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l23 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l23";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa24 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <24>;
  qcom,regulator-type = <0>;
  qcom,regulator-hw-type = "pmic5-ldo";
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l24 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_l24";
   qcom,set = <3>;
   status = "disabled";
  };
 };
};
# 2739 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-regulator.dtsi" 1
# 17 "arch/arm64/boot/dts/qcom/trinket-regulator.dtsi"
&rpm_bus {

 rpm-regulator-smpa3 {
  status = "okay";
  VDD_CX_LEVEL:
  S3A_LEVEL: pm6125_s3_level: regulator-s3-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s3_level";
   qcom,set = <3>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <512>;
   qcom,use-voltage-level;
  };

  VDD_CX_FLOOR_LEVEL:
  S3A_FLOOR_LEVEL:
  pm6125_s3_floor_level: regulator-s3-floor-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s3_floor_level";
   qcom,set = <3>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <512>;
   qcom,use-voltage-floor-level;
   qcom,always-send-voltage;
  };

  VDD_CX_LEVEL_AO:
  S3A_LEVEL_AO: pm6125_s3_level_ao: regulator-s3-level-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s3_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <512>;
   qcom,use-voltage-level;
  };

  cx_cdev: cx-cdev-lvl {
   compatible = "qcom,regulator-cooling-device";
   regulator-cdev-supply = <&VDD_CX_FLOOR_LEVEL>;
   regulator-levels = <256
     0>;
   #cooling-cells = <2>;
  };

 };


 rpm-regulator-smpa5 {
  status = "okay";
  VDD_MX_LEVEL:
  S5A_LEVEL: pm6125_s5_level: regulator-s5-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s5_level";
   qcom,set = <3>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <512>;
   qcom,use-voltage-level;
  };

  VDD_MX_FLOOR_LEVEL:
  S5A_FLOOR_LEVEL:
  pm6125_s5_floor_level: regulator-s5-floor-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s5_floor_level";
   qcom,set = <3>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <512>;
   qcom,use-voltage-floor-level;
   qcom,always-send-voltage;
  };

  VDD_MX_LEVEL_AO:
  S5A_LEVEL_AO: pm6125_s5_level_ao: regulator-s5-level-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm6125_s5_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt =
     <16>;
   regulator-max-microvolt =
     <512>;
   qcom,use-voltage-level;
  };

  mx_cdev: mx-cdev-lvl {
   compatible = "qcom,regulator-cooling-device";
   regulator-cdev-supply = <&VDD_MX_LEVEL>;
   regulator-levels = <256
     0>;
   #cooling-cells = <2>;
  };

 };

 rpm-regulator-smpa6 {
  status = "okay";
  S6A: pm6125_s6: regulator-s6 {
   regulator-min-microvolt = <936000>;
   regulator-max-microvolt = <1422000>;
   qcom,init-voltage = <936000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa1 {
  status = "okay";
  L1A: pm6125_l1: regulator-l1 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1256000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa2 {
  status = "okay";
  L2A: pm6125_l2: regulator-l2 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1056000>;
   qcom,init-voltage = <1000000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa3 {
  status = "okay";
  L3A: pm6125_l3: regulator-l3 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1064000>;
   qcom,init-voltage = <1000000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa4 {
  status = "okay";
  L4A: pm6125_l4: regulator-l4 {
   parent-supply = <&pm6125_l7>;
   regulator-min-microvolt = <872000>;
   regulator-max-microvolt = <976000>;
   qcom,init-voltage = <872000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa5 {
  status = "okay";
  L5A: pm6125_l5: regulator-l5 {
   regulator-min-microvolt = <1648000>;
   regulator-max-microvolt = <3104000>;
   qcom,init-voltage = <1648000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa6 {
  status = "okay";
  L6A: pm6125_l6: regulator-l6 {
   regulator-min-microvolt = <576000>;
   regulator-max-microvolt = <656000>;
   qcom,init-voltage = <576000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa7 {
  status = "okay";
  L7A: pm6125_l7: regulator-l7 {
   regulator-min-microvolt = <872000>;
   regulator-max-microvolt = <976000>;
   qcom,init-voltage = <872000>;
   status = "okay";
  };
 };


 rpm-regulator-ldoa8 {
  status = "okay";
  L8A: pm6125_l8: regulator-l8 {
   regulator-min-microvolt = <400000>;
   regulator-max-microvolt = <728000>;
   qcom,init-voltage = <400000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa9 {
  status = "okay";
  L9A: pm6125_l9: regulator-l9 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1896000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa10 {
  status = "okay";
  L10A: pm6125_l10: regulator-l10 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1896000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa11 {
  status = "okay";
  L11A: pm6125_l11: regulator-l11 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1952000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa12 {
  status = "okay";
  L12A: pm6125_l12: regulator-l12 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1996000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa13 {
  status = "okay";
  L13A: pm6125_l13: regulator-l13 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1832000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa14 {
  status = "okay";
  L14A: pm6125_l14: regulator-l14 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1904000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa15 {
  status = "okay";
  L15A: pm6125_l15: regulator-l15 {
   parent-supply = <&pm6125_l10>;
   regulator-min-microvolt = <3104000>;
   regulator-max-microvolt = <3232000>;
   qcom,init-voltage = <3104000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa16 {
  status = "okay";
  L16A: pm6125_l16: regulator-l16 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1904000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa17 {
  status = "okay";
  L17A: pm6125_l17: regulator-l17 {
   regulator-min-microvolt = <1248000>;
   regulator-max-microvolt = <1304000>;
   qcom,init-voltage = <1248000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa18 {
  status = "okay";
  L18A: pm6125_l18: regulator-l18 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1264000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa19 {
  status = "okay";
  L19A: pm6125_l19: regulator-l19 {
   regulator-min-microvolt = <1648000>;
   regulator-max-microvolt = <2952000>;
   qcom,init-voltage = <1648000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa20 {
  status = "okay";
  L20A: pm6125_l20: regulator-l20 {
   regulator-min-microvolt = <1648000>;
   regulator-max-microvolt = <2952000>;
   qcom,init-voltage = <1648000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa21 {
  status = "okay";
  L21A: pm6125_l21: regulator-l21 {
   regulator-min-microvolt = <2600000>;
   regulator-max-microvolt = <2856000>;
   qcom,init-voltage = <2600000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa22 {
  status = "okay";
  L22A: pm6125_l22: regulator-l22 {
   regulator-min-microvolt = <2944000>;
   regulator-max-microvolt = <3304000>;
   qcom,init-voltage = <2944000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa23 {
  status = "okay";
  L23A: pm6125_l23: regulator-l23 {
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3400000>;
   qcom,init-voltage = <3000000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa24 {
  status = "okay";
  L24A: pm6125_l24: regulator-l24 {
   regulator-min-microvolt = <2944000>;
   regulator-max-microvolt = <3304000>;
   qcom,init-voltage = <2944000>;
   status = "okay";
  };
 };
};
# 2740 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-gdsc.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/trinket-gdsc.dtsi"
&soc {

 camss_cpp_gdsc: qcom,gdsc@14560bc {
  compatible = "qcom,gdsc";
  regulator-name = "cam_cpp_gdsc";
  reg = <0x14560bc 0x4>;
  status = "disabled";
 };

 camss_top_gdsc: qcom,gdsc@145607c {
  compatible = "qcom,gdsc";
  regulator-name = "camss_top_gdsc";
  reg = <0x145607c 0x4>;
  status = "disabled";
 };

 camss_vfe0_gdsc: qcom,gdsc@1454004 {
  compatible = "qcom,gdsc";
  regulator-name = "camss_vfe0_gdsc";
  reg = <0x1454004 0x4>;
  status = "disabled";
 };

 camss_vfe1_gdsc: qcom,gdsc@145403c {
  compatible = "qcom,gdsc";
  regulator-name = "camss_vfe1_gdsc";
  reg = <0x145403c 0x4>;
  status = "disabled";
 };

 ufs_phy_gdsc: qcom,gdsc@1445004 {
  compatible = "qcom,gdsc";
  regulator-name = "ufs_phy_gdsc";
  reg = <0x1445004 0x4>;
  status = "disabled";
 };

 usb30_prim_gdsc: qcom,gdsc@141a004 {
  compatible = "qcom,gdsc";
  regulator-name = "usb30_prim_gdsc";
  reg = <0x141a004 0x4>;
  status = "disabled";
 };

 hlos1_vote_turing_mmu_tbu1_gdsc: qcom,gdsc@147d060 {
  compatible = "qcom,gdsc";
  regulator-name = "hlos1_vote_turing_mmu_tbu1_gdsc";
  reg = <0x147d060 0x4>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };

 hlos1_vote_turing_mmu_tbu0_gdsc: qcom,gdsc@1480094 {
  compatible = "qcom,gdsc";
  regulator-name = "hlos1_vote_turing_mmu_tbu0_gdsc";
  reg = <0x1480094 0x4>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };

 hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc: qcom,gdsc@1480074 {
  compatible = "qcom,gdsc";
  regulator-name = "hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc";
  reg = <0x1480074 0x4>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };

 hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc: qcom,gdsc@1480084 {
  compatible = "qcom,gdsc";
  regulator-name = "hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc";
  reg = <0x1480084 0x4>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };


 mdss_core_gdsc: qcom,gdsc@5f03000 {
  compatible = "qcom,gdsc";
  regulator-name = "mdss_core_gdsc";
  reg = <0x5f03000 0x4>;
  qcom,support-hw-trigger;
  status = "disabled";
  proxy-supply = <&mdss_core_gdsc>;
  qcom,proxy-consumer-enable;
 };


 gpu_cx_hw_ctrl: syscon@5991540 {
  compatible = "syscon";
  reg = <0x5991540 0x4>;
 };

 gpu_cx_gdsc: qcom,gdsc@599106c {
  compatible = "qcom,gdsc";
  regulator-name = "gpu_cx_gdsc";
  reg = <0x599106c 0x4>;
  hw-ctrl-addr = <&gpu_cx_hw_ctrl>;
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  qcom,clk-dis-wait-val = <8>;
  status = "disabled";
 };

 gpu_gx_gdsc: qcom,gdsc@599100c {
  compatible = "qcom,gdsc";
  regulator-name = "gpu_gx_gdsc";
  reg = <0x599100c 0x4>;
  status = "disabled";
 };


 vcodec0_gdsc: qcom,gdsc@5b00874 {
  compatible = "qcom,gdsc";
  regulator-name = "vcodec0_gdsc";
  reg = <0x5b00874 0x4>;
  status = "disabled";
 };

 venus_gdsc: qcom,gdsc@5b00814 {
  compatible = "qcom,gdsc";
  regulator-name = "venus_gdsc";
  reg = <0x5b00814 0x4>;
  status = "disabled";
 };
};
# 2741 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-usb.dtsi" 1
# 15 "arch/arm64/boot/dts/qcom/trinket-usb.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/phy/qcom,usb3-11nm-qmp-combo.h" 1
# 16 "arch/arm64/boot/dts/qcom/trinket-usb.dtsi" 2

&soc {

 usb0: ssusb@4e00000 {
  compatible = "qcom,dwc-usb3-msm";
  reg = <0x4e00000 0x100000>;
  reg-names = "core_base";

  iommus = <&apps_smmu 0x100 0x0>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  interrupts = <0 302 0>, <0 422 0>, <0 260 0>;
  interrupt-names = "pwr_event_irq", "ss_phy_irq", "hs_phy_irq";

  USB3_GDSC-supply = <&usb30_prim_gdsc>;
  dpdm-supply = <&qusb_phy0>;
  clocks = <&clock_gcc 187>,
   <&clock_gcc 175>,
   <&clock_gcc 102>,
   <&clock_gcc 207>,
   <&clock_gcc 191>,
   <&clock_gcc 189>;
  clock-names = "core_clk", "iface_clk", "bus_aggr_clk",
    "xo", "sleep_clk", "utmi_clk";

  resets = <&clock_gcc 3>;
  reset-names = "core_reset";

  qcom,core-clk-rate = <133333333>;
  qcom,core-clk-rate-hs = <66666667>;
  qcom,num-gsi-evt-buffs = <0x3>;
  qcom,gsi-reg-offset =
   <0x0fc
    0x110
    0x120
    0x130
    0x144
    0x1a4>;
  qcom,dwc-usb3-msm-tx-fifo-size = <21288>;
  qcom,gsi-disable-io-coherency;

  qcom,msm-bus,name = "usb0";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <3>;
  qcom,msm-bus,vectors-KBps =

   <61 512 0 0>,
   <61 676 0 0>,
   <1 583 0 0>,


   <61
    512 240000 700000>,
   <61 676 0 2400>,
   <1 583 0 40000>,


   <61
    512 240000 700000>,
   <61 676 0 2400>,
   <1 583 0 40000>,


   <61 512 1 1>,
   <61 676 1 1>,
   <1 583 1 1>;

  dwc3@4e00000 {
   compatible = "snps,dwc3";
   reg = <0x4e00000 0xcd00>;
   interrupt-parent = <&intc>;
   interrupts = <0 255 0>;
   usb-phy = <&qusb_phy0>, <&usb_qmp_phy>;
   tx-fifo-resize;
   linux,sysdev_is_parent;
   snps,disable-clk-gating;
   snps,dis_u2_susphy_quirk;
   snps,dis_enblslpm_quirk;
   snps,has-lpm-erratum;
   snps,hird-threshold = /bits/ 8 <0x10>;
   snps,usb3_lpm_capable;
   usb-core-id = <0>;
   maximum-speed = "super-speed";
   dr_mode = "otg";
  };

  qcom,usbbam@0x04f04000 {
   compatible = "qcom,usb-bam-msm";
   reg = <0x04f04000 0x17000>;
   interrupts = <0 253 0>;

   qcom,usb-bam-fifo-baseaddr = <0xc121000>;
   qcom,usb-bam-num-pipes = <4>;
   qcom,disable-clk-gating;
   qcom,usb-bam-override-threshold = <0x4001>;
   qcom,usb-bam-max-mbps-highspeed = <400>;
   qcom,usb-bam-max-mbps-superspeed = <3600>;
   qcom,reset-bam-on-connect;

   qcom,pipe0 {
    label = "ssusb-qdss-in-0";
    qcom,usb-bam-mem-type = <2>;
    qcom,dir = <1>;
    qcom,pipe-num = <0>;
    qcom,peer-bam = <0>;
    qcom,peer-bam-physical-address = <0x08064000>;
    qcom,src-bam-pipe-index = <0>;
    qcom,dst-bam-pipe-index = <0>;
    qcom,data-fifo-offset = <0x0>;
    qcom,data-fifo-size = <0x1800>;
    qcom,descriptor-fifo-offset = <0x1800>;
    qcom,descriptor-fifo-size = <0x800>;
   };
  };
 };


 qusb_phy0: qusb@1613000 {
  compatible = "qcom,qusb2phy";
  reg = <0x01613000 0x180>,
   <0x003cb250 0x4>,
   <0x01b44258 0x4>;
  reg-names = "qusb_phy_base",
   "tcsr_clamp_dig_n_1p8",
   "tune2_efuse_addr";

  vdd-supply = <&pm6125_l7>;
  vdda18-supply = <&pm6125_l10>;
  vdda33-supply = <&pm6125_l15>;
  qcom,vdd-voltage-level = <0 925000 970000>;
  qcom,tune2-efuse-bit-pos = <25>;
  qcom,tune2-efuse-num-bits = <4>;
  qcom,qusb-phy-init-seq = <0xf8 0x80
     0xb3 0x84
     0x81 0x88
     0xc0 0x8c
     0x30 0x08
     0x79 0x0c
     0x21 0x10
     0x14 0x9c
     0x80 0x04
     0x9f 0x1c
     0x00 0x18>;
  phy_type = "utmi";
  qcom,phy-clk-scheme = "cmos";
  qcom,major-rev = <1>;

  clocks = <&clock_rpmcc 114>,
   <&clock_gcc 17>;
  clock-names = "ref_clk_src", "cfg_ahb_clk";

  resets = <&clock_gcc 0>;
  reset-names = "phy_reset";
 };


 usb_qmp_phy: ssphy@1615000 {
  compatible = "qcom,usb-ssphy-qmp-usb3-or-dp";
  reg = <0x01615000 0x1000>,
   <0x03cb244 0x4>;
  reg-names = "qmp_phy_base",
   "vls_clamp_reg";

  vdd-supply = <&pm6125_l7>;
  core-supply = <&pm6125_l10>;
  qcom,vdd-voltage-level = <0 925000 970000>;
  qcom,core-voltage-level = <0 1800000 1800000>;
  qcom,qmp-phy-init-seq =

    <0x00AC 0x14 0x00
     0x0034 0x08 0x00
     0x0174 0x30 0x00
     0x003C 0x06 0x00
     0x00B4 0x00 0x00
     0x00B8 0x08 0x00
     0x0070 0x0f 0x00
     0x019C 0x01 0x00
     0x0178 0x00 0x00
     0x00D0 0x82 0x00
     0x00DC 0x55 0x00
     0x00E0 0x55 0x00
     0x00E4 0x03 0x00
     0x0078 0x0b 0x00
     0x0084 0x16 0x00
     0x0090 0x28 0x00
     0x0108 0x80 0x00
     0x010C 0x00 0x00
     0x0184 0x0a 0x00
     0x004C 0x15 0x00
     0x0050 0x34 0x00
     0x0054 0x00 0x00
     0x00C8 0x00 0x00
     0x018C 0x00 0x00
     0x00CC 0x00 0x00
     0x0128 0x00 0x00
     0x000C 0x0a 0x00
     0x0010 0x01 0x00
     0x001C 0x31 0x00
     0x0020 0x01 0x00
     0x0014 0x00 0x00
     0x0018 0x00 0x00
     0x0024 0xde 0x00
     0x0028 0x07 0x00
     0x0048 0x0f 0x00
     0x0194 0x06 0x00
     0x0100 0x80 0x00
     0x00A8 0x01 0x00
     0x0430 0x0b 0x00
     0x0830 0x0b 0x00
     0x0444 0x00 0x00
     0x0844 0x00 0x00
     0x043C 0x00 0x00
     0x083C 0x00 0x00
     0x0440 0x00 0x00
     0x0840 0x00 0x00
     0x0408 0x0a 0x00
     0x0808 0x0a 0x00
     0x0414 0x06 0x00
     0x0814 0x06 0x00
     0x0434 0x75 0x00
     0x0834 0x75 0x00
     0x04D4 0x02 0x00
     0x08D4 0x02 0x00
     0x04D8 0x4e 0x00
     0x08D8 0x4e 0x00
     0x04DC 0x18 0x00
     0x08DC 0x18 0x00
     0x04F8 0x77 0x00
     0x08F8 0x77 0x00
     0x04FC 0x80 0x00
     0x08FC 0x80 0x00
     0x04C0 0x0a 0x00
     0x08C0 0x0a 0x00
     0x0504 0x03 0x00
     0x0904 0x03 0x00
     0x050C 0x16 0x00
     0x090C 0x16 0x00
     0x0500 0x00 0x00
     0x0900 0x00 0x00
     0x0564 0x00 0x00
     0x0964 0x00 0x00
     0x0260 0x10 0x00
     0x0660 0x10 0x00
     0x02A4 0x12 0x00
     0x06A4 0x12 0x00
     0x028C 0xc6 0x00
     0x068C 0xc6 0x00
     0x0244 0x00 0x00
     0x0644 0x00 0x00
     0x0248 0x00 0x00
     0x0648 0x00 0x00
     0x0C0C 0x9f 0x00
     0x0C24 0x17 0x00
     0x0C28 0x0f 0x00
     0x0CC8 0x83 0x00
     0x0CC4 0x02 0x00
     0x0CCC 0x09 0x00
     0x0CD0 0xa2 0x00
     0x0CD4 0x85 0x00
     0x0C80 0xd1 0x00
     0x0C84 0x1f 0x00
     0x0C88 0x47 0x00
     0x0CB8 0x75 0x00
     0x0CBC 0x13 0x00
     0x0CB0 0x86 0x00
     0x0CA0 0x04 0x00
     0x0C8C 0x44 0x00
     0x0C70 0xe7 0x00
     0x0C74 0x03 0x00
     0x0C78 0x40 0x00
     0x0C7C 0x00 0x00
     0x0DD8 0x88 0x00
     0xffffffff 0xffffffff 0x00>;

  qcom,qmp-phy-reg-offset =
    <0xd74
     0xcd8
     0xcdc
     0xc04
     0xc00
     0xc08
     0xa00>;

  clocks = <&clock_gcc 193>,
   <&clock_gcc 194>,
   <&clock_rpmcc 114>,
   <&clock_gcc 207>,
   <&clock_gcc 17>;

  clock-names = "aux_clk", "pipe_clk", "ref_clk_src",
    "ref_clk", "cfg_ahb_clk";

  resets = <&clock_gcc 5>,
   <&clock_gcc 6>;
  reset-names = "phy_reset", "phy_phy_reset";
 };

 usb_nop_phy: usb_nop_phy {
  compatible = "usb-nop-xceiv";
 };

 usb_audio_qmi_dev {
  compatible = "qcom,usb-audio-qmi-dev";
  iommus = <&apps_smmu 0x04f 0x0>;
  qcom,usb-audio-stream-id = <0xf>;
  qcom,usb-audio-intr-num = <2>;
 };
};
# 2742 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-camera.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/trinket-camera.dtsi"
&soc {
 qcom,msm-cam@5c00000 {
  compatible = "qcom,msm-cam";
  reg = <0x5c00000 0x4000>;
  reg-names = "msm-cam";
  status = "ok";
  bus-vectors = "suspend", "svs", "nominal", "turbo";
  qcom,bus-votes = <0 150000000 320000000 320000000>;
  qcom,gpu-limit = <700000000>;
 };

 qcom,csiphy@1628000 {
  cell-index = <0>;
  compatible = "qcom,csiphy-v3.5", "qcom,csiphy";
  reg = <0x1628000 0x1000>,
    <0x5C00120 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 72 0>;
  interrupt-names = "csiphy";
  gdscr-supply = <&camss_top_gdsc>;
  qcom,cam-vreg-name = "gdscr";
  clocks = <&clock_gcc 20>,
   <&clock_gcc 87>,
   <&clock_gcc 37>,
   <&clock_gcc 36>,
   <&clock_gcc 26>,
   <&clock_gcc 39>,
   <&clock_gcc 38>,
   <&clock_gcc 71>,
   <&clock_gcc 66>,
   <&clock_gcc 63>,
   <&clock_gcc 16>;
  clock-names = "camss_ahb_clk", "camss_top_ahb_clk",
   "csi_src_clk", "csi_clk", "cphy_csid_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ispif_ahb_clk", "csiphy_clk_src", "csiphy_clk",
   "csiphy_ahb2crif";
  qcom,clock-rates = <0 0 311000000 0 0 200000000 0
   0 200000000 0 0>;
  status = "ok";
 };

 qcom,csiphy@1629000 {
  cell-index = <1>;
  compatible = "qcom,csiphy-v3.5", "qcom,csiphy";
  reg = <0x1629000 0x1000>,
    <0x5c00124 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 73 0>;
  interrupt-names = "csiphy";
  gdscr-supply = <&camss_top_gdsc>;
  qcom,cam-vreg-name = "gdscr";
  clocks = <&clock_gcc 20>,
   <&clock_gcc 87>,
   <&clock_gcc 44>,
   <&clock_gcc 43>,
   <&clock_gcc 27>,
   <&clock_gcc 46>,
   <&clock_gcc 45>,
   <&clock_gcc 71>,
   <&clock_gcc 66>,
   <&clock_gcc 64>,
   <&clock_gcc 16>;
  clock-names = "camss_ahb_clk", "camss_top_ahb_clk",
   "csi_src_clk", "csi_clk", "cphy_csid_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ispif_ahb_clk", "csiphy_clk_src", "csiphy_clk",
   "csiphy_ahb2crif";
  qcom,clock-rates = <0 0 311000000 0 0 200000000 0
   0 200000000 0 0>;
  status = "ok";
 };

 qcom,csiphy@162a000 {
  cell-index = <2>;
  compatible = "qcom,csiphy-v3.5", "qcom,csiphy";
  reg = <0x162a000 0x1000>,
    <0x5c00128 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 74 0>;
  interrupt-names = "csiphy";
  gdscr-supply = <&camss_top_gdsc>;
  qcom,cam-vreg-name = "gdscr";
  clocks = <&clock_gcc 20>,
   <&clock_gcc 87>,
   <&clock_gcc 51>,
   <&clock_gcc 50>,
   <&clock_gcc 28>,
   <&clock_gcc 53>,
   <&clock_gcc 52>,
   <&clock_gcc 71>,
   <&clock_gcc 66>,
   <&clock_gcc 65>,
   <&clock_gcc 16>;
  clock-names = "camss_ahb_clk", "camss_top_ahb_clk",
   "csi_src_clk", "csi_clk", "cphy_csid_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ispif_ahb_clk", "csiphy_clk_src", "csiphy_clk",
   "csiphy_ahb2crif";
  qcom,clock-rates = <0 0 311000000 0 0 200000000 0
   0 200000000 0 0>;
  status = "ok";
 };

 qcom,csid@5c30000 {
  cell-index = <0>;
  compatible = "qcom,csid-v5.0", "qcom,csid";
  reg = <0x5c30000 0x400>;
  reg-names = "csid";
  interrupts = <0 208 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1232000>;
  qcom,mipi-csi-vdd-supply = <&L18A>;
  gdscr-supply = <&camss_top_gdsc>;
  vdd_sec-supply = <&L18A>;
  qcom,cam-vreg-name = "vdd_sec", "gdscr";
  qcom,cam-vreg-min-voltage = <1232000 0>;
  qcom,cam-vreg-max-voltage = <1232000 0>;
  qcom,cam-vreg-op-mode = <0 0>;
  clocks = <&clock_gcc 20>,
   <&clock_gcc 87>,
   <&clock_gcc 71>,
   <&clock_gcc 37>,
   <&clock_gcc 66>,
   <&clock_gcc 36>,
   <&clock_gcc 35>,
   <&clock_gcc 41>,
   <&clock_gcc 40>,
   <&clock_gcc 26>;
  clock-names = "camss_ahb_clk", "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_src_clk", "csiphy_clk_src",
   "csi_clk", "csi_ahb_clk", "csi_rdi_clk",
   "csi_pix_clk", "cphy_csid_clk";
  qcom,clock-rates = <0 0 0 311000000 200000000
   0 0 0 0 0>;
  status = "ok";
 };

 qcom,csid@5c30400 {
  cell-index = <1>;
  compatible = "qcom,csid-v5.0", "qcom,csid";
  reg = <0x5c30400 0x400>;
  reg-names = "csid";
  interrupts = <0 209 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1232000>;
  qcom,mipi-csi-vdd-supply = <&L18A>;
  gdscr-supply = <&camss_top_gdsc>;
  vdd_sec-supply = <&L18A>;
  qcom,cam-vreg-name = "vdd_sec", "gdscr";
  qcom,cam-vreg-min-voltage = <1232000 0>;
  qcom,cam-vreg-max-voltage = <1232000 0>;
  qcom,cam-vreg-op-mode = <0 0>;
  clocks = <&clock_gcc 20>,
   <&clock_gcc 87>,
   <&clock_gcc 71>,
   <&clock_gcc 44>,
   <&clock_gcc 66>,
   <&clock_gcc 43>,
   <&clock_gcc 42>,
   <&clock_gcc 48>,
   <&clock_gcc 47>,
   <&clock_gcc 27>;
  clock-names = "camss_ahb_clk", "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_src_clk", "csiphy_clk_src",
   "csi_clk", "csi_ahb_clk", "csi_rdi_clk",
   "csi_pix_clk", "cphy_csid_clk";
  qcom,clock-rates = <0 0 0 311000000 200000000
   0 0 0 0 0>;
  status = "ok";
 };

 qcom,csid@5c30800 {
  cell-index = <2>;
  compatible = "qcom,csid-v5.0", "qcom,csid";
  reg = <0x5c30800 0x400>;
  reg-names = "csid";
  interrupts = <0 210 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1232000>;
  qcom,mipi-csi-vdd-supply = <&L18A>;
  gdscr-supply = <&camss_top_gdsc>;
  vdd_sec-supply = <&L18A>;
  qcom,cam-vreg-name = "vdd_sec", "gdscr";
  qcom,cam-vreg-min-voltage = <1232000 0>;
  qcom,cam-vreg-max-voltage = <1232000 0>;
  qcom,cam-vreg-op-mode = <0 0>;
  clocks = <&clock_gcc 20>,
   <&clock_gcc 87>,
   <&clock_gcc 71>,
   <&clock_gcc 51>,
   <&clock_gcc 66>,
   <&clock_gcc 50>,
   <&clock_gcc 49>,
   <&clock_gcc 55>,
   <&clock_gcc 54>,
   <&clock_gcc 28>;
  clock-names = "camss_ahb_clk", "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_src_clk", "csiphy_clk_src",
   "csi_clk", "csi_ahb_clk", "csi_rdi_clk",
   "csi_pix_clk", "cphy_csid_clk";
  qcom,clock-rates = <0 0 0 311000000 200000000
   0 0 0 0 0>;
  status = "ok";
 };

 qcom,csid@5c30c00 {
  cell-index = <3>;
  compatible = "qcom,csid-v5.0", "qcom,csid";
  reg = <0x5c30c00 0x400>;
  reg-names = "csid";
  interrupts = <0 211 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1232000>;
  qcom,mipi-csi-vdd-supply = <&L18A>;
  gdscr-supply = <&camss_top_gdsc>;
  vdd_sec-supply = <&L18A>;
  qcom,cam-vreg-name = "vdd_sec", "gdscr";
  qcom,cam-vreg-min-voltage = <1232000 0>;
  qcom,cam-vreg-max-voltage = <1232000 0>;
  qcom,cam-vreg-op-mode = <0 0>;
  clocks = <&clock_gcc 20>,
   <&clock_gcc 87>,
   <&clock_gcc 71>,
   <&clock_gcc 58>,
   <&clock_gcc 66>,
   <&clock_gcc 57>,
   <&clock_gcc 56>,
   <&clock_gcc 60>,
   <&clock_gcc 59>,
   <&clock_gcc 29>;
  clock-names = "camss_ahb_clk", "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_src_clk", "csiphy_clk_src",
   "csi_clk", "csi_ahb_clk", "csi_rdi_clk",
   "csi_pix_clk", "cphy_csid_clk";
  qcom,clock-rates = <0 0 0 311000000 200000000
   0 0 0 0 0>;
  status = "ok";
 };

 qcom,cam_smmu {
  compatible = "qcom,msm-cam-smmu";
  status = "ok";
  qcom,camera-secure-sid;

  msm_cam_smmu_cb1 {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x420 0x0000>,
     <&apps_smmu 0x421 0x0002>;
   label = "vfe";
   qcom,scratch-buf-support;
  };

  msm_cam_smmu_cb2 {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x800 0x0000>;
   label = "cpp";
  };

  msm_cam_smmu_cb4 {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x820 0x0000>;
   label = "jpeg_enc0";
  };
  msm_cam_smmu_cb5 {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x821 0x0000>;
   label = "jpeg_dma";
  };

 };

 qcom,cpp@5c04000 {
  cell-index = <0>;
  compatible = "qcom,cpp";
  reg = <0x5c04000 0x100>,
   <0x5c80000 0x3000>,
   <0x5c18000 0x3000>,
   <0x014560bc 0x4>;
  reg-names = "cpp", "cpp_vbif", "cpp_hw", "camss_cpp";
  interrupts = <0 206 0>;
  interrupt-names = "cpp";
  camss-vdd-supply = <&camss_top_gdsc>;
  vdd-supply = <&camss_cpp_gdsc>;
  qcom,vdd-names = "camss-vdd", "vdd";
  clocks =<&clock_gcc 20>,
   <&clock_gcc 87>,
   <&clock_gcc 33>,
   <&clock_gcc 32>,
   <&clock_gcc 30>,
   <&clock_gcc 31>,
   <&clock_gcc 84>,
   <&clock_gcc 34>,
   <&clock_gcc 85>;
  clock-names = "camss_ahb_clk", "camss_top_ahb_clk",
   "cpp_src_clk",
   "cpp_core_clk", "camss_cpp_ahb_clk",
   "camss_cpp_axi_clk", "micro_iface_clk",
   "cpp_vbif_ahb_clk", "mmss_throttle_camss_nrt_axi_clk";
  qcom,clock-rates = <0 0 240000000 240000000 0 0 0 0 0>;
  qcom,min-clock-rate = <240000000>;
  qcom,bus-master = <1>;
  qcom,vbif-qos-setting = <0x550 0x33333333>,
   <0x554 0x00333333>,
   <0x558 0x33333333>,
   <0x55c 0x00333333>,
   <0x560 0x33333333>,
   <0x564 0x00333333>,
   <0x568 0x33333333>,
   <0x56c 0x00333333>,
   <0x570 0x33333333>,
   <0x574 0x00333333>,
   <0x578 0x33333333>,
   <0x57c 0x00333333>,
   <0x580 0x33333333>,
   <0x584 0x00333333>,
   <0x588 0x33333333>,
   <0x58c 0x00333333>;
  status = "ok";
  qcom,msm-bus,name = "msm_camera_cpp";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <106 512 0 0>,
   <106 512 0 0>;
  qcom,msm-bus-vector-dyn-vote;
  qcom,cpp-cx-ipeak = <&cx_ipeak_lm 7>;
  resets = <&clock_gcc 7>;
  reset-names = "micro_iface_reset";
  qcom,src-clock-rates = <120000000 240000000 320000000
     480000000 576000000>;
  qcom,micro-reset;
  qcom,cpp-fw-payload-info {
   qcom,stripe-base = <790>;
   qcom,plane-base = <715>;
   qcom,stripe-size = <63>;
   qcom,plane-size = <25>;
   qcom,fe-ptr-off = <11>;
   qcom,we-ptr-off = <23>;
   qcom,ref-fe-ptr-off = <17>;
   qcom,ref-we-ptr-off = <36>;
   qcom,we-meta-ptr-off = <42>;
   qcom,fe-mmu-pf-ptr-off = <7>;
   qcom,ref-fe-mmu-pf-ptr-off = <10>;
   qcom,we-mmu-pf-ptr-off = <13>;
   qcom,dup-we-mmu-pf-ptr-off = <18>;
   qcom,ref-we-mmu-pf-ptr-off = <23>;
   qcom,set-group-buffer-len = <135>;
   qcom,dup-frame-indicator-off = <70>;
  };
 };

 qcom,ispif@5c31000 {
  cell-index = <0>;
  compatible = "qcom,ispif-v3.0", "qcom,ispif";
  reg = <0x5c31000 0xc00>,
   <0x5c00020 0x4>;
  reg-names = "ispif", "csi_clk_mux";
  interrupts = <0 212 0>;
  interrupt-names = "ispif";
  qcom,num-isps = <0x2>;
  camss-vdd-supply = <&camss_top_gdsc>;
  vfe0-vdd-supply = <&camss_vfe0_gdsc>;
  vfe1-vdd-supply = <&camss_vfe1_gdsc>;
  qcom,vdd-names = "camss-vdd", "vfe0-vdd",
    "vfe1-vdd";
  qcom,clock-cntl-support;
  clocks = <&clock_gcc 20>,
   <&clock_gcc 87>,
   <&clock_gcc 71>,
   <&clock_gcc 37>,
   <&clock_gcc 44>,
   <&clock_gcc 51>,
   <&clock_gcc 58>,
   <&clock_gcc 41>,
   <&clock_gcc 48>,
   <&clock_gcc 55>,
   <&clock_gcc 60>,
   <&clock_gcc 40>,
   <&clock_gcc 47>,
   <&clock_gcc 54>,
   <&clock_gcc 59>,
   <&clock_gcc 36>,
   <&clock_gcc 43>,
   <&clock_gcc 50>,
   <&clock_gcc 57>,
   <&clock_gcc 90>,
   <&clock_gcc 89>,
   <&clock_gcc 61>,
   <&clock_gcc 94>,
   <&clock_gcc 93>,
   <&clock_gcc 62>;
  clock-names = "camss_ahb_clk",
   "camss_top_ahb_clk", "ispif_ahb_clk",
   "csi0_src_clk", "csi1_src_clk",
   "csi2_src_clk", "csi3_src_clk",
   "csi0_rdi_clk", "csi1_rdi_clk",
   "csi2_rdi_clk", "csi3_rdi_clk",
   "csi0_pix_clk", "csi1_pix_clk",
   "csi2_pix_clk", "csi3_pix_clk",
   "camss_csi0_clk", "camss_csi1_clk",
   "camss_csi2_clk", "camss_csi3_clk",
   "vfe0_clk_src",
   "camss_vfe_vfe0_clk",
   "camss_csi_vfe0_clk",
   "vfe1_clk_src",
   "camss_vfe_vfe1_clk",
   "camss_csi_vfe1_clk";
  qcom,clock-rates = <0 0 0
   0 0 0 0
   0 0 0 0
   0 0 0 0
   0 0 0 0
   0 0 0
   0 0 0>;
  qcom,clock-control = "NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE",
   "INIT_RATE", "INIT_RATE",
   "INIT_RATE", "INIT_RATE",
   "NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "NO_SET_RATE",
   "INIT_RATE",
   "NO_SET_RATE", "NO_SET_RATE",
   "INIT_RATE",
   "NO_SET_RATE", "NO_SET_RATE";
  status = "ok";
 };

 vfe0: qcom,vfe0@5c10000 {
  cell-index = <0>;
  compatible = "qcom,vfe48";
  reg = <0x5c10000 0x4000>,
   <0x5c40000 0x3000>,
   <0x5C00000 0x40000>;
  reg-names = "vfe", "vfe_vbif", "msm-cam";
  interrupts = <0 214 0>,
    <0 258 0>;
  interrupt-names = "vfe", "dual-vfe-irq";
  camss-vdd-supply = <&camss_top_gdsc>;
  vdd-supply = <&camss_vfe0_gdsc>;
  qcom,vdd-names = "camss-vdd", "vdd";
  clocks = <&clock_gcc 20>,
   <&clock_gcc 87>,
   <&clock_gcc 90>,
   <&clock_gcc 89>,
   <&clock_gcc 91>,
   <&clock_gcc 88>,
   <&clock_gcc 97>,
   <&clock_gcc 98>,
   <&clock_gcc 86>,
   <&clock_gcc 61>;
  clock-names = "camss_ahb_clk",
   "camss_top_ahb_clk", "vfe_clk_src",
   "camss_vfe_clk", "camss_vfe_stream_clk",
   "camss_vfe_ahb_clk", "camss_vfe_vbif_ahb_clk",
   "camss_vfe_vbif_axi_clk", "mmss_throttle_camss_axi_clk",
   "camss_csi_vfe_clk";
  qcom,clock-rates = <0 0 403200000 0 0 0 0 0 0 0
     0 0 480000000 0 0 0 0 0 0 0
     0 0 576000000 0 0 0 0 0 0 0>;
  status = "ok";
  qos-entries = <8>;
  qos-regs = <0x404 0x408 0x40c 0x410 0x414 0x418
   0x41c 0x420>;
  qos-settings = <0xFFF8FFF8
   0xFFF8FFF8
   0xFFF8FFF8
   0xFFF8FFF8
   0xFFF8FFF8
   0xFFF8FFF8
   0xFFF8FFF8
   0xFFF8FFF8>;
  vbif-entries = <3>;
  vbif-regs = <0x124 0xac 0xd0>;
  vbif-settings = <0x3 0x40 0x1010>;
  ds-entries = <17>;
  ds-regs = <0x424 0x428 0x42c 0x430 0x434
   0x438 0x43c 0x440 0x444 0x448 0x44c
   0x450 0x454 0x458 0x45c 0x460 0x464>;
  ds-settings = <0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0x110>;
  qcom,msm-bus,name = "msm_camera_vfe";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <29 512 0 0>,
   <29 512 100000000 100000000>;
  qcom,msm-bus-vector-dyn-vote;
  qcom,vfe-cx-ipeak = <&cx_ipeak_lm 7>;
 };

 vfe1: qcom,vfe1@5c14000 {
  cell-index = <1>;
  compatible = "qcom,vfe48";
  reg = <0x5c14000 0x4000>,
   <0x5c40000 0x3000>,
   <0x5C00000 0x40000>;
  reg-names = "vfe", "vfe_vbif", "msm-cam";
  interrupts = <0 215 0>,
    <0 258 0>;
  interrupt-names = "vfe", "dual-vfe-irq";
  camss-vdd-supply = <&camss_top_gdsc>;
  vdd-supply = <&camss_vfe1_gdsc>;
  qcom,vdd-names = "camss-vdd", "vdd";
  clocks = <&clock_gcc 20>,
   <&clock_gcc 87>,
   <&clock_gcc 94>,
   <&clock_gcc 93>,
   <&clock_gcc 95>,
   <&clock_gcc 92>,
   <&clock_gcc 97>,
   <&clock_gcc 98>,
   <&clock_gcc 86>,
   <&clock_gcc 62>;
  clock-names = "camss_ahb_clk",
   "camss_top_ahb_clk", "vfe_clk_src",
   "camss_vfe_clk", "camss_vfe_stream_clk",
   "camss_vfe_ahb_clk", "camss_vfe_vbif_ahb_clk",
   "camss_vfe_vbif_axi_clk", "mmss_throttle_camss_axi_clk",
   "camss_csi_vfe_clk";
  qcom,clock-rates = <0 0 403200000 0 0 0 0 0 0 0
     0 0 480000000 0 0 0 0 0 0 0
     0 0 576000000 0 0 0 0 0 0 0>;
  status = "ok";
  qos-entries = <8>;
  qos-regs = <0x404 0x408 0x40c 0x410 0x414 0x418
   0x41c 0x420>;
  qos-settings = <0xFFF8FFF8
   0xFFF8FFF8
   0xFFF8FFF8
   0xFFF8FFF8
   0xFFF8FFF8
   0xFFF8FFF8
   0xFFF8FFF8
   0xFFF8FFF8>;
  vbif-entries = <3>;
  vbif-regs = <0x124 0xac 0xd0>;
  vbif-settings = <0x3 0x40 0x1010>;
  ds-entries = <17>;
  ds-regs = <0x424 0x428 0x42c 0x430 0x434
   0x438 0x43c 0x440 0x444 0x448 0x44c
   0x450 0x454 0x458 0x45c 0x460 0x464>;
  ds-settings = <0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0x110>;
  qcom,msm-bus,name = "msm_camera_vfe";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <29 512 0 0>,
   <29 512 100000000 100000000>;
  qcom,msm-bus-vector-dyn-vote;
  qcom,vfe-cx-ipeak = <&cx_ipeak_lm 7>;
 };

 qcom,vfe {
  compatible = "qcom,vfe";
  num_child = <2>;
 };

 cci: qcom,cci@5c0c000 {
  cell-index = <0>;
  compatible = "qcom,cci";
  reg = <0x5c0c000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "cci";
  interrupts = <0 207 0>;
  interrupt-names = "cci";
  status = "ok";
  gdscr-supply = <&camss_top_gdsc>;
  qcom,cam-vreg-name = "gdscr";
  clocks = <&clock_gcc 20>,
   <&clock_gcc 87>,
   <&clock_gcc 25>,
   <&clock_gcc 23>,
   <&clock_gcc 24>;
  clock-names = "camss_ahb_clk", "camss_top_ahb_clk",
   "cci_src_clk", "cci_ahb_clk", "camss_cci_clk";
  qcom,clock-rates = <0 0 19200000 0 0>,
   <0 0 37500000 0 0>;
  pinctrl-names = "cci_default", "cci_suspend";
   pinctrl-0 = <&cci0_active &cci1_active>;
   pinctrl-1 = <&cci0_suspend &cci1_suspend>;
  gpios = <&tlmm 37 0>,
   <&tlmm 38 0>,
   <&tlmm 39 0>,
   <&tlmm 40 0>;
  qcom,gpio-tbl-num = <0 1 2 3>;
  qcom,gpio-tbl-flags = <1 1 1 1>;
  qcom,gpio-tbl-label = "CCI_I2C_DATA0",
          "CCI_I2C_CLK0",
          "CCI_I2C_DATA1",
          "CCI_I2C_CLK1";
  i2c_freq_100Khz: qcom,i2c_standard_mode {
   status = "disabled";
  };
  i2c_freq_400Khz: qcom,i2c_fast_mode {
   status = "disabled";
  };
  i2c_freq_custom: qcom,i2c_custom_mode {
   status = "disabled";
  };
  i2c_freq_1Mhz: qcom,i2c_fast_plus_mode {
   status = "disabled";
  };
 };

 qcom,jpeg@5c1c000 {
  cell-index = <0>;
  compatible = "qcom,jpeg";
  reg = <0x05c1c000 0x4000>,
   <0x5c60000 0x3000>;
  reg-names = "jpeg_hw", "jpeg_vbif";
  interrupts = <0 216 0>;
  interrupt-names = "jpeg";
  camss-vdd-supply = <&camss_top_gdsc>;
  qcom,vdd-names = "camss-vdd";
  clock-names = "mmss_camss_ahb_clk",
   "mmss_camss_top_ahb_clk",
   "core_src_clk",
   "core_clk",
   "mmss_camss_jpeg_ahb_clk",
   "mmss_camss_jpeg_axi_clk";
  clocks = <&clock_gcc 20>,
   <&clock_gcc 87>,
   <&clock_gcc 75>,
   <&clock_gcc 74>,
   <&clock_gcc 72>,
   <&clock_gcc 73>;
  qcom,clock-rates = <0 0 480000000 0 0 0>;
  qcom,vbif-reg-settings = <0x4 0x1>;
  qcom,vbif-qos-setting = <0x550 0x00001111>,
   <0x558 0x00001111>,
   <0x560 0x00001111>,
   <0x568 0x00001111>,
   <0x570 0x00001111>,
   <0x578 0x00001111>,
   <0x580 0x00001111>,
   <0x588 0x00001111>;
  qcom,prefetch-reg-settings = <0x30c 0x1111>,
   <0x318 0x31>,
   <0x324 0x31>,
   <0x330 0x31>,
   <0x33c 0x0>;
  qcom,msm-bus,name = "msm_camera_jpeg0";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <62 512 0 0>,
   <62 512 1200000 1200000>;
  status = "ok";
 };

 qcom,jpeg@5ca0000 {
  cell-index = <3>;
  compatible = "qcom,jpegdma";
  reg = <0x5ca0000 0x4000>,
   <0x5c60000 0x3000>;
  reg-names = "jpeg_hw", "jpeg_vbif";
  interrupts = <0 217 0>;
  interrupt-names = "jpeg";
  camss-vdd-supply = <&camss_top_gdsc>;
  qcom,vdd-names = "camss-vdd";
  clock-names = "mmss_camss_ahb_clk",
   "mmss_camss_top_ahb_clk",
   "core_clk_src",
   "core_clk",
   "mmss_camss_jpeg_ahb_clk",
   "mmss_camss_jpeg_axi_clk";
  clocks = <&clock_gcc 20>,
   <&clock_gcc 87>,
   <&clock_gcc 75>,
   <&clock_gcc 74>,
   <&clock_gcc 72>,
   <&clock_gcc 73>;
  qcom,clock-rates = <0 0 480000000 0 0 0>;
  qcom,vbif-reg-settings = <0x4 0x1>;
  qcom,vbif-qos-setting = <0x550 0x00001111>,
   <0x558 0x00001111>,
   <0x560 0x00001111>,
   <0x568 0x00001111>,
   <0x570 0x00001111>,
   <0x578 0x00001111>,
   <0x580 0x00001111>,
   <0x588 0x00001111>;
  qcom,prefetch-reg-settings = <0x18c 0x11>,
   <0x1a0 0x31>,
   <0x1b0 0x31>;
  qcom,msm-bus,name = "msm_camera_jpeg_dma";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <62 512 0 0>,
   <62 512 1200000 1200000>;
  qcom,max-ds-factor = <128>;
  status = "ok";
 };
};

&i2c_freq_100Khz {
 qcom,hw-thigh = <201>;
 qcom,hw-tlow = <174>;
 qcom,hw-tsu-sto = <204>;
 qcom,hw-tsu-sta = <231>;
 qcom,hw-thd-dat = <22>;
 qcom,hw-thd-sta = <162>;
 qcom,hw-tbuf = <227>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 qcom,cci-clk-src = <37500000>;
 status = "ok";
};

&i2c_freq_400Khz {
 qcom,hw-thigh = <38>;
 qcom,hw-tlow = <56>;
 qcom,hw-tsu-sto = <40>;
 qcom,hw-tsu-sta = <40>;
 qcom,hw-thd-dat = <22>;
 qcom,hw-thd-sta = <35>;
 qcom,hw-tbuf = <62>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 qcom,cci-clk-src = <37500000>;
 status = "ok";
};

&i2c_freq_custom {
 qcom,hw-thigh = <38>;
 qcom,hw-tlow = <56>;
 qcom,hw-tsu-sto = <40>;
 qcom,hw-tsu-sta = <40>;
 qcom,hw-thd-dat = <22>;
 qcom,hw-thd-sta = <35>;
 qcom,hw-tbuf = <62>;
 qcom,hw-scl-stretch-en = <1>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 qcom,cci-clk-src = <37500000>;
 status = "ok";
};

&i2c_freq_1Mhz {
 qcom,hw-thigh = <16>;
 qcom,hw-tlow = <22>;
 qcom,hw-tsu-sto = <17>;
 qcom,hw-tsu-sta = <18>;
 qcom,hw-thd-dat = <16>;
 qcom,hw-thd-sta = <15>;
 qcom,hw-tbuf = <24>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <3>;
 qcom,hw-tsp = <3>;
 qcom,cci-clk-src = <37500000>;
 status = "ok";
};
# 2743 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm-arm-smmu-trinket.dtsi" 1
# 16 "arch/arm64/boot/dts/qcom/msm-arm-smmu-trinket.dtsi"
&soc {
 kgsl_smmu: kgsl-smmu@0x59a0000 {
  status = "okay";
  compatible = "qcom,qsmmu-v500";
  reg = <0x59a0000 0x10000>,
   <0x59c2000 0x20>;
  reg-names = "base", "tcu-base";
  #iommu-cells = <2>;
  qcom,dynamic;
  qcom,skip-init;
  qcom,testbus-version = <1>;
  qcom,no-dynamic-asid;
  qcom,use-3-lvl-tables;
  #global-interrupts = <1>;
  qcom,regulator-names = "vdd";
  vdd-supply = <&gpu_cx_gdsc>;
  clocks = <&clock_gcc 118>,
    <&clock_gcc 119>,
    <&clock_gpucc 13>,
    <&clock_gpucc 14>;
  clock-names = "gcc_gpu_memnoc_gfx_clk",
         "gcc_gpu_snoc_dvm_gfx_clk",
         "gpu_cc_ahb_clk",
         "gpu_cc_hlos1_vote_gpu_smmu_clk";
  #size-cells = <1>;
  #address-cells = <1>;
  ranges;
  interrupts = <0 163 4>,
    <0 167 4>,
    <0 168 4>,
    <0 169 4>,
    <0 170 4>,
    <0 171 4>,
    <0 172 4>,
    <0 173 4>,
    <0 174 4>;

  gfx_0_tbu: gfx_0_tbu@0x59c5000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x59c5000 0x1000>,
    <0x59c2200 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x0 0x400>;
   interrupts = <0 176 4>;
  };
 };

 apps_smmu: apps-smmu@0xc600000 {
  status = "okay";
  compatible = "qcom,qsmmu-v500";
  reg = <0xc600000 0x80000>,
   <0xc782000 0x20>;
  reg-names = "base", "tcu-base";
  #iommu-cells = <2>;
  qcom,skip-init;
  qcom,use-3-lvl-tables;
  #global-interrupts = <1>;
  #size-cells = <1>;
  #address-cells = <1>;
  ranges;
  interrupts = <0 81 4>,
    <0 88 4>,
    <0 89 4>,
    <0 90 4>,
    <0 91 4>,
    <0 92 4>,
    <0 93 4>,
    <0 94 4>,
    <0 95 4>,
    <0 96 4>,
    <0 97 4>,
    <0 98 4>,
    <0 99 4>,
    <0 100 4>,
    <0 101 4>,
    <0 102 4>,
    <0 103 4>,
    <0 104 4>,
    <0 105 4>,
    <0 106 4>,
    <0 107 4>,
    <0 108 4>,
    <0 109 4>,
    <0 110 4>,
    <0 111 4>,
    <0 112 4>,
    <0 113 4>,
    <0 114 4>,
    <0 115 4>,
    <0 116 4>,
    <0 117 4>,
    <0 118 4>,
    <0 119 4>,
    <0 120 4>,
    <0 121 4>,
    <0 122 4>,
    <0 123 4>,
    <0 124 4>,
    <0 125 4>,
    <0 126 4>,
    <0 127 4>,
    <0 128 4>,
    <0 129 4>,
    <0 130 4>,
    <0 131 4>,
    <0 132 4>,
    <0 133 4>,
    <0 134 4>,
    <0 135 4>,
    <0 136 4>,
    <0 137 4>,
    <0 138 4>,
    <0 139 4>,
    <0 140 4>,
    <0 141 4>,
    <0 142 4>,
    <0 143 4>,
    <0 144 4>,
    <0 145 4>,
    <0 146 4>,
    <0 147 4>,
    <0 148 4>,
    <0 149 4>,
    <0 150 4>,
    <0 151 4>;
  qcom,msm-bus,name = "apps_smmu";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,active-only;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1>,
   <672>,
   <0 0>,
   <1>,
   <672>,
   <0 1000>;
  anoc_1_tbu: anoc_1_tbu@0xc785000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0xc785000 0x1000>,
    <0xc782200 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x0 0x400>;
   interrupts = <0 157 4>;
   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <2>;
   qcom,msm-bus,vectors-KBps =
    <1>,
    <672>,
    <0 0>,
    <1>,
    <672>,
    <0 1000>,
    <1>,
    <627>,
    <0 0>,
    <1>,
    <627>,
    <0 1000>;
  };

  mm_rt_tbu: mm_rt_tbu@0xc789000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0xc789000 0x1000>,
    <0xc782208 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x400 0x400>;
   interrupts = <0 158 4>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc>;
   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <2>;
   qcom,msm-bus,vectors-KBps =
    <1>,
    <672>,
    <0 0>,
    <1>,
    <672>,
    <0 1000>,
    <22>,
    <819>,
    <0 0>,
    <22>,
    <819>,
    <0 1000>;
  };

  mm_nrt_tbu: mm_nrt_tbu@0xc78d000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0xc78d000 0x1000>,
    <0xc782210 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x800 0x400>;
   interrupts = <0 159 4>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc>;
   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <2>;
   qcom,msm-bus,vectors-KBps =
    <1>,
    <672>,
    <0 0>,
    <1>,
    <672>,
    <0 1000>,
    <106>,
    <818>,
    <0 0>,
    <106>,
    <818>,
    <0 1000>;
  };

  cdsp_tbu: cdsp_tbu@0xc791000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0xc791000 0x1000>,
    <0xc782218 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0xc00 0x400>;
   interrupts = <0 160 4>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_turing_mmu_tbu0_gdsc>;
   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <2>;
   qcom,msm-bus,vectors-KBps =
    <1>,
    <672>,
    <0 0>,
    <1>,
    <672>,
    <0 1000>,
    <1>,
    <512>,
    <0 0>,
    <1>,
    <512>,
    <0 1000>;
  };
 };

 kgsl_iommu_test_device {
  compatible = "iommu-debug-test";
  iommus = <&kgsl_smmu 0x7 0>;
 };

 apps_iommu_test_device {
  compatible = "iommu-debug-test";
  iommus = <&apps_smmu 0x21 0>;
 };
};

&kgsl_smmu {
 qcom,actlr =

  <0x0 0x3ff 0x303>;
};

&apps_smmu {
 qcom,actlr =

  <0x400 0x3ff 0x103>,
  <0x800 0x3ff 0x103>;
};
# 2744 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-qupv3.dtsi" 1
# 15 "arch/arm64/boot/dts/qcom/trinket-qupv3.dtsi"
&soc {
# 31 "arch/arm64/boot/dts/qcom/trinket-qupv3.dtsi"
 qupv3_0: qcom,qupv3_0_geni_se@4ac0000 {
  compatible = "qcom,qupv3-geni-se";
  reg = <0x04ac0000 0x2000>;

  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-bus-ids =
   <183 816>,
   <151 512>;
  qcom,vote-for-bw;

  qcom,iommu-s1-bypass;
  iommu_qupv3_0_geni_se_cb: qcom,iommu_qupv3_0_geni_se_cb {
   compatible = "qcom,qupv3-geni-se-cb";
   iommus = <&apps_smmu 0x123 0x0>;
  };
 };


 qupv3_se3_4uart: qcom,qup_uart@0x4a8c000 {
  compatible = "qcom,msm-geni-serial-hs";
  reg = <0x4a8c000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 141>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se3_tx>, <&qupv3_se3_rx>;
  pinctrl-1 = <&qupv3_se3_tx>, <&qupv3_se3_rx>;
  interrupts-extended = <&intc 0 330 0>,
   <&tlmm 15 0>;
  qcom,wakeup-byte = <0xFD>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };


 qupv3_se4_2uart: qcom,qup_uart@0x4a90000 {
  compatible = "qcom,msm-geni-console";
  reg = <0x4a90000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 143>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se4_2uart_active>;
  pinctrl-1 = <&qupv3_se4_2uart_sleep>;
  interrupts = <0 331 0>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };


 qupv3_se0_i2c: i2c@4a80000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04a80000 0x4000>;
  interrupts = <0 327 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 135>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  dmas = <&gpi_dma0 0 0 3 64 0>,
   <&gpi_dma0 1 0 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se0_i2c_active>;
  pinctrl-1 = <&qupv3_se0_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se1_i2c: i2c@4a84000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04a84000 0x4000>;
  interrupts = <0 328 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 137>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  dmas = <&gpi_dma0 0 1 3 64 0>,
   <&gpi_dma0 1 1 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se1_i2c_active>;
  pinctrl-1 = <&qupv3_se1_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se2_i2c: i2c@4a88000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04a88000 0x4000>;
  interrupts = <0 329 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 139>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  dmas = <&gpi_dma0 0 2 3 64 0>,
   <&gpi_dma0 1 2 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se2_i2c_active>;
  pinctrl-1 = <&qupv3_se2_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se3_i2c: i2c@4a8c000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04a8c000 0x4000>;
  interrupts = <0 330 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 141>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  dmas = <&gpi_dma0 0 3 3 64 0>,
   <&gpi_dma0 1 3 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se3_i2c_active>;
  pinctrl-1 = <&qupv3_se3_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se4_i2c: i2c@4a90000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04a90000 0x4000>;
  interrupts = <0 331 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 143>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  dmas = <&gpi_dma0 0 4 3 64 0>,
   <&gpi_dma0 1 4 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se4_i2c_active>;
  pinctrl-1 = <&qupv3_se4_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };


 qupv3_se0_spi: spi@4a80000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x04a80000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 135>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se0_spi_active>;
  pinctrl-1 = <&qupv3_se0_spi_sleep>;
  interrupts = <0 327 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 0 1 64 0>,
   <&gpi_dma0 1 0 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se2_spi: spi@4a88000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x04a88000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 139>,
   <&clock_gcc 161>,
   <&clock_gcc 162>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se2_spi_active>;
  pinctrl-1 = <&qupv3_se2_spi_sleep>;
  interrupts = <0 329 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 2 1 64 0>,
   <&gpi_dma0 1 2 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };


 qupv3_1: qcom,qupv3_1_geni_se@4cc0000 {
  compatible = "qcom,qupv3-geni-se";
  reg = <0x04cc0000 0x2000>;

  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-bus-ids =
   <184 817>,
   <152 512>;
  qcom,vote-for-bw;

  qcom,iommu-s1-bypass;
  iommu_qupv3_1_geni_se_cb: qcom,iommu_qupv3_1_geni_se_cb {
   compatible = "qcom,qupv3-geni-se-cb";
   iommus = <&apps_smmu 0x143 0x0>;
  };
 };





 qupv3_se9_4uart: qcom,qup_uart@0x4c90000 {
  compatible = "qcom,msm-geni-serial-hs";
  reg = <0x4c90000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 157>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se9_ctsrx>, <&qupv3_se9_rts>,
   <&qupv3_se9_tx>;
  pinctrl-1 = <&qupv3_se9_ctsrx>, <&qupv3_se9_rts>,
   <&qupv3_se9_tx>;
  interrupts-extended = <&intc 0 312 0>,
   <&tlmm 13 0>;
  qcom,wakeup-byte = <0xFD>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };


 qupv3_se5_i2c: i2c@4c80000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04c80000 0x4000>;
  interrupts = <0 308 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 149>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  dmas = <&gpi_dma1 0 0 3 64 0>,
   <&gpi_dma1 1 0 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se5_i2c_active>;
  pinctrl-1 = <&qupv3_se5_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se6_i2c: i2c@4c84000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04c84000 0x4000>;
  interrupts = <0 309 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 151>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  dmas = <&gpi_dma1 0 1 3 64 0>,
   <&gpi_dma1 1 1 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se6_i2c_active>;
  pinctrl-1 = <&qupv3_se6_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se7_i2c: i2c@4c88000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04c88000 0x4000>;
  interrupts = <0 310 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 153>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  dmas = <&gpi_dma1 0 2 3 64 0>,
   <&gpi_dma1 1 2 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se7_i2c_active>;
  pinctrl-1 = <&qupv3_se7_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se8_i2c: i2c@4c8c000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04c8c000 0x4000>;
  interrupts = <0 311 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 155>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  dmas = <&gpi_dma1 0 3 3 64 0>,
   <&gpi_dma1 1 3 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se8_i2c_active>;
  pinctrl-1 = <&qupv3_se8_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se9_i2c: i2c@4c90000 {
  compatible = "qcom,i2c-geni";
  reg = <0x04c90000 0x4000>;
  interrupts = <0 312 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 157>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  dmas = <&gpi_dma1 0 4 3 64 0>,
   <&gpi_dma1 1 4 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se9_i2c_active>;
  pinctrl-1 = <&qupv3_se9_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };


 qupv3_se5_spi: spi@4c80000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x04c80000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 149>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se5_spi_active>;
  pinctrl-1 = <&qupv3_se5_spi_sleep>;
  interrupts = <0 308 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 0 1 64 0>,
   <&gpi_dma1 1 0 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se6_spi: spi@4c84000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x04c84000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 151>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se6_spi_active>;
  pinctrl-1 = <&qupv3_se6_spi_sleep>;
  interrupts = <0 309 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 1 1 64 0>,
   <&gpi_dma1 1 1 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se8_spi: spi@4c8c000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x04c8c000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 155>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se8_spi_active>;
  pinctrl-1 = <&qupv3_se8_spi_sleep>;
  interrupts = <0 311 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 3 1 64 0>,
   <&gpi_dma1 1 3 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se9_spi: spi@4c90000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x04c90000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 157>,
   <&clock_gcc 163>,
   <&clock_gcc 164>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se9_spi_active>;
  pinctrl-1 = <&qupv3_se9_spi_sleep>;
  interrupts = <0 312 0>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 4 1 64 0>,
   <&gpi_dma1 1 4 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

};
# 2745 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-coresight.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/trinket-coresight.dtsi"
&soc {
 csr: csr@8001000 {
  compatible = "qcom,coresight-csr";
  reg = <0x8001000 0x1000>;
  reg-names = "csr-base";

  coresight-name = "coresight-csr";
  qcom,usb-bam-support;
  qcom,hwctrl-set-support;
  qcom,set-byte-cntr-support;

  qcom,blk-size = <1>;
 };

 replicator_qdss: replicator@8046000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b909>;

  reg = <0x8046000 0x1000>;
  reg-names = "replicator-base";

  coresight-name = "coresight-replicator-qdss";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    replicator0_out_tmc_etr: endpoint {
     remote-endpoint=
     <&tmc_etr_in_replicator0>;
    };
   };

   port@2 {
    reg = <0>;
    replicator0_in_tmc_etf: endpoint {
     slave-mode;
     remote-endpoint=
      <&tmc_etf_out_replicator0>;
    };
   };
  };
 };

 tmc_etr: tmc@8048000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b961>;
  reg = <0x8048000 0x1000>,
        <0x8064000 0x15000>;
  reg-names = "tmc-base", "bam-base";

  qcom,smmu-s1-bypass;
  iommus = <&apps_smmu 0x0c0 0>,
    <&apps_smmu 0x0a0 0>;

  arm,buffer-size = <0x400000>;

  coresight-name = "coresight-tmc-etr";
  coresight-ctis = <&cti0>;
  coresight-csr = <&csr>;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  interrupts = <0 429 1>;
  interrupt-names = "byte-cntr-irq";

  port {
   tmc_etr_in_replicator0: endpoint {
    slave-mode;
    remote-endpoint = <&replicator0_out_tmc_etr>;
   };
  };
 };

 tmc_etf: tmc@8047000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b961>;

  reg = <0x8047000 0x1000>;
  reg-names = "tmc-base";

  coresight-name = "coresight-tmc-etf";
  coresight-ctis = <&cti0>;
  coresight-csr = <&csr>;
  arm,default-sink;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    tmc_etf_out_replicator0: endpoint {
     remote-endpoint =
      <&replicator0_in_tmc_etf>;
    };
   };

   port@1 {
    reg = <0>;
    tmc_etf_in_funnel_merg: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_merg_out_tmc_etf>;
    };
   };
  };

 };

 funnel_merg: funnel@8045000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x8045000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-merg";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_merg_out_tmc_etf: endpoint {
     remote-endpoint =
      <&tmc_etf_in_funnel_merg>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_merg_in_funnel_in0: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_in0_out_funnel_merg>;
    };
   };

   port@2 {
    reg = <1>;
    funnel_merg_in_funnel_in1: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_in1_out_funnel_merg>;
    };
   };

   port@3 {
    reg = <2>;
    funnel_merg_in_funnel_in2: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_in2_out_funnel_merg>;
    };
   };
  };
 };

 funnel_in0: funnel@8041000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x8041000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-in0";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_in0_out_funnel_merg: endpoint {
     remote-endpoint =
      <&funnel_merg_in_funnel_in0>;
    };
   };

   port@1 {
    reg = <6>;
    funnel_in0_in_funnel_qatb: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_qatb_out_funnel_in0>;
    };
   };

   port@2 {
    reg = <7>;
    funnel_in0_in_stm: endpoint {
     slave-mode;
     remote-endpoint = <&stm_out_funnel_in0>;
    };
   };
  };
 };

 funnel_in1: funnel@8042000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x8042000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-in1";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_in1_out_funnel_merg: endpoint {
     remote-endpoint =
      <&funnel_merg_in_funnel_in1>;
    };
   };

   port@1 {
    reg = <7>;
    funnel_in1_in_tpda_mapss: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpda_mapss_out_funnel_in1>;
    };
   };
  };
 };

 stm: stm@8002000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b962>;

  reg = <0x8002000 0x1000>,
        <0xe280000 0x180000>;
  reg-names = "stm-base", "stm-stimulus-base";

  coresight-name = "coresight-stm";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   stm_out_funnel_in0: endpoint {
    remote-endpoint = <&funnel_in0_in_stm>;
   };
  };

 };

 funnel_in2: funnel@8043000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x8043000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-in2";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_in2_out_funnel_merg: endpoint {
     remote-endpoint =
      <&funnel_merg_in_funnel_in2>;
    };
   };

   port@1 {
    reg = <2>;
    funnel_in2_in_tpdm_wcss: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpdm_wcss_out_funnel_in2>;
    };
   };

   port@2 {
    reg = <5>;
    funnel_in2_in_funnel_apss1: endpoint {
     slave-mode;
     remote-endpoint =
         <&funnel_apss1_out_funnel_in2>;
    };
   };
  };
 };

 tpdm_wcss: tpdm@899c000 {
  compatible = "qcom,coresight-dummy";

  coresight-name = "coresight-tpdm-wcss";
  qcom,dummy-source;

  port {
   tpdm_wcss_out_funnel_in2: endpoint {
    remote-endpoint = <&funnel_in2_in_tpdm_wcss>;
   };
  };
 };

 funnel_apss1: funnel@9810000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x9810000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-apss_1";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_apss1_out_funnel_in2: endpoint {
     remote-endpoint =
         <&funnel_in2_in_funnel_apss1>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_apss1_in_funnel_apss0: endpoint {
     slave-mode;
     remote-endpoint =
         <&funnel_apss0_out_funnel_apss1>;
    };
   };

   port@2 {
    reg = <2>;
    funnel_apss1_in_tpda_actpm: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpda_actpm_out_funnel_apss1>;
    };
   };

   port@3 {
    reg = <3>;
    funnel_apss1_in_tpda_llm_silver: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpda_llm_silver_out_funnel_apss1>;
    };
   };

   port@4 {
    reg = <4>;
    funnel_apss1_in_tpda_apss: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpda_apss_out_funnel_apss1>;
    };
   };
  };
 };

 tpda_mapss: tpda@8a04000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b969>;
  reg = <0x8a04000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-mapss";

  qcom,tpda-atid = <76>;
  qcom,dsb-elem-size = <0 32>;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_mapss_out_funnel_in1: endpoint {
     remote-endpoint =
            <&funnel_in1_in_tpda_mapss>;
    };
   };

   port@1 {
    reg = <0>;
    tpda_mapss_in_tpdm_mapss: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_mapss_out_tpda_mapss>;
    };
   };
  };
 };

 tpdm_mapss: tpdm@8a01000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x8a01000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-mapss";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   tpdm_mapss_out_tpda_mapss: endpoint {
    remote-endpoint = <&tpda_mapss_in_tpdm_mapss>;
   };
  };
 };

 tpda_apss: tpda@9862000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b969>;
  reg = <0x9862000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-apss";

  qcom,tpda-atid = <66>;
  qcom,dsb-elem-size = <0 32>;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_apss_out_funnel_apss1: endpoint {
     remote-endpoint =
            <&funnel_apss1_in_tpda_apss>;
    };
   };

   port@1 {
    reg = <0>;
    tpda_apss_in_tpdm_apss: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_apss_out_tpda_apss>;
    };
   };
  };
 };

 tpdm_apss: tpdm@9860000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x9860000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-apss";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   tpdm_apss_out_tpda_apss: endpoint {
    remote-endpoint = <&tpda_apss_in_tpdm_apss>;
   };
  };
 };

 tpda_actpm: tpda@9832000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b969>;
  reg = <0x9832000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-actpm";

  qcom,tpda-atid = <77>;
  qcom,cmb-elem-size = <0 32>;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_actpm_out_funnel_apss1: endpoint {
     remote-endpoint =
     <&funnel_apss1_in_tpda_actpm>;
    };
   };

   port@1 {
    reg = <0>;
    tpda_actpm_in_tpdm_actpm: endpoint {
     slave-mode;
     remote-endpoint =
     <&tpdm_actpm_out_tpda_actpm>;
    };
   };
  };
 };

 tpdm_actpm: tpdm@9830000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x9830000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-actpm";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   tpdm_actpm_out_tpda_actpm: endpoint {
    remote-endpoint =
     <&tpda_actpm_in_tpdm_actpm>;
   };
  };
 };

 tpda_llm_silver: tpda@98c0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b969>;
  reg = <0x98c0000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-llm-silver";

  qcom,tpda-atid = <72>;
  qcom,cmb-elem-size = <0 32>;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_llm_silver_out_funnel_apss1: endpoint {
     remote-endpoint =
     <&funnel_apss1_in_tpda_llm_silver>;
    };
   };

   port@1 {
    reg = <0>;
    tpda_llm_silver_in_tpdm_llm_silver: endpoint {
     slave-mode;
     remote-endpoint =
     <&tpdm_llm_silver_out_tpda_llm_silver>;
    };
   };
  };
 };

 tpdm_llm_silver: tpdm@98a0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x98a0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-llm-silver";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   tpdm_llm_silver_out_tpda_llm_silver: endpoint {
    remote-endpoint =
     <&tpda_llm_silver_in_tpdm_llm_silver>;
   };
  };
 };

 funnel_apss0: funnel@9800000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x9800000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-apss_0";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_apss0_out_funnel_apss1: endpoint {
     remote-endpoint =
         <&funnel_apss1_in_funnel_apss0>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_apss0_in_etm0: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm0_out_funnel_apss0>;
    };
   };

   port@2 {
    reg = <1>;
    funnel_apss0_in_etm1: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm1_out_funnel_apss0>;
    };
   };

   port@3 {
    reg = <2>;
    funnel_apss0_in_etm2: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm2_out_funnel_apss0>;
    };
   };

   port@4 {
    reg = <3>;
    funnel_apss0_in_etm3: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm3_out_funnel_apss0>;
    };
   };

   port@5 {
    reg = <4>;
    funnel_apss0_in_etm4: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm4_out_funnel_apss0>;
    };
   };

   port@6 {
    reg = <5>;
    funnel_apss0_in_etm5: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm5_out_funnel_apss0>;
    };
   };

   port@7 {
    reg = <6>;
    funnel_apss0_in_etm6: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm6_out_funnel_apss0>;
    };
   };

   port@8 {
    reg = <7>;
    funnel_apss0_in_etm7: endpoint {
     slave-mode;
     remote-endpoint =
      <&etm7_out_funnel_apss0>;
    };
   };

  };
 };

 etm0: etm@9040000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x9040000 0x1000>;
  cpu = <&CPU0>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm0";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   etm0_out_funnel_apss0: endpoint {
    remote-endpoint = <&funnel_apss0_in_etm0>;
   };
  };
 };

 etm1: etm@9140000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x9140000 0x1000>;
  cpu = <&CPU1>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm1";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   etm1_out_funnel_apss0: endpoint {
    remote-endpoint = <&funnel_apss0_in_etm1>;
   };
  };
 };

 etm2: etm@9240000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x9240000 0x1000>;
  cpu = <&CPU2>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm2";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   etm2_out_funnel_apss0: endpoint {
    remote-endpoint = <&funnel_apss0_in_etm2>;
   };
  };
 };

 etm3: etm@9340000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x9340000 0x1000>;
  cpu = <&CPU3>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm3";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   etm3_out_funnel_apss0: endpoint {
    remote-endpoint = <&funnel_apss0_in_etm3>;
   };
  };
 };

 etm4: etm@9440000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x9440000 0x1000>;
  cpu = <&CPU4>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm4";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   etm4_out_funnel_apss0: endpoint {
    remote-endpoint = <&funnel_apss0_in_etm4>;
   };
  };
 };

 etm5: etm@9540000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x9540000 0x1000>;
  cpu = <&CPU5>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm5";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   etm5_out_funnel_apss0: endpoint {
    remote-endpoint = <&funnel_apss0_in_etm5>;
   };
  };
 };

 etm6: etm@9640000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x9640000 0x1000>;
  cpu = <&CPU6>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm6";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   etm6_out_funnel_apss0: endpoint {
    remote-endpoint = <&funnel_apss0_in_etm6>;
   };
  };
 };

 etm7: etm@9740000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x000bb95d>;

  reg = <0x9740000 0x1000>;
  cpu = <&CPU7>;

  qcom,tupwr-disable;
  coresight-name = "coresight-etm7";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   etm7_out_funnel_apss0: endpoint {
    remote-endpoint = <&funnel_apss0_in_etm7>;
   };
  };
 };

 funnel_qatb: funnel@8005000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x8005000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-qatb";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_qatb_out_funnel_in0: endpoint {
     remote-endpoint =
      <&funnel_in0_in_funnel_qatb>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_qatb_in_tpda: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpda_out_funnel_qatb>;
    };
   };

   port@2 {
    reg = <4>;
    funnel_qatb_in_funnel_monaq_1: endpoint {
     slave-mode;
     remote-endpoint =
         <&funnel_monaq_1_out_funnel_qatb>;
    };
   };

   port@3 {
    reg = <5>;
    funnel_qatb_in_funnel_lpass: endpoint {
     slave-mode;
     remote-endpoint =
         <&funnel_lpass_out_funnel_qatb>;
    };
   };

   port@4 {
    reg = <6>;
    funnel_qatb_in_funnel_turing_1: endpoint {
     slave-mode;
     remote-endpoint =
         <&funnel_turing_1_out_funnel_qatb>;
    };
   };
  };
 };

 tpda: tpda@8004000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b969>;
  reg = <0x8004000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda";

  qcom,tpda-atid = <65>;
  qcom,bc-elem-size = <10 32>,
        <13 32>;
  qcom,tc-elem-size = <13 32>;
  qcom,dsb-elem-size = <0 32>,
         <2 32>,
         <3 32>,
         <5 32>,
         <6 32>,
         <10 32>,
         <11 32>,
         <13 32>;
  qcom,cmb-elem-size = <3 64>,
         <7 64>,
         <13 64>;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_out_funnel_qatb: endpoint {
     remote-endpoint =
      <&funnel_qatb_in_tpda>;
    };

   };

   port@1 {
    reg = <0>;
    tpda_in_tpdm_center: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_center_out_tpda>;
    };
   };

   port@2 {
    reg = <1>;
    tpda_in_funnel_gpu: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_gpu_out_tpda>;
    };
   };

   port@3 {
    reg = <3>;
    tpda_in_funnel_monaq: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_monaq_out_tpda>;
    };
   };

   port@4 {
    reg = <4>;
    tpda_in_funnel_lpass_1: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_lpass_1_out_tpda>;
    };
   };

   port@5 {
    reg = <5>;
    tpda_in_funnel_turing: endpoint {
     slave-mode;
     remote-endpoint =
      <&funnel_turing_out_tpda>;
    };
   };

   port@6 {
    reg = <7>;
    tpda_in_tpdm_vsense: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_vsense_out_tpda>;
    };
   };

   port@7 {
    reg = <8>;
    tpda_in_tpdm_dcc: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_dcc_out_tpda>;
    };
   };

   port@8 {
    reg = <10>;
    tpda_in_tpdm_prng: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_prng_out_tpda>;
    };
   };

   port@9 {
    reg = <12>;
    tpda_in_tpdm_qm: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_qm_out_tpda>;
    };
   };

   port@10 {
    reg = <13>;
    tpda_in_tpdm_west: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_west_out_tpda>;
    };
   };

   port@11 {
    reg = <14>;
    tpda_in_tpdm_pimem: endpoint {
     slave-mode;
     remote-endpoint =
      <&tpdm_pimem_out_tpda>;
    };
   };

  };
 };

 funnel_gpu: funnel@8944000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x8944000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-gpu";

  clocks = <&clock_rpmcc 8>,
   <&clock_gpucc 3>;
  clock-names = "apb_pclk", "gpu_apb_clk";
  qcom,proxy-clks = "gpu_apb_clk";

  vddcx-supply = <&gpu_cx_gdsc>;
  vdd-supply = <&gpu_gx_gdsc>;
  regulator-names = "vddcx", "vdd";
  qcom,proxy-regs = "vddcx", "vdd";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_gpu_out_tpda: endpoint {
     remote-endpoint =
       <&tpda_in_funnel_gpu>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_gpu_in_tpdm_gpu: endpoint {
     slave-mode;
     remote-endpoint =
       <&tpdm_gpu_out_funnel_gpu>;
    };
   };
  };
 };

 tpdm_gpu: tpdm@8940000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x8940000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-gpu";

  clocks = <&clock_rpmcc 8>,
   <&clock_gpucc 3>;
  clock-names = "apb_pclk", "gpu_apb_clk";

  qcom,tpdm-clks = "gpu_apb_clk";

  vddcx-supply = <&gpu_cx_gdsc>;
  vdd-supply = <&gpu_gx_gdsc>;
  regulator-names = "vddcx", "vdd";
  qcom,tpdm-regs = "vddcx", "vdd";

  port {
   tpdm_gpu_out_funnel_gpu: endpoint {
    remote-endpoint = <&funnel_gpu_in_tpdm_gpu>;
   };
  };
 };

 tpdm_vsense: tpdm@8840000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x8840000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-vsense";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port{
   tpdm_vsense_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_vsense>;
   };
  };
 };

 tpdm_west: tpdm@8a58000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x8a58000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-west";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port{
   tpdm_west_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_west>;
   };
  };
 };

 tpdm_dcc: tpdm@8870000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x8870000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-dcc";

  qcom,hw-enable-check;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port{
   tpdm_dcc_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_dcc>;
   };
  };
 };

 tpdm_prng: tpdm@884c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x884c000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-prng";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port{
   tpdm_prng_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_prng>;
   };
  };
 };

 tpdm_qm: tpdm@89d0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x89d0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-qm";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   tpdm_qm_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_qm>;
   };
  };
 };

 tpdm_pimem: tpdm@8850000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x8850000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-pimem";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   tpdm_pimem_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_pimem>;
   };
  };
 };

 funnel_monaq1: funnel_1@89c3000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x89c5000 0x1>,
   <0x89c3000 0x1000>;
  reg-names = "funnel-base-dummy", "funnel-base-real";

  coresight-name = "coresight-funnel-monaq1";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
  qcom,duplicate-funnel;

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_monaq_1_out_funnel_qatb: endpoint {
     remote-endpoint =
     <&funnel_qatb_in_funnel_monaq_1>;
    };
   };

   port@1 {
    reg = <6>;
    funnel_monaq_1_in_modem_etm0: endpoint {
     slave-mode;
     remote-endpoint =
     <&modem_etm0_out_funnel_monaq_1>;
    };
   };

   port@2 {
    reg = <7>;
    funnel_monaq_1_in_funnel_modem: endpoint {
     slave-mode;
     remote-endpoint =
         <&funnel_modem_out_funnel_monaq_1>;
    };
   };
  };
 };

 tpdm_monaq: tpdm@89c0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x89c0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-monaq";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   tpdm_monaq_out_funnel_monaq: endpoint {
    remote-endpoint =
    <&funnel_monaq_in_tpdm_monaq>;
   };
  };
 };

 funnel_modem: funnel@8832000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x8832000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-modem";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_modem_out_funnel_monaq_1: endpoint {
     remote-endpoint =
     <&funnel_monaq_1_in_funnel_modem>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_modem_in_tpda_modem_0: endpoint {
     slave-mode;
     remote-endpoint =
     <&tpda_modem_0_out_funnel_modem>;
    };
   };

   port@2 {
    reg = <1>;
    funnel_modem_in_tpda_modem_1: endpoint {
     slave-mode;
     remote-endpoint =
     <&tpda_modem_1_out_funnel_modem>;
    };
   };
  };
 };

 tpda_modem0: tpda@8831000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b969>;
  reg = <0x8831000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-modem-0";

  qcom,tpda-atid = <67>;
  qcom,dsb-elem-size = <0 32>;
  qcom,cmb-elem-size = <0 64>;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_modem_0_out_funnel_modem: endpoint {
     remote-endpoint =
     <&funnel_modem_in_tpda_modem_0>;
    };
   };

   port@1 {
    reg = <0>;
    tpda_modem_0_in_tpdm_modem_0: endpoint {
     slave-mode;
     remote-endpoint =
     <&tpdm_modem_0_out_tpda_modem_0>;
    };
   };
  };
 };

 tpda_modem1: tpda@8833000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b969>;
  reg = <0x8833000 0x1000>;
  reg-names = "tpda-base";

  coresight-name = "coresight-tpda-modem-1";

  qcom,tpda-atid = <98>;
  qcom,dsb-elem-size = <0 32>;
  qcom,cmb-elem-size = <0 64>;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   port@0 {
    reg = <0>;
    tpda_modem_1_out_funnel_modem: endpoint {
     remote-endpoint =
      <&funnel_modem_in_tpda_modem_1>;
    };
   };

   port@1 {
    reg = <0>;
    tpda_modem_1_in_tpdm_modem_1: endpoint {
     slave-mode;
     remote-endpoint =
     <&tpdm_modem_1_out_tpda_modem_1>;
    };
   };
  };
 };

 tpdm_modem1: tpdm@8834000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x8834000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-modem-1";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   tpdm_modem_1_out_tpda_modem_1: endpoint {
    remote-endpoint =
     <&tpda_modem_1_in_tpdm_modem_1>;
   };
  };
 };

 tpdm_modem0: tpdm@8830000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x8830000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-modem-0";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  port {
   tpdm_modem_0_out_tpda_modem_0: endpoint {
    remote-endpoint =
     <&tpda_modem_0_in_tpdm_modem_0>;
   };
  };
 };

 funnel_monaq: funnel@89c3000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x89c3000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-monaq";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_monaq_out_tpda: endpoint {
     remote-endpoint =
         <&tpda_in_funnel_monaq>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_monaq_in_tpdm_monaq: endpoint {
     slave-mode;
     remote-endpoint =
     <&tpdm_monaq_out_funnel_monaq>;
    };
   };
  };
 };

 funnel_turing: funnel@8861000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x8861000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-turing";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_turing_out_tpda: endpoint {
     remote-endpoint =
         <&tpda_in_funnel_turing>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_turing_in_tpdm_turing: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpdm_turing_out_funnel_turing>;
    };
   };
  };
 };

 tpdm_turing: tpdm@8860000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x8860000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-turing";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  qcom,msr-fix-req;

  port {
   tpdm_turing_out_funnel_turing: endpoint {
    remote-endpoint =
        <&funnel_turing_in_tpdm_turing>;
   };
  };
 };

 funnel_turing1: funnel_1@8861000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x8868010 0x10>,
   <0x8861000 0x1000>;
  reg-names = "funnel-base-dummy", "funnel-base-real";

  coresight-name = "coresight-funnel-turing1";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
  qcom,duplicate-funnel;

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_turing_1_out_funnel_qatb: endpoint {
     remote-endpoint =
         <&funnel_qatb_in_funnel_turing_1>;
    };
   };

   port@1 {
    reg = <1>;
    funnel_turing_1_in_turing_etm0: endpoint {
     slave-mode;
     remote-endpoint =
         <&turing_etm0_out_funnel_turing_1>;
    };
   };
  };
 };

 funnel_lpass: funnel@8981000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x8981000 0x1000>;
  reg-names = "funnel-base";

  coresight-name = "coresight-funnel-lpass";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_lpass_out_funnel_qatb: endpoint {
     remote-endpoint =
         <&funnel_qatb_in_funnel_lpass>;
    };
   };

   port@1 {
    reg = <1>;
    funnel_lpass_in_audio_etm0: endpoint {
     slave-mode;
     remote-endpoint =
         <&audio_etm0_out_funnel_lpass>;
    };
   };
  };
 };

 funnel_lpass_1: funnel_1@8981000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b908>;

  reg = <0x8982000 0x1>,
   <0x8981000 0x1000>;
  reg-names = "funnel-base-dummy", "funnel-base-real";

  coresight-name = "coresight-funnel-lpass-1";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  qcom,duplicate-funnel;

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel_lpass_1_out_tpda: endpoint {
     remote-endpoint =
         <&tpda_in_funnel_lpass_1>;
    };
   };

   port@1 {
    reg = <0>;
    funnel_lpass_1_in_tpdm_lpass: endpoint {
     slave-mode;
     remote-endpoint =
         <&tpdm_lpass_out_funnel_lpass_1>;
    };
   };
  };
 };

 tpdm_center: tpdm@8b58000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x8b58000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-center";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  qcom,msr-fix-req;

  port {
   tpdm_center_out_tpda: endpoint {
    remote-endpoint = <&tpda_in_tpdm_center>;
   };
  };
 };

 tpdm_lpass: tpdm@8980000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b968>;
  reg = <0x8980000 0x1000>;
  reg-names = "tpdm-base";

  coresight-name = "coresight-tpdm-lpass";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

  qcom,msr-fix-req;

  port {
   tpdm_lpass_out_funnel_lpass_1: endpoint {
    remote-endpoint =
    <&funnel_lpass_1_in_tpdm_lpass>;
   };
  };
 };

 turing_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-name = "coresight-turing-etm0";
  qcom,inst-id = <13>;

  port{
   turing_etm0_out_funnel_turing_1: endpoint {
    remote-endpoint =
     <&funnel_turing_1_in_turing_etm0>;
   };
  };
 };

 modem_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-name = "coresight-modem-etm0";
  qcom,inst-id = <2>;

  port {
   modem_etm0_out_funnel_monaq_1: endpoint {
    remote-endpoint =
     <&funnel_monaq_1_in_modem_etm0>;
   };
  };
 };

 audio_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-name = "coresight-audio-etm0";
  qcom,inst-id = <5>;

  port {
   audio_etm0_out_funnel_lpass: endpoint {
    remote-endpoint =
     <&funnel_lpass_in_audio_etm0>;
   };
  };
 };

 cti0: cti@8010000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8010000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti0";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

 };

 cti1: cti@8011000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8011000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti1";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

 };

 cti2: cti@8012000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8012000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti2";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti3: cti@8013000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8013000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti3";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

 };

 cti4: cti@8014000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8014000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti4";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

 };

 cti5: cti@8015000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8015000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti5";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

 };

 cti6: cti@8016000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8016000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti6";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

 };

 cti7: cti@8017000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8017000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti7";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

 };

 cti8: cti@8018000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8018000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti8";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

 };

 cti9: cti@8019000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8019000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti9";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

 };

 cti10: cti@801a000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x801a000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti10";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

 };

 cti11: cti@801b000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x801b000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti11";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

 };

 cti12: cti@801c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x801c000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti12";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

 };

 cti13: cti@801d000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x801d000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti13";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

 };

 cti14: cti@801e000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x801e000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti14";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

 };

 cti15: cti@801f000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x801f000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti15";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

 };

 cti_cpu0: cti@9020000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x9020000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu0";
  cpu = <&CPU0>;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";

 };

 cti_cpu1: cti@9120000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x9120000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu1";
  cpu = <&CPU1>;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_cpu2: cti@9220000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x9220000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu2";
  cpu = <&CPU2>;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_cpu3: cti@9320000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x9320000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu3";
  cpu = <&CPU3>;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_cpu4: cti@9420000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x9420000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu4";
  cpu = <&CPU4>;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_cpu5: cti@9520000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x9520000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu5";
  cpu = <&CPU5>;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_cpu6: cti@9620000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x9620000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu6";
  cpu = <&CPU6>;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_cpu7: cti@9720000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x9720000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cpu7";
  cpu = <&CPU7>;

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 hwevent: hwevent@4506604 {
  compatible = "qcom,coresight-hwevent";
  reg = <0x04506604 0x4>;

  reg-names = "ddr-ch0-cfg";

  coresight-name = "coresight-hwevent";
  coresight-csr = <&csr>;
  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 apss_tgu: tgu@9900000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b999>;
  reg = <0x09900000 0x1000>;
  reg-names = "tgu-base";
  tgu-steps = <3>;
  tgu-conditions = <4>;
  tgu-regs = <8>;
  tgu-timer-counters = <8>;
  interrupts = <0 53 1>, <0 54 1>, <0 55 1>, <0 56 1>;
  coresight-name = "coresight-tgu-apss";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti0_apss: cti@98e0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x98e0000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-apss_cti0";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti1_apss: cti@98f0000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x98f0000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-apss_cti1";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti0_dlct: cti@8b59000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8b59000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-dlct_cti0";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti1_dlct: cti@8b5a000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8b5a000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-dlct_cti1";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti2_dlct: cti@8b5b000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8b5b000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-dlct_cti2";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti3_dlct: cti@8b5c000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8b5c000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-dlct_cti3";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_arm9: cti@8b50000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8b50000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-arm9_cti";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_cortex_m3: cti@8b30000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8b30000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-cortex_m3";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_dlmt_cti0: cti@89c1000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x89c1000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-dlmt_cti0";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_gpu_isdb_cti: cti@8941000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8941000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-gpu_isdb_cti";

  clocks = <&clock_rpmcc 8>,
   <&clock_gpucc 3>;
  clock-names = "apb_pclk", "gpu_apb_clk";
  qcom,proxy-clks = "gpu_apb_clk";

  vddcx-supply = <&gpu_cx_gdsc>;
  vdd-supply = <&gpu_gx_gdsc>;
  regulator-names = "vddcx", "vdd";
  qcom,proxy-regs = "vddcx", "vdd";
 };

 cti_lpass_q6_cti: cti@8987000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8987000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-lpass_q6_cti";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_mapss_cti: cti@8a02000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8a02000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-mapss_cti";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_mss_q6_cti: cti@883b000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x883b000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-mss_q6_cti";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_turing_q6_cti: cti@8867000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0x8867000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-turing_q6_cti";

  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_wcss_cti0: cti@cadc000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0xcadc000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-wcss_cti0";
  status = "disabled";
  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_wcss_cti1: cti@cadd000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0xcadd000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-wcss_cti1";
  status = "disabled";
  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };

 cti_wcss_cti2: cti@cade000 {
  compatible = "arm,primecell";
  arm,primecell-periphid = <0x0003b966>;
  reg = <0xcade000 0x1000>;
  reg-names = "cti-base";

  coresight-name = "coresight-cti-wcss_cti2";
  status = "disabled";
  clocks = <&clock_rpmcc 8>;
  clock-names = "apb_pclk";
 };
};
# 2746 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-vidc.dtsi" 1
# 15 "arch/arm64/boot/dts/qcom/trinket-vidc.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,videocc-sm6150.h" 1
# 16 "arch/arm64/boot/dts/qcom/trinket-vidc.dtsi" 2

&soc {
 msm_vidc: qcom,vidc@5a00000 {
  compatible = "qcom,msm-vidc", "qcom,trinket-vidc";
  status = "ok";
  reg = <0x5a00000 0x200000>;
  interrupts = <0 225 4>;


  venus-supply = <&venus_gdsc>;
  venus-core0-supply = <&vcodec0_gdsc>;


  clock-names = "core_clk", "iface_clk", "bus_clk",
   "core0_clk", "core0_bus_clk";
  clocks = <&clock_videocc 9>,
   <&clock_videocc 6>,
   <&clock_videocc 8>,
   <&clock_videocc 5>,
   <&clock_videocc 4>;
  qcom,proxy-clock-names = "core_clk", "iface_clk",
   "bus_clk", "core0_clk", "core0_bus_clk";
  qcom,clock-configs = <0x1 0x0 0x0 0x1 0x0>;
  qcom,allowed-clock-rates = <133330000 240000000 300000000
   380000000 410000000>;


  bus_cnoc {
   compatible = "qcom,msm-vidc,bus";
   label = "cnoc";
   qcom,bus-master = <1>;
   qcom,bus-slave = <596>;
   qcom,bus-governor = "performance";
   qcom,bus-range-kbps = <1000 1000>;
  };

  venus_bus_ddr {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-ddr";
   qcom,bus-master = <63>;
   qcom,bus-slave = <512>;
   qcom,bus-governor = "vidc-ar50-ddr";
   qcom,bus-range-kbps = <1000 2128000>;
  };

  arm9_bus_ddr {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-arm9-ddr";
   qcom,bus-master = <63>;
   qcom,bus-slave = <512>;
   qcom,bus-governor = "performance";
   qcom,bus-range-kbps = <1000 1000>;
  };


  non_secure_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_ns";
   iommus =
    <&apps_smmu 0x840 0x20>;
   buffer-types = <0xfff>;
   virtual-addr-pool = <0x70800000 0x6f800000>;
  };

  secure_bitstream_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_bitstream";
   iommus =
    <&apps_smmu 0x841 0x4>;
   buffer-types = <0x241>;
   virtual-addr-pool = <0x4b000000 0x25800000>;
   qcom,secure-context-bank;
  };

  secure_pixel_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_pixel";
   iommus =
    <&apps_smmu 0x843 0x0>;
   buffer-types = <0x106>;
   virtual-addr-pool = <0x25800000 0x25800000>;
   qcom,secure-context-bank;
  };

  secure_non_pixel_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_non_pixel";
   iommus =
    <&apps_smmu 0x844 0x20>;
   buffer-types = <0x480>;
   virtual-addr-pool = <0x1000000 0x24800000>;
   qcom,secure-context-bank;
  };
 };
};
# 2747 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-pm.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/trinket-pm.dtsi"
&soc {
 qcom,spm@f1d2000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xf1d2000 0x1000>;
  reg-names = "saw-base";
  qcom,name = "system-cci";
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x14>;
  qcom,saw2-spm-dly= <0x3C102800>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,saw2-avs-ctl = <0x10>;
  qcom,cpu-vctl-list = <&CPU0 &CPU1 &CPU2 &CPU3
     &CPU4 &CPU5 &CPU6 &CPU7>;
  qcom,vctl-timeout-us = <500>;
  qcom,vctl-port = <0x0>;
  qcom,phase-port = <0x1>;
  qcom,pfm-port = <0x2>;
 };

 qcom,lpm-levels {
  compatible = "qcom,lpm-levels";
  qcom,use-psci;
  #address-cells = <1>;
  #size-cells = <0>;
  qcom,pm-cluster@0 {
   reg = <0>;
   #address-cells = <1>;
   #size-cells = <0>;
   label = "system";
   qcom,spm-device-names = "cci";
   qcom,psci-mode-shift = <8>;
   qcom,psci-mode-mask = <0xf>;

   qcom,pm-cluster-level@0{
    reg = <0>;
    label = "system-wfi";
    qcom,psci-mode = <0x0>;
    qcom,entry-latency-us = <640>;
    qcom,exit-latency-us = <1654>;
    qcom,min-residency-us = <2294>;
   };

   qcom,pm-cluster-level@1{
    reg = <1>;
    label = "system-pc";
    qcom,psci-mode = <0x3>;
    qcom,entry-latency-us = <10831>;
    qcom,exit-latency-us = <4506>;
    qcom,min-residency-us = <15338>;
    qcom,min-child-idx = <2>;
    qcom,notify-rpm;
    qcom,is-reset;
   };

   qcom,pm-cluster@0{
    reg = <0>;
    #address-cells = <1>;
    #size-cells = <0>;
    label = "pwr";
    qcom,spm-device-names = "l2";
    qcom,psci-mode-shift = <4>;
    qcom,psci-mode-mask = <0xf>;

    qcom,pm-cluster-level@0{
     reg = <0>;
     label = "pwr-l2-wfi";
     qcom,psci-mode = <0x1>;
     qcom,entry-latency-us = <38>;
     qcom,exit-latency-us = <51>;
     qcom,min-residency-us = <89>;
    };

    qcom,pm-cluster-level@1{
     reg = <1>;
     label = "pwr-l2-gdhs";
     qcom,psci-mode = <0x2>;
     qcom,entry-latency-us = <360>;
     qcom,exit-latency-us = <421>;
     qcom,min-residency-us = <782>;
     qcom,min-child-idx = <1>;
    };

    qcom,pm-cluster-level@2{
     reg = <2>;
     label = "pwr-l2-pc";
     qcom,psci-mode = <0x4>;
     qcom,entry-latency-us = <800>;
     qcom,exit-latency-us = <2118>;
     qcom,min-residency-us = <7376>;
     qcom,min-child-idx = <1>;
     qcom,is-reset;
    };

    qcom,pm-cpu {
     #address-cells = <1>;
     #size-cells = <0>;
     qcom,psci-mode-shift = <0>;
     qcom,psci-mode-mask = <0xf>;
     qcom,cpu = <&CPU0 &CPU1 &CPU2 &CPU3>;

     qcom,pm-cpu-level@0 {
      reg = <0>;
      label = "wfi";
      qcom,psci-cpu-mode = <0x1>;
      qcom,entry-latency-us = <49>;
      qcom,exit-latency-us = <42>;
      qcom,min-residency-us = <91>;
     };

     qcom,pm-cpu-level@1 {
      reg = <1>;
      label = "pc";
      qcom,psci-cpu-mode = <0x3>;
      qcom,entry-latency-us = <290>;
      qcom,exit-latency-us = <376>;
      qcom,min-residency-us = <1182>;
      qcom,is-reset;
      qcom,use-broadcast-timer;
     };
    };
   };

   qcom,pm-cluster@1{
    reg = <1>;
    #address-cells = <1>;
    #size-cells = <0>;
    label = "perf";
    qcom,spm-device-names = "l2";
    qcom,psci-mode-shift = <4>;
    qcom,psci-mode-mask = <0xf>;

    qcom,pm-cluster-level@0{
     reg = <0>;
     label = "perf-l2-wfi";
     qcom,psci-mode = <0x1>;
     qcom,entry-latency-us = <38>;
     qcom,exit-latency-us = <51>;
     qcom,min-residency-us = <89>;
    };

    qcom,pm-cluster-level@1{
     reg = <1>;
     label = "perf-l2-gdhs";
     qcom,psci-mode = <2>;
     qcom,entry-latency-us = <314>;
     qcom,exit-latency-us = <345>;
     qcom,min-residency-us = <660>;
     qcom,min-child-idx = <1>;
    };

    qcom,pm-cluster-level@2{
     reg = <2>;
     label = "perf-l2-pc";
     qcom,psci-mode = <0x4>;
     qcom,entry-latency-us = <640>;
     qcom,exit-latency-us = <1654>;
     qcom,min-residency-us = <8094>;
     qcom,min-child-idx = <1>;
     qcom,is-reset;
    };

    qcom,pm-cpu {
     #address-cells = <1>;
     #size-cells = <0>;
     qcom,psci-mode-shift = <0>;
     qcom,psci-mode-mask = <0xf>;
     qcom,cpu = <&CPU4 &CPU5 &CPU6 &CPU7>;

     qcom,pm-cpu-level@0 {
      reg = <0>;
      label = "wfi";
      qcom,psci-cpu-mode = <0x1>;
      qcom,entry-latency-us = <29>;
      qcom,exit-latency-us = <39>;
      qcom,min-residency-us = <68>;
     };

     qcom,pm-cpu-level@1 {
      reg = <1>;
      label = "pc";
      qcom,psci-cpu-mode = <0x3>;
      qcom,entry-latency-us = <297>;
      qcom,exit-latency-us = <324>;
      qcom,min-residency-us = <1110>;
      qcom,is-reset;
      qcom,use-broadcast-timer;
     };
    };
   };
  };
 };

 qcom,rpm-stats@4600000 {
  compatible = "qcom,rpm-stats";
  reg = <0x04600000 0x1000>,
        <0x04690014 0x4>,
        <0x0469001c 0x4>;
  reg-names = "phys_addr_base", "offset_addr",
      "heap_phys_addrbase";
  qcom,sleep-stats-version = <2>;
 };

 qcom,rpm-master-stats@45f0150 {
  compatible = "qcom,rpm-master-stats";
  reg = <0x45f0150 0x5000>;
  qcom,masters = "APSS", "MPSS", "ADSP", "CDSP", "TZ";
  qcom,master-stats-version = <2>;
  qcom,master-offset = <4096>;
 };
};
# 2748 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-gpu.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/trinket-gpu.dtsi"
&soc {
 pil_gpu: qcom,kgsl-hyp {
  compatible = "qcom,pil-tz-generic";
  qcom,pas-id = <13>;
  qcom,firmware-name = "a610_zap";
 };

 msm_bus: qcom,kgsl-busmon{
  label = "kgsl-busmon";
  compatible = "qcom,kgsl-busmon";
 };

 gpu_bw_tbl: gpu-bw-tbl {
  compatible = "operating-points-v2";
  opp-0 { opp-hz = /bits/ 64 < 0 >; };
  opp-100 { opp-hz = /bits/ 64 < 762 >; };
  opp-200 { opp-hz = /bits/ 64 < 1525 >; };
  opp-300 { opp-hz = /bits/ 64 < 2288 >; };
  opp-451 { opp-hz = /bits/ 64 < 3440 >; };
  opp-547 { opp-hz = /bits/ 64 < 4173 >; };
  opp-681 { opp-hz = /bits/ 64 < 5195 >; };
  opp-768 { opp-hz = /bits/ 64 < 5859 >; };
  opp-1017 { opp-hz = /bits/ 64 < 7759 >; };
  opp-1353 { opp-hz = /bits/ 64 < 10322 >; };
  opp-1555 { opp-hz = /bits/ 64 < 11863 >; };
  opp-1804 { opp-hz = /bits/ 64 < 13763 >; };
 };

 gpubw: qcom,gpubw {
  compatible = "qcom,devbw";
  governor = "bw_vbif";
  qcom,src-dst-ports = <26 512>;
  operating-points-v2 = <&gpu_bw_tbl>;
 };

 msm_gpu: qcom,kgsl-3d0@5900000 {
  label = "kgsl-3d0";
  compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
  status = "ok";

  reg = <0x5900000 0x90000>,
   <0x5961000 0x800>,
   <0x1b40000 0x6fff>;
  reg-names = "kgsl_3d0_reg_memory", "cx_dbgc",
    "qfprom_memory";

  interrupts = <0 177 4>;
  interrupt-names = "kgsl_3d0_irq";

  qcom,id = <0>;
  qcom,chipid = <0x06010000>;

  qcom,initial-pwrlevel = <6>;
  qcom,idle-timeout = <80>;

  qcom,ubwc-mode = <1>;
  qcom,min-access-length = <64>;
  qcom,highest-bank-bit = <14>;


  qcom,snapshot-size = <1048576>;


  qcom,gpu-qdss-stm = <0xe1c0000 0x40000>;
  #cooling-cells = <2>;

  clocks = <&clock_gpucc 11>,
   <&clock_gpucc 8>,
   <&clock_gcc 209>,
   <&clock_gpucc 13>,
   <&clock_gcc 118>,
   <&clock_gcc 208>,
   <&clock_gpucc 5>,
   <&clock_gpucc 14>;

  clock-names = "core_clk", "rbbmtimer_clk", "mem_clk",
    "iface_clk", "mem_iface_clk",
    "alt_mem_iface_clk", "gmu_clk",
    "smmu_vote";


  qcom,gpubw-dev = <&gpubw>;
  qcom,bus-control;
  qcom,msm-bus,name = "grp3d";
  qcom,bus-width = <32>;
  qcom,msm-bus,num-cases = <12>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <26 512 0 0>,
   <26 512 0 800000>,
   <26 512 0 1600000>,
   <26 512 0 2400000>,
   <26 512 0 3608000>,
   <26 512 0 4376000>,
   <26 512 0 5448000>,
   <26 512 0 6144000>,
   <26 512 0 8136000>,
   <26 512 0 10824000>,
   <26 512 0 12440000>,
   <26 512 0 14432000>;


  regulator-names = "vddcx", "vdd";

  vddcx-supply = <&gpu_cx_gdsc>;
  vdd-supply = <&gpu_gx_gdsc>;


  qcom,pm-qos-active-latency = <422>;
  qcom,pm-qos-wakeup-latency = <422>;


  qcom,enable-ca-jump;

  qcom,ca-busy-penalty = <12000>;

  qcom,ca-target-pwrlevel = <5>;

  qcom,gpu-gaming-bin = <0x6018 0x80 7>;


  qcom,gpu-cx-ipeak = <&cx_ipeak_lm 5>;


  qcom,gpu-mempools {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "qcom,gpu-mempools";


   qcom,gpu-mempool@0 {
    reg = <0>;
    qcom,mempool-page-size = <4096>;
    qcom,mempool-allocate;
   };

   qcom,gpu-mempool@1 {
    reg = <1>;
    qcom,mempool-page-size = <8192>;
    qcom,mempool-allocate;
   };

   qcom,gpu-mempool@2 {
    reg = <2>;
    qcom,mempool-page-size = <65536>;
    qcom,mempool-reserved = <256>;
   };

   qcom,gpu-mempool@3 {
    reg = <3>;
    qcom,mempool-page-size = <1048576>;
    qcom,mempool-reserved = <32>;
   };
  };


  qcom,gpu-pwrlevels {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible = "qcom,gpu-pwrlevels";


   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <950000000>;
    qcom,bus-freq = <11>;
    qcom,bus-min = <10>;
    qcom,bus-max = <11>;
   };


   qcom,gpu-pwrlevel@1 {
    reg = <1>;
    qcom,gpu-freq = <900000000>;
    qcom,bus-freq = <11>;
    qcom,bus-min = <9>;
    qcom,bus-max = <11>;
   };


   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <820000000>;
    qcom,bus-freq = <10>;
    qcom,bus-min = <9>;
    qcom,bus-max = <11>;
   };


   qcom,gpu-pwrlevel@3 {
    reg = <3>;
    qcom,gpu-freq = <745000000>;
    qcom,bus-freq = <9>;
    qcom,bus-min = <8>;
    qcom,bus-max = <10>;
   };


   qcom,gpu-pwrlevel@4 {
    reg = <4>;
    qcom,gpu-freq = <600000000>;
    qcom,bus-freq = <8>;
    qcom,bus-min = <7>;
    qcom,bus-max = <9>;
   };


   qcom,gpu-pwrlevel@5 {
    reg = <5>;
    qcom,gpu-freq = <465000000>;
    qcom,bus-freq = <7>;
    qcom,bus-min = <5>;
    qcom,bus-max = <8>;
   };


   qcom,gpu-pwrlevel@6 {
    reg = <6>;
    qcom,gpu-freq = <320000000>;
    qcom,bus-freq = <4>;
    qcom,bus-min = <3>;
    qcom,bus-max = <5>;
   };


   qcom,gpu-pwrlevel@7 {
    reg = <7>;
    qcom,gpu-freq = <0>;
    qcom,bus-freq = <0>;
    qcom,bus-min = <0>;
    qcom,bus-max = <0>;
   };
  };
 };

 kgsl_msm_iommu: qcom,kgsl-iommu@59a0000 {
  compatible = "qcom,kgsl-smmu-v2";

  reg = <0x59a0000 0x10000>;
  qcom,protect = <0xa0000 0x10000>;

  clocks = <&clock_gcc 209>,
   <&clock_gcc 118>,
   <&clock_gcc 208>,
   <&clock_gpucc 14>;

  clock-names = "mem_clk", "mem_iface_clk",
    "alt_mem_iface_clk", "smmu_vote";

  qcom,retention;
  qcom,hyp_secure_alloc;

  gfx3d_user: gfx3d_user {
   compatible = "qcom,smmu-kgsl-cb";
   label = "gfx3d_user";
   iommus = <&kgsl_smmu 0 1>;
   qcom,gpu-offset = <0xa8000>;
  };

  gfx3d_secure: gfx3d_secure {
   compatible = "qcom,smmu-kgsl-cb";
   label = "gfx3d_secure";
   iommus = <&kgsl_smmu 2 0>;
  };
 };
};
# 2749 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-bus.dtsi" 1
# 16 "arch/arm64/boot/dts/qcom/trinket-bus.dtsi"
&soc {
 ad_hoc_bus: ad-hoc-bus {
  compatible = "qcom,msm-bus-device";
  reg = <0x1880000 0x60200>,
   <0x4480000 0x80000>,
   <0x1900000 0x8200>,
   <0x1880000 0x60200>,
   <0x1880000 0x60200>,
   <0x1880000 0x60200>,
   <0x1880000 0x60200>;
  reg-names = "sys_noc-base", "bimc-base", "config_noc-base",
    "qup_virt-base", "fab-gpu_vert-base",
    "mmnrt_virt-base", "mmrt_virt-base";



  fab_bimc: fab-bimc {
   cell-id = <0>;
   label = "fab-bimc";
   qcom,fab-dev;
   qcom,base-name = "bimc-base";
   qcom,bus-type = <2>;
   qcom,util-fact = <153>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpmcc 99>,
    <&clock_rpmcc 100>;
  };

  fab_config_noc: fab-config_noc {
   cell-id = <5120>;
   label = "fab-config_noc";
   qcom,fab-dev;
   qcom,base-name = "config_noc-base";
   qcom,bypass-qos-prg;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpmcc 121>,
    <&clock_rpmcc 122>;
  };

  fab_qup_virt: fab-qup_virt {
   cell-id = <6157>;
   label = "fab-qup_virt";
   qcom,fab-dev;
   qcom,base-name = "qup_virt-base";
   qcom,bypass-qos-prg;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpmcc 12>,
    <&clock_rpmcc 13>;
  };

  fab_sys_noc: fab-sys_noc {
   cell-id = <1024>;
   label = "fab-sys_noc";
   qcom,fab-dev;
   qcom,base-name = "sys_noc-base";
   qcom,bus-type = <3>;
   qcom,base-offset = <0x15000>;
   qcom,qos-off = <0x1000>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpmcc 97>,
    <&clock_rpmcc 98>;
  };

  fab_gpu_vert: fab-gpu_vert {
   cell-id = <6158>;
   label = "fab-gpu_vert";
   qcom,vert-dev;
   qcom,base-name = "fab-gpu_vert-base";
   qcom,bypass-qos-prg;
   qcom,bus-type = <3>;
  };

  fab_mmnrt_virt: fab-mmnrt_virt {
   cell-id = <6159>;
   label = "fab-mmnrt_virt";
   qcom,fab-dev;
   qcom,base-name = "mmnrt_virt-base";
   qcom,bus-type = <3>;
   qcom,base-offset = <0x15000>;
   qcom,qos-off = <0x1000>;
   qcom,util-fact = <142>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpmcc 125>,
    <&clock_rpmcc 126>;
  };

  fab_mmrt_virt: fab-mmrt_virt {
   cell-id = <6160>;
   label = "fab-mmrt_virt";
   qcom,fab-dev;
   qcom,base-name = "mmrt_virt-base";
   qcom,bus-type = <3>;
   qcom,base-offset = <0x15000>;
   qcom,qos-off = <0x1000>;
   qcom,util-fact = <139>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_rpmcc 133>,
    <&clock_rpmcc 134>;
  };



  mas_apps_proc: mas-apps-proc {
   cell-id = <1>;
   label = "mas-apps-proc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <0>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,prio-lvl = <0>;
   qcom,prio-rd = <0>;
   qcom,prio-wr = <0>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <0>;
  };

  mas_snoc_bimc_rt: mas-snoc-bimc-rt {
   cell-id = <180>;
   label = "mas-snoc-bimc-rt";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <2>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <163>;
  };

  mas_snoc_bimc_nrt: mas-snoc-bimc-nrt {
   cell-id = <181>;
   label = "mas-snoc-bimc-nrt";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <3>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <164>;
  };

  mas_snoc_bimc: mas-snoc-bimc {
   cell-id = <10031>;
   label = "mas-snoc-bimc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <6>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <3>;
  };

  mas_gpu_cdsp_bimc: mas-gpu-cdsp-bimc {
   cell-id = <182>;
   label = "mas-gpu-cdsp-bimc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <1>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <165>;
  };

  mas_tcu_0: mas-tcu-0 {
   cell-id = <104>;
   label = "mas-tcu-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <4>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,prio-lvl = <6>;
   qcom,prio-rd = <6>;
   qcom,prio-wr = <6>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <102>;
  };

  mas_snoc_cnoc: mas-snoc-cnoc {
   cell-id = <10035>;
   label = "mas-snoc-cnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_qhs_tlmm_south
    &slv_qhs_camera_rt_throttle_cfg
    &slv_qhs_cdsp_throttle_cfg &slv_qhs_sdc2
    &slv_qhs_sdc1 &slv_qhs_ufs_mem_cfg
    &slv_qhs_qm_cfg &slv_qhs_tlmm_east
    &slv_qhs_bimc_cfg &slv_qhs_qm_mpu_cfg
    &slv_qhs_camera_nrt_throttle_cfg
    &slv_qhs_tlmm_west &slv_qhs_qdss_cfg
    &slv_qhs_pdm &slv_qhs_ipa_cfg
    &slv_qhs_display_throttle_cfg &slv_qhs_tcsr
    &slv_qhs_mesg_ram &slv_qhs_pmic_arb
    &slv_qhs_lpass &slv_qhs_venus_cfg
    &slv_qhs_gpu_cfg &slv_qhs_imem_cfg
    &slv_snoc_cfg &slv_srvc_cnoc
    &slv_qhs_venus_throttle_cfg &slv_qhs_prng
    &slv_qhs_vsense_ctrl_cfg &slv_qhs_crypto0_cfg
    &slv_qhs_pimem_cfg &slv_qhs_usb3
    &slv_qhs_qup0 &slv_qhs_qup1
    &slv_qhs_camera_ss_cfg &slv_qhs_clk_ctl>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,mas-rpm-id = <52>;
  };

  mas_crypto_c0: mas-crypto-c0 {
   cell-id = <55>;
   label = "mas-crypto-c0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <22>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_anoc_snoc>;
   qcom,prio = <2>;
   clock-names = "node_clk", "node_a_clk";
   clocks = <&clock_rpmcc 149>,
    <&clock_rpmcc 150>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <23>;
  };

  mas_qup_core_master_0: mas-qup-core-master-0 {
   cell-id = <183>;
   label = "mas-qup-core-master-0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qup_core_slave_0>;
   qcom,bus-dev = <&fab_qup_virt>;
   qcom,mas-rpm-id = <170>;
  };

  mas_qup_core_master_1: mas-qup-core-master-1 {
   cell-id = <184>;
   label = "mas-qup-core-master-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qup_core_slave_1>;
   qcom,bus-dev = <&fab_qup_virt>;
   qcom,mas-rpm-id = <171>;
  };

  mas_snoc_cfg: mas-snoc-cfg {
   cell-id = <54>;
   label = "mas-snoc-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_srvc_snoc>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <20>;
  };

  mas_anoc_snoc: mas-anoc-snoc {
   cell-id = <174>;
   label = "mas-anoc-snoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qxs_pimem &slv_qxs_imem
     &slv_qhs_apss &slv_snoc_bimc
     &slv_snoc_cnoc &slv_xs_sys_tcu_cfg
     &slv_xs_qdss_stm>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <110>;
  };

  mas_bimc_snoc: mas-bimc-snoc {
   cell-id = <10016>;
   label = "mas-bimc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qxs_pimem &slv_qxs_imem
     &slv_qhs_apss &slv_snoc_cnoc
     &slv_xs_sys_tcu_cfg &slv_xs_qdss_stm>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <21>;
  };

  mas_qxm_cpp: mas-qxm-cpp {
   cell-id = <106>;
   label = "mas-qxm-cpp";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <15>;
   qcom,qos-mode = "fixed";
   qcom,prio = <3>;
   qcom,connections = <&slv_snoc_bimc_nrt>;
   qcom,bus-dev = <&fab_mmnrt_virt>;
   qcom,mas-rpm-id = <115>;
  };

  mas_qxm_jpeg: mas-qxm-jpeg {
   cell-id = <62>;
   label = "mas-qxm-jpeg";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <4>;
   qcom,qos-mode = "fixed";
   qcom,prio = <1>;
   qcom,connections = <&slv_snoc_bimc_nrt>;
   qcom,bus-dev = <&fab_mmnrt_virt>;
   qcom,mas-rpm-id = <7>;
  };

  mas_qxm_mdp0: mas-qxm-mdp0 {
   cell-id = <22>;
   label = "mas-qxm-mdp0";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <5>;
   qcom,qos-mode = "bypass";
   qcom,forwarding;
   qcom,connections = <&slv_snoc_bimc_rt>;
   qcom,bus-dev = <&fab_mmrt_virt>;
   qcom,mas-rpm-id = <8>;
  };

  mas_qxm_pimem: mas-qxm-pimem {
   cell-id = <141>;
   label = "mas-qxm-pimem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <20>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_qxs_imem &slv_snoc_bimc>;
   qcom,prio = <2>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <113>;
  };

  mas_qxm_venus0: mas-qxm-venus0 {
   cell-id = <63>;
   label = "mas-qxm-venus0";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <9>;
   qcom,qos-mode = "bypass";
   qcom,forwarding;
   qcom,connections = <&slv_snoc_bimc_nrt>;
   qcom,bus-dev = <&fab_mmnrt_virt>;
   qcom,mas-rpm-id = <9>;
  };

  mas_qxm_venus_arm9: mas-qxm-venus-arm9 {
   cell-id = <138>;
   label = "mas-qxm-venus-arm9";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <13>;
   qcom,qos-mode = "fixed";
   qcom,prio = <4>;
   qcom,forwarding;
   qcom,connections = <&slv_snoc_bimc_nrt>;
   qcom,bus-dev = <&fab_mmnrt_virt>;
   qcom,mas-rpm-id = <168>;

  };

  mas_qxm_vfe0: mas-qxm-vfe0 {
   cell-id = <29>;
   label = "mas-qxm-vfe0";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <10>;
   qcom,qos-mode = "bypass";
   qcom,forwarding;
   qcom,connections = <&slv_snoc_bimc_rt>;
   qcom,bus-dev = <&fab_mmrt_virt>;
   qcom,mas-rpm-id = <11>;
  };

  mas_qhm_qdss_bam: mas-qhm-qdss-bam {
   cell-id = <53>;
   label = "mas-qhm-qdss-bam";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <2>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_anoc_snoc>;
   qcom,prio = <2>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <19>;
  };

  mas_qhm_qup0: mas-qhm-qup0 {
   cell-id = <151>;
   label = "mas-qhm-qup0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <0>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_anoc_snoc>;
   qcom,prio = <2>;
   clock-names = "node_clk", "node_a_clk";
   clocks = <&clock_rpmcc 137>,
    <&clock_rpmcc 138>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <166>;
  };

  mas_qhm_qup1: mas-qhm-qup1 {
   cell-id = <152>;
   label = "mas-qhm-qup1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <1>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_anoc_snoc>;
   qcom,prio = <2>;
   clock-names = "node_clk", "node_a_clk";
   clocks = <&clock_rpmcc 139>,
    <&clock_rpmcc 140>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <41>;
  };

  mas_qhm_spdm: mas-qhm-spdm {
   cell-id = <36>;
   label = "mas-qhm-spdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_anoc_snoc>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <50>;
  };

  mas_qxm_ipa: mas-qxm-ipa {
   cell-id = <90>;
   label = "mas-qxm-ipa";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <3>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_anoc_snoc>;
   qcom,prio = <2>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <59>;
  };

  mas_xm_dap: mas-xm-dap {
   cell-id = <76>;
   label = "mas-xm-dap";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_anoc_snoc>;
   clock-names = "node_clk", "node_a_clk";
   clocks = <&clock_rpmcc 143>,
    <&clock_rpmcc 144>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <49>;
  };

  mas_xm_qdss_etr: mas-xm-qdss-etr {
   cell-id = <60>;
   label = "mas-xm-qdss-etr";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <12>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_anoc_snoc>;
   qcom,prio = <2>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <31>;
  };

  mas_xm_sdc1: mas-xm-sdc1 {
   cell-id = <78>;
   label = "mas-xm-sdc1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <17>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_anoc_snoc>;
   qcom,prio = <2>;
   clock-names = "node_clk", "node_a_clk";
   clocks = <&clock_rpmcc 145>,
    <&clock_rpmcc 146>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <33>;
  };

  mas_xm_sdc2: mas-xm-sdc2 {
   cell-id = <81>;
   label = "mas-xm-sdc2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <23>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_anoc_snoc>;
   qcom,prio = <2>;
   clock-names = "node_clk", "node_a_clk";
   clocks = <&clock_rpmcc 147>,
    <&clock_rpmcc 148>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <35>;
  };

  mas_xm_ufs_mem: mas-xm-ufs-mem {
   cell-id = <123>;
   label = "mas-xm-ufs-mem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <25>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_anoc_snoc>;
   qcom,prio = <2>;
   clock-names = "node_clk", "node_a_clk";
   clocks = <&clock_rpmcc 20>,
    <&clock_rpmcc 21>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <167>;
  };

  mas_xm_usb3_0: mas-xm-usb3-0 {
   cell-id = <61>;
   label = "mas-xm-usb3-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <24>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_anoc_snoc>;
   qcom,prio = <2>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,mas-rpm-id = <32>;
  };

  mas_qnm_gpu_qos: mas-qnm-gpu-qos {
   cell-id = <49>;
   label = "mas-qnm-gpu-qos";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <16>;
   qcom,qos-mode = "fixed";
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,prio = <0>;
   qcom,mas-rpm-id = <6>;
  };

  mas_qnm_gpu: mas-qnm-gpu {
   cell-id = <26>;
   label = "mas-qnm-gpu";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_gpu_cdsp_bimc>;
   qcom,bus-dev = <&fab_gpu_vert>;
   qcom,mas-rpm-id = <6>;

  };



  slv_ebi:slv-ebi {
   cell-id = <512>;
   label = "slv-ebi";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,slv-rpm-id = <0>;
  };

  slv_bimc_snoc:slv-bimc-snoc {
   cell-id = <10017>;
   label = "slv-bimc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,connections = <&mas_bimc_snoc>;
   qcom,slv-rpm-id = <2>;
  };

  slv_qhs_bimc_cfg:slv-qhs-bimc-cfg {
   cell-id = <629>;
   label = "slv-qhs-bimc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <56>;
  };

  slv_qhs_camera_nrt_throttle_cfg:slv-qhs-camera-nrt-throtle-cfg {
   cell-id = <808>;
   label = "slv-qhs-camera-nrt-throttle-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <271>;
  };

  slv_qhs_camera_rt_throttle_cfg:slv-qhs-camera-rt-throttle-cfg {
   cell-id = <809>;
   label = "slv-qhs-camera-rt-throttle-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <279>;
  };

  slv_qhs_camera_ss_cfg:slv-qhs-camera-ss-cfg {
   cell-id = <589>;
   label = "slv-qhs-camera-ss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <3>;
  };

  slv_qhs_cdsp_throttle_cfg:slv-qhs-cdsp-throttle-cfg {
   cell-id = <822>;
   label = "slv-qhs-cdsp-throttle-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <272>;
  };

  slv_qhs_clk_ctl:slv-qhs-clk-ctl {
   cell-id = <620>;
   label = "slv-qhs-clk-ctl";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <47>;
  };

  slv_qhs_crypto0_cfg:slv-qhs-crypto0-cfg {
   cell-id = <625>;
   label = "slv-qhs-crypto0-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <52>;
  };

  slv_qhs_display_throttle_cfg:slv-qhs-display-throttle-cfg {
   cell-id = <700>;
   label = "slv-qhs-display-throttle-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <156>;
  };

  slv_qhs_gpu_cfg:slv-qhs-gpu-cfg {
   cell-id = <815>;
   label = "slv-qhs-gpu-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <275>;
  };

  slv_qhs_imem_cfg:slv-qhs-imem-cfg {
   cell-id = <627>;
   label = "slv-qhs-imem-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <54>;
  };

  slv_qhs_ipa_cfg:slv-qhs-ipa-cfg {
   cell-id = <676>;
   label = "slv-qhs-ipa-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <183>;
  };

  slv_qhs_lpass:slv-qhs-lpass {
   cell-id = <522>;
   label = "slv-qhs-lpass";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <21>;
  };

  slv_qhs_mesg_ram:slv-qhs-mesg-ram {
   cell-id = <628>;
   label = "slv-qhs-mesg-ram";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <55>;
  };

  slv_qhs_pdm:slv-qhs-pdm {
   cell-id = <615>;
   label = "slv-qhs-pdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <41>;
  };

  slv_qhs_pimem_cfg:slv-qhs-pimem-cfg {
   cell-id = <681>;
   label = "slv-qhs-pimem-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <167>;
  };

  slv_qhs_pmic_arb:slv-qhs-pmic-arb {
   cell-id = <632>;
   label = "slv-qhs-pmic-arb";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <59>;
  };

  slv_qhs_prng:slv-qhs-prng {
   cell-id = <618>;
   label = "slv-qhs-prng";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <44>;
  };

  slv_qhs_qdss_cfg:slv-qhs-qdss-cfg {
   cell-id = <635>;
   label = "slv-qhs-qdss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <63>;
  };

  slv_qhs_qm_cfg:slv-qhs-qm-cfg {
   cell-id = <729>;
   label = "slv-qhs-qm-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <212>;
  };

  slv_qhs_qm_mpu_cfg:slv-qhs-qm-mpu-cfg {
   cell-id = <821>;
   label = "slv-qhs-qm-mpu-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <232>;
  };

  slv_qhs_qup0:slv-qhs-qup0 {
   cell-id = <787>;
   label = "slv-qhs-qup0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <261>;
  };

  slv_qhs_qup1:slv-qhs-qup1 {
   cell-id = <786>;
   label = "slv-qhs-qup1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <39>;
  };

  slv_qhs_sdc1:slv-qhs-sdc1 {
   cell-id = <606>;
   label = "slv-qhs-sdc1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   clock-names = "node_clk", "node_a_clk";
   clocks = <&clock_rpmcc 151>,
    <&clock_rpmcc
     152>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <31>;
  };

  slv_qhs_sdc2:slv-qhs-sdc2 {
   cell-id = <608>;
   label = "slv-qhs-sdc2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   clock-names = "node_clk", "node_a_clk";
   clocks = <&clock_rpmcc 153>,
    <&clock_rpmcc
     154>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <33>;
  };

  slv_snoc_cfg:slv-snoc-cfg {
   cell-id = <642>;
   label = "slv-snoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,connections = <&mas_snoc_cfg>;
   qcom,slv-rpm-id = <70>;
  };

  slv_qhs_tcsr:slv-qhs-tcsr {
   cell-id = <623>;
   label = "slv-qhs-tcsr";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <50>;
  };

  slv_qhs_tlmm_east:slv-qhs-tlmm-east {
   cell-id = <730>;
   label = "slv-qhs-tlmm-east";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <213>;
  };

  slv_qhs_tlmm_south:slv-qhs-tlmm-south {
   cell-id = <755>;
   label = "slv-qhs-tlmm-south";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <217>;
  };

  slv_qhs_tlmm_west:slv-qhs-tlmm-west {
   cell-id = <732>;
   label = "slv-qhs-tlmm-west";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <215>;
  };

  slv_qhs_ufs_mem_cfg:slv-qhs-ufs-mem-cfg {
   cell-id = <757>;
   label = "slv-qhs-ufs-mem-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <262>;
  };

  slv_qhs_usb3:slv-qhs-usb3 {
   cell-id = <583>;
   label = "slv-qhs-usb3";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <22>;
  };

  slv_qhs_venus_cfg:slv-qhs-venus-cfg {
   cell-id = <596>;
   label = "slv-qhs-venus-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <10>;
  };

  slv_qhs_venus_throttle_cfg:slv-qhs-venus-throttle-cfg {
   cell-id = <696>;
   label = "slv-qhs-venus-throttle-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <178>;
  };

  slv_qhs_vsense_ctrl_cfg:slv-qhs-vsense-ctrl-cfg {
   cell-id = <758>;
   label = "slv-qhs-vsense-ctrl-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <263>;
  };

  slv_srvc_cnoc:slv-srvc-cnoc {
   cell-id = <646>;
   label = "slv-srvc-cnoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,slv-rpm-id = <76>;
  };

  slv_qup_core_slave_0:slv-qup-core-slave-0 {
   cell-id = <816>;
   label = "slv-qup-core-slave-0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_qup_virt>;
   qcom,slv-rpm-id = <264>;
  };

  slv_qup_core_slave_1:slv-qup-core-slave-1 {
   cell-id = <817>;
   label = "slv-qup-core-slave-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_qup_virt>;
   qcom,slv-rpm-id = <265>;
  };

  slv_qhs_apss:slv-qhs-apss {
   cell-id = <673>;
   label = "slv-qhs-apss";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,slv-rpm-id = <20>;
  };

  slv_snoc_bimc_nrt:slv-snoc-bimc-nrt {
   cell-id = <818>;
   label = "slv-snoc-bimc-nrt";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mmnrt_virt>;
   qcom,connections = <&mas_snoc_bimc_nrt>;
   qcom,slv-rpm-id = <259>;
  };

  slv_snoc_bimc_rt:slv-snoc-bimc-rt {
   cell-id = <819>;
   label = "slv-snoc-bimc-rt";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mmrt_virt>;
   qcom,connections = <&mas_snoc_bimc_rt>;
   qcom,slv-rpm-id = <260>;
  };

  slv_snoc_cnoc:slv-snoc-cnoc {
   cell-id = <10036>;
   label = "slv-snoc-cnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,connections = <&mas_snoc_cnoc>;
   qcom,slv-rpm-id = <25>;
  };

  slv_qxs_imem:slv-qxs-imem {
   cell-id = <585>;
   label = "slv-qxs-imem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,slv-rpm-id = <26>;
  };

  slv_qxs_pimem:slv-qxs-pimem {
   cell-id = <712>;
   label = "slv-qxs-pimem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,slv-rpm-id = <166>;
  };

  slv_snoc_bimc:slv-snoc-bimc {
   cell-id = <10032>;
   label = "slv-snoc-bimc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,connections = <&mas_snoc_bimc>;
   qcom,slv-rpm-id = <24>;
  };

  slv_srvc_snoc:slv-srvc-snoc {
   cell-id = <587>;
   label = "slv-srvc-snoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,slv-rpm-id = <29>;
  };

  slv_xs_qdss_stm:slv-xs-qdss-stm {
   cell-id = <588>;
   label = "slv-xs-qdss-stm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,slv-rpm-id = <30>;
  };

  slv_xs_sys_tcu_cfg:slv-xs-sys-tcu-cfg {
   cell-id = <672>;
   label = "slv-xs-sys-tcu-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,slv-rpm-id = <133>;
  };

  slv_anoc_snoc:slv-anoc-snoc {
   cell-id = <811>;
   label = "slv-anoc-snoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_sys_noc>;
   qcom,connections = <&mas_anoc_snoc>;
   qcom,slv-rpm-id = <141>;
  };

  slv_gpu_cdsp_bimc:slv-gpu-cdsp-bimc {
   cell-id = <820>;
   label = "slv-gpu-cdsp-bimc";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_gpu_vert>;
   qcom,connections = <&mas_gpu_cdsp_bimc>;
   qcom,slv-rpm-id = <266>;
  };
 };
};
# 2750 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-sde-pll.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/trinket-sde-pll.dtsi"
&soc {
 mdss_dsi0_pll: qcom,mdss_dsi_pll@5e94400 {
  compatible = "qcom,mdss_dsi_pll_14nm";
  label = "MDSS DSI 0 PLL";
  cell-index = <0>;
  #clock-cells = <1>;
  reg = <0x5e94400 0x588>,
        <0x5f03000 0x8>,
        <0x5e94200 0x100>;
  reg-names = "pll_base", "gdsc_base",
   "dynamic_pll_base";
  clocks = <&clock_dispcc 1>;
  clock-names = "iface_clk";
  clock-rate = <0>;
  memory-region = <&dfps_data_memory>;
  gdsc-supply = <&mdss_core_gdsc>;
  qcom,dsi-pll-ssc-en;
  qcom,dsi-pll-ssc-mode = "down-spread";
  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;
   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

 mdss_dp_pll: qcom,mdss_dp_pll@1616000 {
  status = "disabled";
  compatible = "qcom,mdss_dp_pll_14nm";
  label = "MDSS DP PLL";
  cell-index = <0>;
  #clock-cells = <1>;

  reg = <0x01616c00 0x1c4>,
        <0x01616000 0x17c>,
        <0x01616400 0x10c>,
        <0x01616800 0x10c>,
        <0x05f03000 0xc>;
  reg-names = "pll_base", "phy_base", "ln_tx0_base",
   "ln_tx1_base", "gdsc_base";

  clocks = <&clock_dispcc 1>,
    <&clock_rpmcc 114>,
    <&clock_gcc 17>,
    <&clock_gcc 194>,
    <&clock_gcc 207>;
  clock-names = "iface_clk",
   "ref_clk_src",
   "cfg_ahb_clk",
   "gcc_iface", "ref_clk";
  clock-rate = <0>;

  gdsc-supply = <&mdss_core_gdsc>;
  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;
   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };
};
# 2751 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-sde.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/trinket-sde.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/mdss-14nm-pll-clk.h" 1
# 14 "arch/arm64/boot/dts/qcom/trinket-sde.dtsi" 2

&soc {
 mdss_mdp: qcom,mdss_mdp@5e00000 {
  compatible = "qcom,sde-kms";
  reg = <0x5e00000 0x84208>,
        <0x5eb0000 0x2008>,
        <0x5eac000 0x214>;
  reg-names = "mdp_phys",
   "vbif_phys",
   "regdma_phys";

  clocks =
   <&clock_gcc 104>,
   <&clock_gcc 106>,
   <&clock_gcc 107>,
   <&clock_gcc 105>,
   <&clock_dispcc 1>,
   <&clock_dispcc 17>,
   <&clock_dispcc 25>,
   <&clock_dispcc 19>,
   <&clock_dispcc 23>;
  clock-names = "gcc_iface", "gcc_bus", "throttle_clk", "div_clk",
    "iface_clk", "core_clk", "vsync_clk",
    "lut_clk", "rot_clk";
  clock-rate = <0 0 0 0 0 256000000 19200000 192000000
       192000000>;
  clock-max-rate = <0 0 0 0 0 400000000 19200000 400000000
      307200000>;
  qcom,dss-cx-ipeak = <&cx_ipeak_lm 1>;

  sde-vdd-supply = <&mdss_core_gdsc>;


  interrupts = <0 186 0>;
  interrupt-controller;
  #interrupt-cells = <1>;
  iommus = <&apps_smmu 0x400 0x0>;

  #address-cells = <1>;
  #size-cells = <0>;

  #power-domain-cells = <0>;

  #list-cells = <1>;


  qcom,sde-off = <0x1000>;
  qcom,sde-len = <0x45c>;

  qcom,sde-ctl-off = <0x2000 0x2200 0x2400
         0x2600 0x2800 0x2a00>;
  qcom,sde-ctl-size = <0x1e0>;
  qcom,sde-ctl-display-pref = "primary", "none", "none",
       "none", "none";

  qcom,sde-mixer-off = <0x45000 0x46000 0x0
          0x0 0x0 0x0>;
  qcom,sde-mixer-size = <0x320>;
  qcom,sde-mixer-display-pref = "primary", "none", "none",
           "none", "none", "none";

  qcom,sde-mixer-cwb-pref = "none", "cwb", "none",
           "none", "none", "none";
  qcom,sde-mixer-stage-base-layer;

  qcom,sde-dspp-top-off = <0x1300>;
  qcom,sde-dspp-top-size = <0x80>;
  qcom,sde-dspp-off = <0x55000>;
  qcom,sde-dspp-size = <0x1800>;


  qcom,sde-wb-off = <0x66000>;
  qcom,sde-wb-size = <0x2c8>;
  qcom,sde-wb-xin-id = <6>;
  qcom,sde-wb-id = <2>;
  qcom,sde-wb-clk-ctrl = <0x3b8 24>;

  qcom,sde-intf-off = <0x6b000 0x6b800>;
  qcom,sde-intf-size = <0x2b8>;
  qcom,sde-intf-type = "dp", "dsi";

  qcom,sde-pp-off = <0x71000 0x71800>;
  qcom,sde-pp-slave = <0x0 0x0>;
  qcom,sde-pp-size = <0xd4>;

  qcom,sde-cdm-off = <0x7a200>;
  qcom,sde-cdm-size = <0x224>;

  qcom,sde-dither-off = <0x30e0 0x30e0 0x30e0 0x30e0>;
  qcom,sde-dither-version = <0x00010000>;
  qcom,sde-dither-size = <0x20>;

  qcom,sde-sspp-type = "vig", "dma", "dma";

  qcom,sde-sspp-off = <0x5000 0x25000 0x27000>;
  qcom,sde-sspp-src-size = <0x1f0>;

  qcom,sde-sspp-xin-id = <0 1 5>;
  qcom,sde-sspp-excl-rect = <1 1 1>;
  qcom,sde-sspp-smart-dma-priority = <3 1 2>;
  qcom,sde-smart-dma-rev = "smart_dma_v2p5";

  qcom,sde-mixer-pair-mask = <2 1 0 0 0 0>;

  qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98
      0xb0 0xc8 0xe0 0xf8 0x110>;

  qcom,sde-max-per-pipe-bw-kbps = <4500000 4500000 4500000>;


  qcom,sde-sspp-clk-ctrl =
    <0x2ac 0>, <0x2ac 8>, <0x2b4 8>;
  qcom,sde-sspp-csc-off = <0x1a00>;
  qcom,sde-csc-type = "csc-10bit";
  qcom,sde-qseed-type = "qseedv3lite";
  qcom,sde-sspp-qseed-off = <0xa00>;
  qcom,sde-mixer-linewidth = <2560>;
  qcom,sde-sspp-linewidth = <2160>;
  qcom,sde-wb-linewidth = <2160>;
  qcom,sde-mixer-blendstages = <0x6>;
  qcom,sde-highest-bank-bit = <0x1>;
  qcom,sde-ubwc-version = <0x100>;
  qcom,sde-ubwc-swizzle = <1>;
  qcom,sde-panic-per-pipe;
  qcom,sde-has-cdp;

  qcom,sde-has-dim-layer;
  qcom,sde-has-idle-pc;

  qcom,sde-max-bw-low-kbps = <4100000>;
  qcom,sde-max-bw-high-kbps = <4100000>;
  qcom,sde-min-core-ib-kbps = <2400000>;
  qcom,sde-min-llcc-ib-kbps = <800000>;
  qcom,sde-min-dram-ib-kbps = <800000>;
  qcom,sde-dram-channels = <2>;
  qcom,sde-num-nrt-paths = <0>;


  qcom,sde-vbif-off = <0>;
  qcom,sde-vbif-size = <0x1040>;
  qcom,sde-vbif-id = <0>;
  qcom,sde-vbif-memtype-0 = <3 3 3 3 3 3 3 3>;
  qcom,sde-vbif-memtype-1 = <3 3 3 3 3 3>;

  qcom,sde-vbif-qos-rt-remap = <3 3 4 4 5 5 6 6>;
  qcom,sde-vbif-qos-nrt-remap = <3 3 3 3 3 3 3 3>;


  qcom,sde-danger-lut = <0x0000000f 0x0000ffff
   0x00000000 0x00000000 0x0000ffff>;

  qcom,sde-safe-lut-linear = <0 0xfff8>;
  qcom,sde-safe-lut-macrotile = <0 0xf000>;

  qcom,sde-safe-lut-macrotile-qseed = <0 0xf000>;
  qcom,sde-safe-lut-nrt = <0 0xffff>;
  qcom,sde-safe-lut-cwb = <0 0xffff>;

  qcom,sde-qos-lut-linear = <0 0x00112222 0x22223357>;
  qcom,sde-qos-lut-macrotile = <0 0x00112233 0x44556677>;
  qcom,sde-qos-lut-macrotile-qseed = <0 0x00112233 0x66777777>;
  qcom,sde-qos-lut-nrt = <0 0x00000000 0x00000000>;
  qcom,sde-qos-lut-cwb = <0 0x75300000 0x00000000>;

  qcom,sde-cdp-setting = <1 1>, <1 0>;

  qcom,sde-qos-cpu-mask = <0x3>;
  qcom,sde-qos-cpu-dma-latency = <300>;



  qcom,sde-reg-dma-off = <0>;
  qcom,sde-reg-dma-version = <0x00010001>;
  qcom,sde-reg-dma-trigger-off = <0x119c>;

  qcom,sde-secure-sid-mask = <0x0000401>;
  qcom,sde-num-mnoc-ports = <1>;
  qcom,sde-axi-bus-width = <16>;

  qcom,sde-sspp-vig-blocks {
   qcom,sde-vig-csc-off = <0x1a00>;
   qcom,sde-vig-qseed-off = <0xa00>;
   qcom,sde-vig-qseed-size = <0xa0>;
   qcom,sde-vig-inverse-pma;
  };


  qcom,sde-dspp-blocks {
   qcom,sde-dspp-igc = <0x0 0x00030001>;
   qcom,sde-dspp-hsic = <0x800 0x00010007>;
   qcom,sde-dspp-memcolor = <0x880 0x00010007>;
   qcom,sde-dspp-hist = <0x800 0x00010007>;
   qcom,sde-dspp-sixzone= <0x900 0x00010007>;
   qcom,sde-dspp-vlut = <0xa00 0x00010008>;
   qcom,sde-dspp-pcc = <0x1700 0x00040000>;
   qcom,sde-dspp-gc = <0x17c0 0x00010008>;
   qcom,sde-dspp-dither = <0x82c 0x00010007>;
  };

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "sde-vdd";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };

  smmu_sde_sec: qcom,smmu_sde_sec_cb {
   compatible = "qcom,smmu_sde_sec";
   iommus = <&apps_smmu 0x401 0x0>;
  };


  qcom,sde-data-bus {
   qcom,msm-bus,name = "mdss_sde";
   qcom,msm-bus,num-cases = <3>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <22 512 0 0>,
    <22 512 0 4800000>,
    <22 512 0 4800000>;
  };

  qcom,sde-reg-bus {
   qcom,msm-bus,name = "mdss_reg";
   qcom,msm-bus,num-cases = <4>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <1 700 0 0>,
    <1 700 0 76800>,
    <1 700 0 150000>,
    <1 700 0 300000>;
  };
 };

 mdss_rotator: qcom,mdss_rotator@5e00000 {
  compatible = "qcom,sde_rotator";
  reg = <0x5e00000 0xac000>,
        <0x5eb0000 0x2008>;
  reg-names = "mdp_phys",
       "rot_vbif_phys";

  #list-cells = <1>;

  qcom,mdss-rot-mode = <1>;
  qcom,mdss-highest-bank-bit = <0x1>;
  qcom,sde-ubwc-malsize = <0x1>;
  qcom,sde-ubwc_swizzle = <0x1>;


  qcom,msm-bus,name = "mdss_rotator";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>,
   <22 512 0 6400000>,
   <22 512 0 6400000>;

  rot-vdd-supply = <&mdss_core_gdsc>;
  qcom,supply-names = "rot-vdd";

  clocks =
   <&clock_gcc 104>,
   <&clock_dispcc 1>,
   <&clock_dispcc 23>;
  clock-names = "gcc_iface",
   "iface_clk", "rot_clk";

  interrupt-parent = <&mdss_mdp>;
  interrupts = <2 0>;

  power-domains = <&mdss_mdp>;


  qcom,mdss-rot-parent = <&mdss_mdp 0>;
  qcom,mdss-rot-xin-id = <10 11>;


  qcom,mdss-rot-vbif-qos-setting = <3 3 4 4 5 5 6 6>;
  qcom,mdss-rot-cdp-setting = <1 1>;
  qcom,mdss-rot-qos-lut = <0x0 0x0 0x0 0x0>;
  qcom,mdss-rot-danger-lut = <0x0 0x0>;
  qcom,mdss-rot-safe-lut = <0x0000ffff 0x0000ffff>;

  qcom,mdss-default-ot-rd-limit = <32>;
  qcom,mdss-default-ot-wr-limit = <32>;

  qcom,mdss-sbuf-headroom = <20>;


  rot_reg: qcom,rot-reg-bus {
   qcom,msm-bus,name = "mdss_rot_reg";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <1 700 0 0>,
    <1 700 0 76800>;
  };

  smmu_rot_unsec: qcom,smmu_rot_unsec_cb {
   compatible = "qcom,smmu_sde_rot_unsec";
   iommus = <&apps_smmu 0x402 0x0>;
  };

  smmu_rot_sec: qcom,smmu_rot_sec_cb {
   compatible = "qcom,smmu_sde_rot_sec";
   iommus = <&apps_smmu 0x403 0x0>;
  };
 };

 mdss_dsi0: qcom,mdss_dsi_ctrl0@5e94000 {
  compatible = "qcom,dsi-ctrl-hw-v2.3";
  label = "dsi-ctrl-0";
  cell-index = <0>;
  reg = <0x5e94000 0x400>,
   <0x5f08000 0x4>;
  reg-names = "dsi_ctrl", "disp_cc_base";
  interrupt-parent = <&mdss_mdp>;
  interrupts = <4 0>;
  vdda-1p2-supply = <&L18A>;
  clocks = <&clock_dispcc 3>,
   <&clock_dispcc 4>,
   <&clock_dispcc 5>,
   <&clock_dispcc 21>,
   <&clock_dispcc 22>,
   <&clock_dispcc 15>;
  clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk",
     "pixel_clk", "pixel_clk_rcg",
     "esc_clk";

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-1p2";
    qcom,supply-min-voltage = <1232000>;
    qcom,supply-max-voltage = <1232000>;
    qcom,supply-enable-load = <21800>;
    qcom,supply-disable-load = <0>;
   };
  };
  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "refgen";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

 mdss_dsi_phy0: qcom,mdss_dsi_phy0@5e94400 {
  compatible = "qcom,dsi-phy-v2.0";
  label = "dsi-phy-0";
  cell-index = <0>;
  reg = <0x5e94400 0x588>,
   <0x5e01400 0x100>,
   <0x5e94200 0x100>;
  reg-names = "dsi_phy", "phy_clamp_base",
   "dyn_refresh_base";
  vdda-0p9-supply = <&VDD_MX_LEVEL>;
  qcom,platform-strength-ctrl = [ff 06
      ff 06
      ff 06
      ff 06
      ff 00];
  qcom,platform-lane-config = [00 00 10 0f
      00 00 10 0f
      00 00 10 0f
      00 00 10 0f
      00 00 10 8f];
  qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
  qcom,panel-allow-phy-poweroff;
  qcom,phy-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;
   qcom,phy-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-0p9";
    qcom,supply-min-voltage =
     <256>;
    qcom,supply-max-voltage =
     <416>;
    qcom,supply-off-min-voltage =
     <16>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

 ext_disp: qcom,msm-ext-disp {
  compatible = "qcom,msm-ext-disp";

  ext_disp_audio_codec: qcom,msm-ext-disp-audio-codec-rx {
   compatible = "qcom,msm-ext-disp-audio-codec-rx";
  };
 };

 sde_dp: qcom,dp_display@0{
  status = "disabled";
  cell-index = <0>;
  compatible = "qcom,dp-display";

  vdda-1p8-supply = <&pm6125_l10>;
  vdda-0p9-supply = <&pm6125_l7>;
  vdda-3p1-supply = <&pm6125_l15>;
  hpd-pwr-supply = <&pm6125_l9>;

  reg = <0x05e90000 0xf4>,
        <0x05e90200 0xc0>,
        <0x05e90400 0x600>,
        <0x05e90a00 0x98>,
        <0x01616000 0x17c>,
        <0x01616400 0x10c>,
        <0x01616800 0x10c>,
        <0x05f0212c 0x8>,
        <0x01b40000 0x7000>,
        <0x01616c30 0x10>,
        <0x05ee1000 0x2c>,
        <0x003cb248 0x4>;
  reg-names = "dp_ahb", "dp_aux", "dp_link", "dp_p0",
   "dp_phy", "dp_ln_tx0", "dp_ln_tx1",
   "dp_pixel_mn", "qfprom_physical", "dp_pll",
   "hdcp_physical", "dp_tcsr";

  interrupt-parent = <&mdss_mdp>;
  interrupts = <12 0>;

  clocks = <&clock_dispcc 6>,
    <&clock_gcc 17>,
    <&clock_rpmcc 114>,
    <&clock_gcc 207>,
    <&clock_gcc 194>,
    <&clock_dispcc 10>,
    <&clock_dispcc 12>,
    <&clock_dispcc 8>,
    <&clock_dispcc 14>,
    <&mdss_dp_pll 4>,
    <&clock_dispcc 13>;

  clock-names = "core_aux_clk", "core_usb_ahb_clk",
   "core_usb_ref_clk_src",
   "core_usb_ref_clk",
   "core_usb_pipe_clk", "link_clk", "link_iface_clk",
   "crypto_clk", "pixel_clk_rcg", "pixel_parent",
   "strm0_pixel_clk";

  qcom,phy-version = <0x200>;
  qcom,aux-cfg0-settings = [20 00];
  qcom,aux-cfg1-settings = [24 13 23 1d];
  qcom,aux-cfg2-settings = [28 24];
  qcom,aux-cfg3-settings = [2c 00];
  qcom,aux-cfg4-settings = [30 0a];
  qcom,aux-cfg5-settings = [34 26];
  qcom,aux-cfg6-settings = [38 0a];
  qcom,aux-cfg7-settings = [3c 03];
  qcom,aux-cfg8-settings = [40 bb];
  qcom,aux-cfg9-settings = [44 03];

  qcom,logical2physical-lane-map = [00 01 02 03];

  qcom,max-lclk-frequency-khz = <540000>;
  qcom,max-pclk-frequency-khz = <200000>;

  qcom,ext-disp = <&ext_disp>;

  qcom,usbplug-cc-gpio = <&tlmm 102 0>;

  pinctrl-names = "mdss_dp_active", "mdss_dp_sleep",
    "mdss_dp_hpd_active", "mdss_dp_hpd_tlmm",
    "mdss_dp_hpd_ctrl";
  pinctrl-0 = <&sde_dp_usbplug_cc_active>;
  pinctrl-1 = <&sde_dp_usbplug_cc_suspend>;
  pinctrl-2 = <&sde_dp_hotplug_tlmm>;
  pinctrl-3 = <&sde_dp_hotplug_tlmm>;
  pinctrl-4 = <&sde_dp_hotplug_ctrl>;

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-1p8";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1896000>;
    qcom,supply-enable-load = <20000>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,phy-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,phy-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-0p9";
    qcom,supply-min-voltage = <872000>;
    qcom,supply-max-voltage = <976000>;
    qcom,supply-enable-load = <50000>;
    qcom,supply-disable-load = <0>;
   };
   qcom,phy-supply-entry@1 {
    reg = <1>;
    qcom,supply-name = "vdda-3p1";
    qcom,supply-min-voltage = <3104000>;
    qcom,supply-max-voltage = <3232000>;
    qcom,supply-enable-load = <5250>;
    qcom,supply-disable-load = <0>;
   };
   qcom,phy-supply-entry@2 {
    reg = <2>;
    qcom,supply-name = "hpd-pwr";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1896000>;
    qcom,supply-enable-load = <10000>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "refgen";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };
};
# 2752 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/msm-rdbg.dtsi" 1
# 13 "arch/arm64/boot/dts/qcom/msm-rdbg.dtsi"
&soc {

 qcom,smp2p_interrupt_rdbg_2_out {
  compatible = "qcom,smp2p-interrupt-rdbg-2-out";
  qcom,smem-states = <&smp2p_rdbg2_out 0>;
  qcom,smem-state-names = "rdbg-smp2p-out";
 };
 qcom,smp2p_interrupt_rdbg_2_in {
  compatible = "qcom,smp2p-interrupt-rdbg-2-in";
  interrupts-extended = <&smp2p_rdbg2_in 0 0>;
  interrupt-names = "rdbg-smp2p-in";
 };
 qcom,smp2p_interrupt_rdbg_5_out {
  compatible = "qcom,smp2p-interrupt-rdbg-5-out";
  qcom,smem-states = <&smp2p_rdbg5_out 0>;
  qcom,smem-state-names = "rdbg-smp2p-out";
 };
 qcom,smp2p_interrupt_rdbg_5_in {
  compatible = "qcom,smp2p-interrupt-rdbg-5-in";
  interrupts-extended = <&smp2p_rdbg5_in 0 0>;
  interrupt-names = "rdbg-smp2p-in";
 };
};
# 2753 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2

&pm6125_vadc {
 pinctrl-names = "default";
 pinctrl-0 = <&camera_therm_default &emmc_therm_default>;

 rf_pa0_therm {
  reg = <0x4d>;
  label = "rf_pa0_therm";
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
 };

 quiet_therm {
  reg = <0x4e>;
  label = "quiet_therm";
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
 };

 camera_flash_therm {
  reg = <0x52>;
  label = "camera_flash_therm";
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
 };

 emmc_ufs_therm {
  reg = <0x54>;
  label = "emmc_ufs_therm";
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
 };
};

&pm6125_gpios {
 camera_therm {
  camera_therm_default: camera_therm_default {
   pins = "gpio3";
   bias-high-impedance;
  };
 };

 emmc_therm {
  emmc_therm_default: emmc_therm_default {
   pins = "gpio6";
   bias-high-impedance;
  };
 };

};

&spmi_bus {
 qcom,pm6125@0 {
  pm6125_adc_tm_iio: adc_tm@3400 {
   compatible = "qcom,adc-tm5-iio";
   reg = <0x3400 0x100>;
   #thermal-sensor-cells = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   io-channels = <&pm6125_vadc 0x52>,
     <&pm6125_vadc 0x54>;

   camera_flash_therm {
    reg = <0x52>;
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
   };

   emmc_ufs_therm {
    reg = <0x54>;
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
   };
  };
 };
};

&pm6125_adc_tm {
 io-channels = <&pm6125_vadc 0x4d>,
   <&pm6125_vadc 0x4e>,
   <&pm6125_vadc 0x4c>;


 rf_pa0_therm {
  reg = <0x4d>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
 };

 quiet_therm {
  reg = <0x4e>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
 };

 xo_therm {
  reg = <0x4c>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
 };
};

&pmi632_vadc {
 pinctrl-names = "default";
 pinctrl-0 = <&conn_therm_default &skin_therm_default>;

 xo_therm {
  status = "disabled";
 };

 bat_therm {
  qcom,lut-index = <1>;
 };

 bat_therm_30k {
  qcom,lut-index = <1>;
 };

 bat_therm_400k {
  qcom,lut-index = <1>;
 };

 conn_therm {
  reg = <0x52>;
  label = "conn_therm";
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
 };

 skin_therm {
  reg = <0x53>;
  label = "skin_therm";
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
 };
};

&pmi632_gpios {
 conn_therm {
  conn_therm_default: conn_therm_default {
   pins = "gpio1";
   bias-high-impedance;
  };
 };

 skin_therm {
  skin_therm_default: skin_therm_default {
   pins = "gpio3";
   bias-high-impedance;
  };
 };

};

&pmi632_adc_tm {
 io-channels = <&pmi632_vadc 0x52>,
   <&pmi632_vadc 0x84>,
   <&pmi632_vadc 0x53>;


 conn_therm {
  reg = <0x52>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
 };

 vbat_sns {
  reg = <0x84>;
  qcom,kernel-client;
  qcom,scale-type = <0>;
  qcom,prescaling = <3>;
 };

 skin_therm {
  reg = <0x53>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
 };
};

&ufs_phy_gdsc {
 status = "ok";
};

&usb30_prim_gdsc {
 status = "ok";
};

&camss_cpp_gdsc {
 status = "ok";
};

&camss_top_gdsc {
 status = "ok";
};

&camss_vfe0_gdsc {
 status = "ok";
};

&camss_vfe1_gdsc {
 status = "ok";
};

&hlos1_vote_turing_mmu_tbu1_gdsc {
 status = "ok";
};

&hlos1_vote_turing_mmu_tbu0_gdsc {
 status = "ok";
};

&hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc {
 status = "ok";
};

&hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc {
 status = "ok";
};

&mdss_core_gdsc {
 status = "ok";
};

&gpu_cx_gdsc {
 status = "ok";
};

&gpu_gx_gdsc {
 status = "ok";
};

&vcodec0_gdsc {
 qcom,support-hw-trigger;
 status = "ok";
};

&venus_gdsc {
 status = "ok";
};

&qupv3_se4_2uart {
 status = "ok";
};

&qupv3_se9_4uart {
 status = "ok";
};

&qupv3_se1_i2c {
 status = "ok";
 fsa4480: fsa4480@43 {
  compatible = "qcom,fsa4480-i2c";
  reg = <0x43>;
  pinctrl-names = "default";
  pinctrl-0 = <&fsa_usbc_ana_en>;
 };
};

&msm_vidc {
 qcom,cx-ipeak-data = <&cx_ipeak_lm 6>;
 qcom,clock-freq-threshold = <460000000>;
};


# 1 "arch/arm64/boot/dts/qcom/trinket-audio.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/trinket-audio.dtsi"
# 1 "arch/arm64/boot/dts/qcom/msm-audio-lpass.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/msm-audio-lpass.dtsi"
&soc {
 pcm0: qcom,msm-pcm {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <0>;
 };

 routing: qcom,msm-pcm-routing {
  compatible = "qcom,msm-pcm-routing";
 };

 compr: qcom,msm-compr-dsp {
  compatible = "qcom,msm-compr-dsp";
 };

 pcm1: qcom,msm-pcm-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <1>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "regular";
 };

 pcm2: qcom,msm-ultra-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <2>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 pcm_noirq: qcom,msm-pcm-dsp-noirq {
  compatible = "qcom,msm-pcm-dsp-noirq";
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 trans_loopback: qcom,msm-transcode-loopback {
  compatible = "qcom,msm-transcode-loopback";
 };

 compress: qcom,msm-compress-dsp {
  compatible = "qcom,msm-compress-dsp";
 };

 voip: qcom,msm-voip-dsp {
  compatible = "qcom,msm-voip-dsp";
 };

 voice: qcom,msm-pcm-voice {
  compatible = "qcom,msm-pcm-voice";
  qcom,destroy-cvd;
 };

 stub_codec: qcom,msm-stub-codec {
  compatible = "qcom,msm-stub-codec";
 };

 qcom,msm-dai-fe {
  compatible = "qcom,msm-dai-fe";
 };

 afe: qcom,msm-pcm-afe {
  compatible = "qcom,msm-pcm-afe";
 };

 dai_hdmi: qcom,msm-dai-q6-hdmi {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <8>;
 };

 dai_hdmi_ms: qcom,msm-dai-q6-hdmi_ms {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <24578>;
 };

 dai_dp: qcom,msm-dai-q6-dp {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <24608>;
 };

 loopback: qcom,msm-pcm-loopback {
  compatible = "qcom,msm-pcm-loopback";
 };

 loopback1: qcom,msm-pcm-loopback-low-latency {
  compatible = "qcom,msm-pcm-loopback";
  qcom,msm-pcm-loopback-low-latency;
 };

 pcm_dtmf: qcom,msm-pcm-dtmf {
  compatible = "qcom,msm-pcm-dtmf";
 };

 msm_dai_mi2s: qcom,msm-dai-mi2s {
  compatible = "qcom,msm-dai-mi2s";
  dai_mi2s0: qcom,msm-dai-q6-mi2s-prim {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <0>;
   qcom,msm-mi2s-rx-lines = <3>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_mi2s1: qcom,msm-dai-q6-mi2s-sec {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <1>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_mi2s2: qcom,msm-dai-q6-mi2s-tert {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <2>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };

  dai_mi2s3: qcom,msm-dai-q6-mi2s-quat {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <3>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s4: qcom,msm-dai-q6-mi2s-quin {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <4>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s5: qcom,msm-dai-q6-mi2s-senary {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <6>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };
 };

 dai_meta_mi2s0: qcom,msm-dai-q6-meta-mi2s-prim {
  compatible = "qcom,msm-dai-q6-meta-mi2s";
  qcom,msm-dai-q6-meta-mi2s-dev-id = <4864>;
  qcom,msm-mi2s-num-members = <4>;
  qcom,msm-mi2s-member-id = <0>, <1>, <2>, <3>;
  qcom,msm-mi2s-rx-lines = <0xff>, <0xf>, <0x3>, <0x3>;
 };

 dai_meta_mi2s1: qcom,msm-dai-q6-meta-mi2s-sec {
  compatible = "qcom,msm-dai-q6-meta-mi2s";
  qcom,msm-dai-q6-meta-mi2s-dev-id = <4866>;
  qcom,msm-mi2s-num-members = <4>;
  qcom,msm-mi2s-member-id = <0>, <1>, <2>, <3>;
  qcom,msm-mi2s-rx-lines = <0xff>, <0xf>, <0x3>, <0x3>;
 };

 msm_dai_cdc_dma: qcom,msm-dai-cdc-dma {
  compatible = "qcom,msm-dai-cdc-dma";
  wsa_cdc_dma_0_rx: qcom,msm-dai-wsa-cdc-dma-0-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45056>;
  };

  wsa_cdc_dma_0_tx: qcom,msm-dai-wsa-cdc-dma-0-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45057>;
  };

  wsa_cdc_dma_1_rx: qcom,msm-dai-wsa-cdc-dma-1-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45058>;
  };

  wsa_cdc_dma_1_tx: qcom,msm-dai-wsa-cdc-dma-1-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45059>;
  };

  wsa_cdc_dma_2_tx: qcom,msm-dai-wsa-cdc-dma-2-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45061>;
  };

  va_cdc_dma_0_tx: qcom,msm-dai-va-cdc-dma-0-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45089>;
  };

  va_cdc_dma_1_tx: qcom,msm-dai-va-cdc-dma-1-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45091>;
  };

  va_cdc_dma_2_tx: qcom,msm-dai-va-cdc-dma-2-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45093>;
  };

  rx_cdc_dma_0_rx: qcom,msm-dai-rx-cdc-dma-0-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45104>;
  };

  rx_cdc_dma_1_rx: qcom,msm-dai-rx-cdc-dma-1-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45106>;
  };

  rx_cdc_dma_2_rx: qcom,msm-dai-rx-cdc-dma-2-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45108>;
  };

  rx_cdc_dma_3_rx: qcom,msm-dai-rx-cdc-dma-3-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45110>;
  };

  rx_cdc_dma_4_rx: qcom,msm-dai-rx-cdc-dma-4-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45112>;
  };

  rx_cdc_dma_5_rx: qcom,msm-dai-rx-cdc-dma-5-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45114>;
  };

  rx_cdc_dma_6_rx: qcom,msm-dai-rx-cdc-dma-6-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45116>;
  };

  rx_cdc_dma_7_rx: qcom,msm-dai-rx-cdc-dma-7-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45118>;
  };

  tx_cdc_dma_0_tx: qcom,msm-dai-tx-cdc-dma-0-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45105>;
  };

  tx_cdc_dma_1_tx: qcom,msm-dai-tx-cdc-dma-1-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45107>;
  };

  tx_cdc_dma_2_tx: qcom,msm-dai-tx-cdc-dma-2-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45109>;
  };

  tx_cdc_dma_3_tx: qcom,msm-dai-tx-cdc-dma-3-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45111>;
  };

  tx_cdc_dma_4_tx: qcom,msm-dai-tx-cdc-dma-4-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45113>;
  };

  tx_cdc_dma_5_tx: qcom,msm-dai-tx-cdc-dma-5-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45115>;
  };

 };

 lsm: qcom,msm-lsm-client {
  compatible = "qcom,msm-lsm-client";
 };

 qcom,msm-dai-q6 {
  compatible = "qcom,msm-dai-q6";
  sb_0_rx: qcom,msm-dai-q6-sb-0-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16384>;
  };

  sb_0_tx: qcom,msm-dai-q6-sb-0-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16385>;
  };

  sb_1_rx: qcom,msm-dai-q6-sb-1-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16386>;
  };

  sb_1_tx: qcom,msm-dai-q6-sb-1-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16387>;
  };

  sb_2_rx: qcom,msm-dai-q6-sb-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16388>;
  };

  sb_2_tx: qcom,msm-dai-q6-sb-2-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16389>;
  };


  sb_3_rx: qcom,msm-dai-q6-sb-3-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16390>;
  };

  sb_3_tx: qcom,msm-dai-q6-sb-3-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16391>;
  };

  sb_4_rx: qcom,msm-dai-q6-sb-4-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16392>;
  };

  sb_4_tx: qcom,msm-dai-q6-sb-4-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16393>;
  };

  sb_5_tx: qcom,msm-dai-q6-sb-5-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16395>;
  };

  sb_5_rx: qcom,msm-dai-q6-sb-5-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16394>;
  };

  sb_6_rx: qcom,msm-dai-q6-sb-6-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16396>;
  };

  sb_7_rx: qcom,msm-dai-q6-sb-7-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16398>;
  };

  sb_7_tx: qcom,msm-dai-q6-sb-7-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16399>;
   qcom,msm-dai-q6-slim-dev-id = <0>;
  };

  sb_8_rx: qcom,msm-dai-q6-sb-8-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16400>;
  };

  sb_8_tx: qcom,msm-dai-q6-sb-8-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16401>;
   qcom,msm-dai-q6-slim-dev-id = <0>;
  };

  sb_9_rx: qcom,msm-dai-q6-sb-9-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16402>;
  };

  sb_9_tx: qcom,msm-dai-q6-sb-9-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16403>;
  };

  bt_sco_rx: qcom,msm-dai-q6-bt-sco-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12288>;
  };

  bt_sco_tx: qcom,msm-dai-q6-bt-sco-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12289>;
  };

  int_fm_rx: qcom,msm-dai-q6-int-fm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12292>;
  };

  int_fm_tx: qcom,msm-dai-q6-int-fm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12293>;
  };

  afe_pcm_rx: qcom,msm-dai-q6-be-afe-pcm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <224>;
  };

  afe_pcm_tx: qcom,msm-dai-q6-be-afe-pcm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <225>;
  };

  afe_proxy_rx: qcom,msm-dai-q6-afe-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <241>;
  };

  afe_proxy_tx: qcom,msm-dai-q6-afe-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <240>;
  };

  incall_record_rx: qcom,msm-dai-q6-incall-record-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32771>;
  };

  incall_record_tx: qcom,msm-dai-q6-incall-record-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32772>;
  };

  incall_music_rx: qcom,msm-dai-q6-incall-music-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32773>;
  };

  incall_music_2_rx: qcom,msm-dai-q6-incall-music-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32770>;
  };

  proxy_rx: qcom,msm-dai-q6-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <8194>;
  };

  proxy_tx: qcom,msm-dai-q6-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <8195>;
  };

  usb_audio_rx: qcom,msm-dai-q6-usb-audio-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <28672>;
  };

  usb_audio_tx: qcom,msm-dai-q6-usb-audio-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <28673>;
  };
 };

 hostless: qcom,msm-pcm-hostless {
  compatible = "qcom,msm-pcm-hostless";
 };

 audio_apr: qcom,msm-audio-apr {
  compatible = "qcom,msm-audio-apr";
  qcom,subsys-name = "apr_adsp";

  msm_audio_ion: qcom,msm-audio-ion {
   compatible = "qcom,msm-audio-ion";
   qcom,smmu-version = <2>;
   qcom,smmu-enabled;
   iommus = <&apps_smmu 0x1b21 0x0>;
  };
 };

 dai_pri_auxpcm: qcom,msm-pri-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "primary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_sec_auxpcm: qcom,msm-sec-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "secondary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_tert_auxpcm: qcom,msm-tert-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "tertiary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_quat_auxpcm: qcom,msm-quat-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "quaternary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_quin_auxpcm: qcom,msm-quin-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "quinary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_sen_auxpcm: qcom,msm-sen-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "senary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 hdmi_dba: qcom,msm-hdmi-dba-codec-rx {
  compatible = "qcom,msm-hdmi-dba-codec-rx";
  qcom,dba-bridge-chip = "adv7533";
 };

 qcom,msm-adsp-loader {
  status = "ok";
  compatible = "qcom,adsp-loader";
  qcom,adsp-state = <0>;
 };

 tdm_pri_rx: qcom,msm-dai-tdm-pri-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37120>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36864>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_pri_tdm_rx_0: qcom,msm-dai-q6-tdm-pri-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36864>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_pri_tx: qcom,msm-dai-tdm-pri-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37121>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36865>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_pri_tdm_tx_0: qcom,msm-dai-q6-tdm-pri-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36865>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sec_rx: qcom,msm-dai-tdm-sec-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37136>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36880>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sec_tdm_rx_0: qcom,msm-dai-q6-tdm-sec-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36880>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sec_tx: qcom,msm-dai-tdm-sec-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37137>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36881>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sec_tdm_tx_0: qcom,msm-dai-q6-tdm-sec-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36881>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_tert_rx: qcom,msm-dai-tdm-tert-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37152>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36896>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_tert_tdm_rx_0: qcom,msm-dai-q6-tdm-tert-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36896>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_tert_tx: qcom,msm-dai-tdm-tert-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37153>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36897 >;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_tert_tdm_tx_0: qcom,msm-dai-q6-tdm-tert-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36897 >;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_quat_rx: qcom,msm-dai-tdm-quat-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37168>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36912>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quat_tdm_rx_0: qcom,msm-dai-q6-tdm-quat-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36912>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_quat_tx: qcom,msm-dai-tdm-quat-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37169>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36913 >;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quat_tdm_tx_0: qcom,msm-dai-q6-tdm-quat-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36913 >;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_quin_rx: qcom,msm-dai-tdm-quin-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37184>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36928>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quin_tdm_rx_0: qcom,msm-dai-q6-tdm-quin-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36928>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_quin_tx: qcom,msm-dai-tdm-quin-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37185>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36929>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quin_tdm_tx_0: qcom,msm-dai-q6-tdm-quin-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36929>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sen_rx: qcom,msm-dai-tdm-sen-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37200>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36944>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sen_tdm_rx_0: qcom,msm-dai-q6-tdm-sen-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36944>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sen_tx: qcom,msm-dai-tdm-sen-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37201>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36945>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sen_tdm_tx_0: qcom,msm-dai-q6-tdm-sen-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36945>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 dai_pri_spdif_rx: qcom,msm-dai-q6-spdif-pri-rx {
  compatible = "qcom,msm-dai-q6-spdif";
  qcom,msm-dai-q6-dev-id = <20480>;
 };

 dai_pri_spdif_tx: qcom,msm-dai-q6-spdif-pri-tx {
  compatible = "qcom,msm-dai-q6-spdif";
  qcom,msm-dai-q6-dev-id = <20481>;
 };

 dai_sec_spdif_rx: qcom,msm-dai-q6-spdif-sec-rx {
  compatible = "qcom,msm-dai-q6-spdif";
  qcom,msm-dai-q6-dev-id = <20482>;
 };

 dai_sec_spdif_tx: qcom,msm-dai-q6-spdif-sec-tx {
  compatible = "qcom,msm-dai-q6-spdif";
  qcom,msm-dai-q6-dev-id = <20483>;
 };

 afe_loopback_tx: qcom,msm-dai-q6-afe-loopback-tx {
  compatible = "qcom,msm-dai-q6-dev";
  qcom,msm-dai-q6-dev-id = <24577>;
 };

 pcie: qcom,msm-pcm-pcie {
  compatible = "qcom,msm-pcm-pcie";
 };
};
# 15 "arch/arm64/boot/dts/qcom/trinket-audio.dtsi" 2

&msm_audio_ion {
 iommus = <&apps_smmu 0x0041 0x0>;
 qcom,smmu-sid-mask = /bits/ 64 <0xf>;
};

&soc {
 qcom,avtimer@0a22e000 {
  compatible = "qcom,avtimer";
  reg = <0x0a22e00c 0x4>,
        <0x0a22e010 0x4>;
  reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
  qcom,clk-div = <192>;
  qcom,clk-mult = <10>;
 };
};

&audio_apr {
 q6core: qcom,q6core-audio {
  compatible = "qcom,q6core-audio";
  bolero: bolero-cdc {
   compatible = "qcom,bolero-codec";
   tx_macro: tx-macro@0a460000 {
    swr2: tx_swr_master {
    };
   };

   rx_macro: rx-macro@0a440000 {
    swr1: rx_swr_master {
    };
   };

   wsa_macro: wsa-macro@0a480000 {
    swr0: wsa_swr_master {
    };
   };
  };
 };
};

&q6core {
 sm6150_snd: sound {
  compatible = "qcom,sm6150-asoc-snd";
  qcom,mi2s-audio-intf = <1>;
  qcom,auxpcm-audio-intf = <1>;
  qcom,wcn-btfm = <1>;

  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&compr>,
    <&pcm_noirq>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
    "msm-pcm-dsp.2", "msm-voip-dsp",
    "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless",
    "msm-pcm-afe", "msm-lsm-client",
    "msm-pcm-routing", "msm-compr-dsp",
    "msm-pcm-dsp-noirq";
  asoc-cpu = <&dai_dp>,
    <&dai_mi2s0>, <&dai_mi2s1>,
    <&dai_mi2s2>, <&dai_mi2s3>,
    <&dai_mi2s4>, <&dai_pri_auxpcm>,
    <&dai_sec_auxpcm>, <&dai_tert_auxpcm>,
    <&dai_quat_auxpcm>, <&dai_quin_auxpcm>,
    <&afe_pcm_rx>, <&afe_pcm_tx>, <&afe_proxy_rx>,
    <&afe_proxy_tx>, <&incall_record_rx>,
    <&incall_record_tx>, <&incall_music_rx>,
    <&incall_music_2_rx>,
    <&sb_7_rx>, <&sb_7_tx>, <&sb_8_tx>, <&sb_8_rx>,
    <&proxy_rx>, <&proxy_tx>,
    <&usb_audio_rx>, <&usb_audio_tx>,
    <&dai_pri_tdm_rx_0>, <&dai_pri_tdm_tx_0>,
    <&dai_sec_tdm_rx_0>, <&dai_sec_tdm_tx_0>,
    <&dai_tert_tdm_rx_0>, <&dai_tert_tdm_tx_0>,
    <&dai_quat_tdm_rx_0>, <&dai_quat_tdm_tx_0>,
    <&dai_quin_tdm_rx_0>, <&dai_quin_tdm_tx_0>,
    <&wsa_cdc_dma_0_rx>, <&wsa_cdc_dma_0_tx>,
    <&wsa_cdc_dma_1_rx>, <&wsa_cdc_dma_1_tx>,
    <&wsa_cdc_dma_2_tx>,
    <&rx_cdc_dma_0_rx>, <&tx_cdc_dma_0_tx>,
    <&rx_cdc_dma_1_rx>, <&tx_cdc_dma_1_tx>,
    <&rx_cdc_dma_2_rx>, <&tx_cdc_dma_2_tx>,
    <&rx_cdc_dma_3_rx>, <&tx_cdc_dma_3_tx>,
    <&rx_cdc_dma_4_rx>, <&tx_cdc_dma_4_tx>,
    <&rx_cdc_dma_5_rx>, <&tx_cdc_dma_5_tx>,
    <&rx_cdc_dma_6_rx>, <&rx_cdc_dma_7_rx>;
  asoc-cpu-names = "msm-dai-q6-dp.24608",
    "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1",
    "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
    "msm-dai-q6-mi2s.4", "msm-dai-q6-auxpcm.1",
    "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3",
    "msm-dai-q6-auxpcm.4", "msm-dai-q6-auxpcm.5",
    "msm-dai-q6-dev.224",
    "msm-dai-q6-dev.225", "msm-dai-q6-dev.241",
    "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771",
    "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773",
    "msm-dai-q6-dev.32770", "msm-dai-q6-dev.16398",
    "msm-dai-q6-dev.16399", "msm-dai-q6-dev.16401",
    "msm-dai-q6-dev.16400",
    "msm-dai-q6-dev.8194", "msm-dai-q6-dev.8195",
    "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673",
    "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865",
    "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881",
    "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897",
    "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913",
    "msm-dai-q6-tdm.36928", "msm-dai-q6-tdm.36929",
    "msm-dai-cdc-dma-dev.45056",
    "msm-dai-cdc-dma-dev.45057",
    "msm-dai-cdc-dma-dev.45058",
    "msm-dai-cdc-dma-dev.45059",
    "msm-dai-cdc-dma-dev.45061",
    "msm-dai-cdc-dma-dev.45104",
    "msm-dai-cdc-dma-dev.45105",
    "msm-dai-cdc-dma-dev.45106",
    "msm-dai-cdc-dma-dev.45107",
    "msm-dai-cdc-dma-dev.45108",
    "msm-dai-cdc-dma-dev.45109",
    "msm-dai-cdc-dma-dev.45110",
    "msm-dai-cdc-dma-dev.45111",
    "msm-dai-cdc-dma-dev.45112",
    "msm-dai-cdc-dma-dev.45113",
    "msm-dai-cdc-dma-dev.45114",
    "msm-dai-cdc-dma-dev.45115",
    "msm-dai-cdc-dma-dev.45116",
    "msm-dai-cdc-dma-dev.45118";
  fsa4480-i2c-handle = <&fsa4480>;
 };
};

&slim_aud {
 status = "disabled";
 dai_slim: msm_dai_slim {
  status = "disabled";
  compatible = "qcom,msm-dai-slim";
  elemental-addr = [ff ff ff fe 17 02];
 };
};
# 3024 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-thermal.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/trinket-thermal.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 15 "arch/arm64/boot/dts/qcom/trinket-thermal.dtsi" 2

&clock_cpucc {
 #address-cells = <1>;
 #size-cells = <1>;
 lmh_dcvs0: qcom,limits-dcvs@f521000 {
  compatible = "qcom,msm-hw-limits";
  interrupts = <0 37 4>;
  qcom,affinity = <0>;
  reg = <0xf550800 0x1000>,
   <0xf521000 0x1000>;
  qcom,plat-mitigation-disable;
  #thermal-sensor-cells = <0>;
 };

 lmh_dcvs1: qcom,limits-dcvs@f523000 {
  compatible = "qcom,msm-hw-limits";
  interrupts = <0 37 4>;
  qcom,affinity = <1>;
  reg = <0xf550800 0x1000>,
   <0xf523000 0x1000>;
  qcom,plat-mitigation-disable;
  #thermal-sensor-cells = <0>;
 };
};

&soc {
 qmi-tmd-devices {
  compatible = "qcom,qmi-cooling-devices";

  modem {
   qcom,instance-id = <0x0>;

   modem_pa: modem_pa {
    qcom,qmi-dev-name = "pa";
    #cooling-cells = <2>;
   };

   modem_proc: modem_proc {
    qcom,qmi-dev-name = "modem";
    #cooling-cells = <2>;
   };

   modem_current: modem_current {
    qcom,qmi-dev-name = "modem_current";
    #cooling-cells = <2>;
   };

   modem_skin: modem_skin {
    qcom,qmi-dev-name = "modem_skin";
    #cooling-cells = <2>;
   };

   modem_vdd: modem_vdd {
    qcom,qmi-dev-name = "cpuv_restriction_cold";
    #cooling-cells = <2>;
   };
  };

  adsp {
   qcom,instance-id = <0x1>;

   adsp_vdd: adsp_vdd {
    qcom,qmi-dev-name = "cpuv_restriction_cold";
    #cooling-cells = <2>;
   };
  };

  cdsp {
   qcom,instance-id = <0x43>;

   cdsp_vdd: cdsp_vdd {
    qcom,qmi-dev-name = "cpuv_restriction_cold";
    #cooling-cells = <2>;
   };
  };
 };

 cxip_cdev: cxip-cdev@3ed000 {
  compatible = "qcom,cxip-lm-cooling-device";
  reg = <0x3ed000 0xc00c>;
  qcom,thermal-client-offset = <0x9000>;

  qcom,bypass-client-list = <0xa004 0xc004 0xc008>;
  #cooling-cells = <2>;
 };
};

&thermal_zones {
 rf-pa0-therm-adc {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&pm6125_adc_tm 0x4d>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 quiet-therm-adc {
  polling-delay-passive = <0>;
  polling-delay = <5000>;
  thermal-governor = "user_space";
  thermal-sensors = <&pm6125_adc_tm 0x4e>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 xo-therm-adc {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&pm6125_adc_tm 0x4c>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 conn-therm-adc {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&pmi632_adc_tm 0x52>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 skin-therm-adc {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&pmi632_adc_tm 0x53>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 camera-ftherm-adc {
  polling-delay-passive = <0>;
  polling-delay = <5000>;
  thermal-governor = "user_space";
  thermal-sensors = <&pm6125_adc_tm_iio 0x52>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 emmc-ufs-therm-adc {
  polling-delay-passive = <0>;
  polling-delay = <5000>;
  thermal-governor = "user_space";
  thermal-sensors = <&pm6125_adc_tm_iio 0x54>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 aoss0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 0>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   reset-mon-1-cfg {
    temperature = <110000>;
    hysteresis = <5000>;
    type = "passive";
   };
   reset-mon-2-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cdsp-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 1>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   reset-mon-1-cfg {
    temperature = <110000>;
    hysteresis = <5000>;
    type = "passive";
   };
   reset-mon-2-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 wlan-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 2>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   reset-mon-1-cfg {
    temperature = <110000>;
    hysteresis = <5000>;
    type = "passive";
   };
   reset-mon-2-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 camera-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 3>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   reset-mon-1-cfg {
    temperature = <110000>;
    hysteresis = <5000>;
    type = "passive";
   };
   reset-mon-2-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 video-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 4>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   reset-mon-1-cfg {
    temperature = <110000>;
    hysteresis = <5000>;
    type = "passive";
   };
   reset-mon-2-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpuss-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 6>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   reset-mon-1-cfg {
    temperature = <110000>;
    hysteresis = <5000>;
    type = "passive";
   };
   reset-mon-2-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpuss-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 7>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   reset-mon-1-cfg {
    temperature = <110000>;
    hysteresis = <5000>;
    type = "passive";
   };
   reset-mon-2-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpuss-2-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 8>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   reset-mon-1-cfg {
    temperature = <110000>;
    hysteresis = <5000>;
    type = "passive";
   };
   reset-mon-2-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-1-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 9>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   reset-mon-1-cfg {
    temperature = <110000>;
    hysteresis = <5000>;
    type = "passive";
   };
   reset-mon-2-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-1-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 10>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   reset-mon-1-cfg {
    temperature = <110000>;
    hysteresis = <5000>;
    type = "passive";
   };
   reset-mon-2-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-1-2-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 11>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   reset-mon-1-cfg {
    temperature = <110000>;
    hysteresis = <5000>;
    type = "passive";
   };
   reset-mon-2-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 cpu-1-3-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 12>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   reset-mon-1-cfg {
    temperature = <110000>;
    hysteresis = <5000>;
    type = "passive";
   };
   reset-mon-2-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 mdm-core-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 13>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   reset-mon-1-cfg {
    temperature = <110000>;
    hysteresis = <5000>;
    type = "passive";
   };
   reset-mon-2-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 display-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 14>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   reset-mon-1-cfg {
    temperature = <110000>;
    hysteresis = <5000>;
    type = "passive";
   };
   reset-mon-2-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 gpu-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 15>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   reset-mon-1-cfg {
    temperature = <110000>;
    hysteresis = <5000>;
    type = "passive";
   };
   reset-mon-2-cfg {
    temperature = <115000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
 };

 lmh-dcvs-00 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&lmh_dcvs0>;
  wake-capable-sensor;

  trips {
   active-config {
    temperature = <95000>;
    hysteresis = <30000>;
    type = "passive";
   };
  };
 };

 gpu-step {
  polling-delay-passive = <10>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 15>;
  wake-capable-sensor;
  trips {
   gpu_step_trip: gpu-trip {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };
   gpu_cx_mon: gpu-cx-mon {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   gpu_cdev {
    trip = <&gpu_step_trip>;
    cooling-device = <&msm_gpu (~0)
       (~0)>;
   };
   gpu-cx-cdev0 {
    trip = <&gpu_cx_mon>;
    cooling-device = <&msm_gpu ((~0) - 1)
       ((~0) - 1)>;
   };
   gpu-cx-cdev1 {
    trip = <&gpu_cx_mon>;
    cooling-device = <&modem_proc 3 3>;
   };
   gpu-cx-cdev2 {
    trip = <&gpu_cx_mon>;
    cooling-device = <&modem_pa 3 3>;
   };
   gpu-cx-cdev3 {
    trip = <&gpu_cx_mon>;
    cooling-device = <&msm_cdsp_rm 4 4>;
   };
  };
 };

 hepta-cpu-max-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   silver-trip {
    temperature = <120000>;
    hysteresis = <0>;
    type = "passive";
   };
  };
 };

 cpuss-1-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 7>;
  wake-capable-sensor;
  trips {
   cpu5_7_config: cpu-5-7-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu5_cdev {
    trip = <&cpu5_7_config>;
    cooling-device =
     <&CPU5 ((~0) - 1)
      ((~0) - 1)>;
   };
   cpu7_cdev {
    trip = <&cpu5_7_config>;
    cooling-device =
     <&CPU7 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 cpuss-2-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 8>;
  wake-capable-sensor;
  trips {
   cpu4_6_config: cpu-4-6-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu4_cdev {
    trip = <&cpu4_6_config>;
    cooling-device =
     <&CPU4 ((~0) - 1)
      ((~0) - 1)>;
   };
   cpu6_cdev {
    trip = <&cpu4_6_config>;
    cooling-device =
     <&CPU6 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 cpuss-0-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 6>;
  wake-capable-sensor;
  trips {
   silv_cpus_config: silv-cpus-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_cdev {
    trip = <&silv_cpus_config>;
    cooling-device =
     <&CPU0 ((~0) - 1)
      ((~0) - 1)>;
   };
   cpu1_cdev {
    trip = <&silv_cpus_config>;
    cooling-device =
     <&CPU1 ((~0) - 1)
      ((~0) - 1)>;
   };
   cpu2_cdev {
    trip = <&silv_cpus_config>;
    cooling-device =
     <&CPU2 ((~0) - 1)
      ((~0) - 1)>;
   };
   cpu3_cdev {
    trip = <&silv_cpus_config>;
    cooling-device =
     <&CPU3 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 cpu-1-0-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 9>;
  wake-capable-sensor;
  trips {
   cpu4_config: cpu4-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu4_cdev {
    trip = <&cpu4_config>;
    cooling-device =
     <&CPU4 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 cpu-1-1-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 10>;
  wake-capable-sensor;
  trips {
   cpu5_config: cpu5-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu5_cdev {
    trip = <&cpu5_config>;
    cooling-device =
     <&CPU5 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 cpu-1-2-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 11>;
  wake-capable-sensor;
  trips {
   cpu6_config: cpu6-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu6_cdev {
    trip = <&cpu6_config>;
    cooling-device =
     <&CPU6 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 cpu-1-3-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 12>;
  wake-capable-sensor;
  trips {
   cpu7_config: cpu7-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu7_cdev {
    trip = <&cpu7_config>;
    cooling-device =
     <&CPU7 ((~0) - 1)
      ((~0) - 1)>;
   };
  };
 };

 aoss0-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 0>;
  wake-capable-sensor;
  tracks-low;
  trips {
   aoss0_trip: aoss0-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_cdev {
    trip = <&aoss0_trip>;
    cooling-device = <&CPU0 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu1_cdev {
    trip = <&aoss0_trip>;
    cooling-device = <&CPU1 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu2_cdev {
    trip = <&aoss0_trip>;
    cooling-device = <&CPU2 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu3_cdev {
    trip = <&aoss0_trip>;
    cooling-device = <&CPU3 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu4_cdev {
    trip = <&aoss0_trip>;
    cooling-device = <&CPU4 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu5_cdev {
    trip = <&aoss0_trip>;
    cooling-device = <&CPU5 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu6_cdev {
    trip = <&aoss0_trip>;
    cooling-device = <&CPU6 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu7_cdev {
    trip = <&aoss0_trip>;
    cooling-device = <&CPU7 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cx_vdd_cdev {
    trip = <&aoss0_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   mx_vdd_cdev {
    trip = <&aoss0_trip>;
    cooling-device = <&mx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&aoss0_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
   adsp_vdd_cdev {
    trip = <&aoss0_trip>;
    cooling-device = <&adsp_vdd 0 0>;
   };
   cdsp_vdd_cdev {
    trip = <&aoss0_trip>;
    cooling-device = <&cdsp_vdd 0 0>;
   };
  };
 };

 cdsp-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 1>;
  wake-capable-sensor;
  tracks-low;
  trips {
   cdsp_trip: cdsp-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_cdev {
    trip = <&cdsp_trip>;
    cooling-device = <&CPU0 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu1_cdev {
    trip = <&cdsp_trip>;
    cooling-device = <&CPU1 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu2_cdev {
    trip = <&cdsp_trip>;
    cooling-device = <&CPU2 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu3_cdev {
    trip = <&cdsp_trip>;
    cooling-device = <&CPU3 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu4_cdev {
    trip = <&cdsp_trip>;
    cooling-device = <&CPU4 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu5_cdev {
    trip = <&cdsp_trip>;
    cooling-device = <&CPU5 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu6_cdev {
    trip = <&cdsp_trip>;
    cooling-device = <&CPU6 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu7_cdev {
    trip = <&cdsp_trip>;
    cooling-device = <&CPU7 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cx_vdd_cdev {
    trip = <&cdsp_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   mx_vdd_cdev {
    trip = <&cdsp_trip>;
    cooling-device = <&mx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&cdsp_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
   adsp_vdd_cdev {
    trip = <&cdsp_trip>;
    cooling-device = <&adsp_vdd 0 0>;
   };
   cdsp_vdd_cdev {
    trip = <&cdsp_trip>;
    cooling-device = <&cdsp_vdd 0 0>;
   };
  };
 };

 wlan-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 2>;
  wake-capable-sensor;
  tracks-low;
  trips {
   wlan_trip: wlan-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_cdev {
    trip = <&wlan_trip>;
    cooling-device = <&CPU0 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu1_cdev {
    trip = <&wlan_trip>;
    cooling-device = <&CPU1 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu2_cdev {
    trip = <&wlan_trip>;
    cooling-device = <&CPU2 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu3_cdev {
    trip = <&wlan_trip>;
    cooling-device = <&CPU3 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu4_cdev {
    trip = <&wlan_trip>;
    cooling-device = <&CPU4 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu5_cdev {
    trip = <&wlan_trip>;
    cooling-device = <&CPU5 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu6_cdev {
    trip = <&wlan_trip>;
    cooling-device = <&CPU6 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu7_cdev {
    trip = <&wlan_trip>;
    cooling-device = <&CPU7 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cx_vdd_cdev {
    trip = <&wlan_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   mx_vdd_cdev {
    trip = <&wlan_trip>;
    cooling-device = <&mx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&wlan_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
   adsp_vdd_cdev {
    trip = <&wlan_trip>;
    cooling-device = <&adsp_vdd 0 0>;
   };
   cdsp_vdd_cdev {
    trip = <&wlan_trip>;
    cooling-device = <&cdsp_vdd 0 0>;
   };
  };
 };

 camera-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 3>;
  wake-capable-sensor;
  tracks-low;
  trips {
   camera_trip: camera-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_cdev {
    trip = <&camera_trip>;
    cooling-device = <&CPU0 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu1_cdev {
    trip = <&camera_trip>;
    cooling-device = <&CPU1 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu2_cdev {
    trip = <&camera_trip>;
    cooling-device = <&CPU2 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu3_cdev {
    trip = <&camera_trip>;
    cooling-device = <&CPU3 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu4_cdev {
    trip = <&camera_trip>;
    cooling-device = <&CPU4 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu5_cdev {
    trip = <&camera_trip>;
    cooling-device = <&CPU5 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu6_cdev {
    trip = <&camera_trip>;
    cooling-device = <&CPU6 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu7_cdev {
    trip = <&camera_trip>;
    cooling-device = <&CPU7 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cx_vdd_cdev {
    trip = <&camera_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   mx_vdd_cdev {
    trip = <&camera_trip>;
    cooling-device = <&mx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&camera_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
   adsp_vdd_cdev {
    trip = <&camera_trip>;
    cooling-device = <&adsp_vdd 0 0>;
   };
   cdsp_vdd_cdev {
    trip = <&camera_trip>;
    cooling-device = <&cdsp_vdd 0 0>;
   };
  };
 };

 video-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 4>;
  wake-capable-sensor;
  tracks-low;
  trips {
   video_trip: video-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_cdev {
    trip = <&video_trip>;
    cooling-device = <&CPU0 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu1_cdev {
    trip = <&video_trip>;
    cooling-device = <&CPU1 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu2_cdev {
    trip = <&video_trip>;
    cooling-device = <&CPU2 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu3_cdev {
    trip = <&video_trip>;
    cooling-device = <&CPU3 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu4_cdev {
    trip = <&video_trip>;
    cooling-device = <&CPU4 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu5_cdev {
    trip = <&video_trip>;
    cooling-device = <&CPU5 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu6_cdev {
    trip = <&video_trip>;
    cooling-device = <&CPU6 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu7_cdev {
    trip = <&video_trip>;
    cooling-device = <&CPU7 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cx_vdd_cdev {
    trip = <&video_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   mx_vdd_cdev {
    trip = <&video_trip>;
    cooling-device = <&mx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&video_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
   adsp_vdd_cdev {
    trip = <&video_trip>;
    cooling-device = <&adsp_vdd 0 0>;
   };
   cdsp_vdd_cdev {
    trip = <&video_trip>;
    cooling-device = <&cdsp_vdd 0 0>;
   };
  };
 };

 cpu-1-0-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 9>;
  wake-capable-sensor;
  tracks-low;
  trips {
   cpu4_lowf_trip: cpu4-lowf-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_cdev {
    trip = <&cpu4_lowf_trip>;
    cooling-device = <&CPU0 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu1_cdev {
    trip = <&cpu4_lowf_trip>;
    cooling-device = <&CPU1 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu2_cdev {
    trip = <&cpu4_lowf_trip>;
    cooling-device = <&CPU2 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu3_cdev {
    trip = <&cpu4_lowf_trip>;
    cooling-device = <&CPU3 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu4_cdev {
    trip = <&cpu4_lowf_trip>;
    cooling-device = <&CPU4 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu5_cdev {
    trip = <&cpu4_lowf_trip>;
    cooling-device = <&CPU5 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu6_cdev {
    trip = <&cpu4_lowf_trip>;
    cooling-device = <&CPU6 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu7_cdev {
    trip = <&cpu4_lowf_trip>;
    cooling-device = <&CPU7 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cx_vdd_cdev {
    trip = <&cpu4_lowf_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   mx_vdd_cdev {
    trip = <&cpu4_lowf_trip>;
    cooling-device = <&mx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&cpu4_lowf_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
   adsp_vdd_cdev {
    trip = <&cpu4_lowf_trip>;
    cooling-device = <&adsp_vdd 0 0>;
   };
   cdsp_vdd_cdev {
    trip = <&cpu4_lowf_trip>;
    cooling-device = <&cdsp_vdd 0 0>;
   };
  };
 };

 cpuss-0-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 6>;
  wake-capable-sensor;
  tracks-low;
  trips {
   cpu0_lowf_trip: cpu0-lowf-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_cdev {
    trip = <&cpu0_lowf_trip>;
    cooling-device = <&CPU0 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu1_cdev {
    trip = <&cpu0_lowf_trip>;
    cooling-device = <&CPU1 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu2_cdev {
    trip = <&cpu0_lowf_trip>;
    cooling-device = <&CPU2 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu3_cdev {
    trip = <&cpu0_lowf_trip>;
    cooling-device = <&CPU3 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu4_cdev {
    trip = <&cpu0_lowf_trip>;
    cooling-device = <&CPU4 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu5_cdev {
    trip = <&cpu0_lowf_trip>;
    cooling-device = <&CPU5 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu6_cdev {
    trip = <&cpu0_lowf_trip>;
    cooling-device = <&CPU6 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu7_cdev {
    trip = <&cpu0_lowf_trip>;
    cooling-device = <&CPU7 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cx_vdd_cdev {
    trip = <&cpu0_lowf_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   mx_vdd_cdev {
    trip = <&cpu0_lowf_trip>;
    cooling-device = <&mx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&cpu0_lowf_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
   adsp_vdd_cdev {
    trip = <&cpu0_lowf_trip>;
    cooling-device = <&adsp_vdd 0 0>;
   };
   cdsp_vdd_cdev {
    trip = <&cpu0_lowf_trip>;
    cooling-device = <&cdsp_vdd 0 0>;
   };
  };
 };

 mdm-core-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 13>;
  wake-capable-sensor;
  tracks-low;
  trips {
   mdm_core_trip: mdm-core-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_cdev {
    trip = <&mdm_core_trip>;
    cooling-device = <&CPU0 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu1_cdev {
    trip = <&mdm_core_trip>;
    cooling-device = <&CPU1 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu2_cdev {
    trip = <&mdm_core_trip>;
    cooling-device = <&CPU2 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu3_cdev {
    trip = <&mdm_core_trip>;
    cooling-device = <&CPU3 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu4_cdev {
    trip = <&mdm_core_trip>;
    cooling-device = <&CPU4 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu5_cdev {
    trip = <&mdm_core_trip>;
    cooling-device = <&CPU5 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu6_cdev {
    trip = <&mdm_core_trip>;
    cooling-device = <&CPU6 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu7_cdev {
    trip = <&mdm_core_trip>;
    cooling-device = <&CPU7 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cx_vdd_cdev {
    trip = <&mdm_core_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   mx_vdd_cdev {
    trip = <&mdm_core_trip>;
    cooling-device = <&mx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&mdm_core_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
   adsp_vdd_cdev {
    trip = <&mdm_core_trip>;
    cooling-device = <&adsp_vdd 0 0>;
   };
   cdsp_vdd_cdev {
    trip = <&mdm_core_trip>;
    cooling-device = <&cdsp_vdd 0 0>;
   };
  };
 };

 display-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 14>;
  wake-capable-sensor;
  tracks-low;
  trips {
   display_trip: display-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_cdev {
    trip = <&display_trip>;
    cooling-device = <&CPU0 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu1_cdev {
    trip = <&display_trip>;
    cooling-device = <&CPU1 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu2_cdev {
    trip = <&display_trip>;
    cooling-device = <&CPU2 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu3_cdev {
    trip = <&display_trip>;
    cooling-device = <&CPU3 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu4_cdev {
    trip = <&display_trip>;
    cooling-device = <&CPU4 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu5_cdev {
    trip = <&display_trip>;
    cooling-device = <&CPU5 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu6_cdev {
    trip = <&display_trip>;
    cooling-device = <&CPU6 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu7_cdev {
    trip = <&display_trip>;
    cooling-device = <&CPU7 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cx_vdd_cdev {
    trip = <&display_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   mx_vdd_cdev {
    trip = <&display_trip>;
    cooling-device = <&mx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&display_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
   adsp_vdd_cdev {
    trip = <&display_trip>;
    cooling-device = <&adsp_vdd 0 0>;
   };
   cdsp_vdd_cdev {
    trip = <&display_trip>;
    cooling-device = <&cdsp_vdd 0 0>;
   };
  };
 };

 gpu-lowf {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "low_limits_floor";
  thermal-sensors = <&tsens0 15>;
  wake-capable-sensor;
  tracks-low;
  trips {
   gpu_trip: gpu-trip {
    temperature = <5000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cpu0_cdev {
    trip = <&gpu_trip>;
    cooling-device = <&CPU0 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu1_cdev {
    trip = <&gpu_trip>;
    cooling-device = <&CPU1 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu2_cdev {
    trip = <&gpu_trip>;
    cooling-device = <&CPU2 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu3_cdev {
    trip = <&gpu_trip>;
    cooling-device = <&CPU3 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu4_cdev {
    trip = <&gpu_trip>;
    cooling-device = <&CPU4 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu5_cdev {
    trip = <&gpu_trip>;
    cooling-device = <&CPU5 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu6_cdev {
    trip = <&gpu_trip>;
    cooling-device = <&CPU6 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cpu7_cdev {
    trip = <&gpu_trip>;
    cooling-device = <&CPU7 (((~0) - 1)-5)
       (((~0) - 1)-5)>;
   };
   cx_vdd_cdev {
    trip = <&gpu_trip>;
    cooling-device = <&cx_cdev 0 0>;
   };
   mx_vdd_cdev {
    trip = <&gpu_trip>;
    cooling-device = <&mx_cdev 0 0>;
   };
   modem_vdd_cdev {
    trip = <&gpu_trip>;
    cooling-device = <&modem_vdd 0 0>;
   };
   adsp_vdd_cdev {
    trip = <&gpu_trip>;
    cooling-device = <&adsp_vdd 0 0>;
   };
   cdsp_vdd_cdev {
    trip = <&gpu_trip>;
    cooling-device = <&cdsp_vdd 0 0>;
   };
  };
 };

 cdsp-step {
  polling-delay-passive = <10>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 1>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   cdsp_trip0: cdsp-trip0 {
    temperature = <95000>;
    hysteresis = <20000>;
    type = "passive";
   };
   cdsp_trip1: cdsp-trip1 {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };
   cdsp_cx_mon: cdsp-cx-mon {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   cxip-cdev {
    trip = <&cdsp_trip0>;
    cooling-device = <&cxip_cdev 1 1>;
   };
   cdsp-cdev0 {
    trip = <&cdsp_trip1>;
    cooling-device = <&msm_cdsp_rm
      (~0) 4>;
   };
   cdsp-cx-cdev0 {
    trip = <&cdsp_cx_mon>;
    cooling-device = <&msm_gpu ((~0) - 1)
       ((~0) - 1)>;
   };
   cdsp-cx-cdev1 {
    trip = <&cdsp_cx_mon>;
    cooling-device = <&modem_proc 3 3>;
   };
   cdsp-cx-cdev2 {
    trip = <&cdsp_cx_mon>;
    cooling-device = <&modem_pa 3 3>;
   };
   cdsp-cx-cdev3 {
    trip = <&cdsp_cx_mon>;
    cooling-device = <&msm_cdsp_rm 4 4>;
   };
  };
 };

 wlan-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 2>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   wlan_cx_mon: wlan-cx-mon {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   wlan-cx-cdev0 {
    trip = <&wlan_cx_mon>;
    cooling-device = <&msm_gpu ((~0) - 1)
       ((~0) - 1)>;
   };
   wlan-cx-cdev1 {
    trip = <&wlan_cx_mon>;
    cooling-device = <&modem_proc 3 3>;
   };
   wlan-cx-cdev2 {
    trip = <&wlan_cx_mon>;
    cooling-device = <&modem_pa 3 3>;
   };
   wlan-cx-cdev3 {
    trip = <&wlan_cx_mon>;
    cooling-device = <&msm_cdsp_rm 4 4>;
   };
  };
 };

 camera-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 3>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   camera_cx_mon: camera-cx-mon {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   camera-cx-cdev0 {
    trip = <&camera_cx_mon>;
    cooling-device = <&msm_gpu ((~0) - 1)
       ((~0) - 1)>;
   };
   camera-cx-cdev1 {
    trip = <&camera_cx_mon>;
    cooling-device = <&modem_proc 3 3>;
   };
   camera-cx-cdev2 {
    trip = <&camera_cx_mon>;
    cooling-device = <&modem_pa 3 3>;
   };
   camera-cx-cdev3 {
    trip = <&camera_cx_mon>;
    cooling-device = <&msm_cdsp_rm 4 4>;
   };
  };
 };

 video-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 4>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   video_cx_mon: video-cx-mon {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   video-cx-cdev0 {
    trip = <&video_cx_mon>;
    cooling-device = <&msm_gpu ((~0) - 1)
       ((~0) - 1)>;
   };
   video-cx-cdev1 {
    trip = <&video_cx_mon>;
    cooling-device = <&modem_proc 3 3>;
   };
   video-cx-cdev2 {
    trip = <&video_cx_mon>;
    cooling-device = <&modem_pa 3 3>;
   };
   video-cx-cdev3 {
    trip = <&video_cx_mon>;
    cooling-device = <&msm_cdsp_rm 4 4>;
   };
  };
 };

 mdm-core-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 13>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   mdm_core_cx_mon: mdm-core-cx-mon {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   mdm-cx-cdev0 {
    trip = <&mdm_core_cx_mon>;
    cooling-device = <&msm_gpu ((~0) - 1)
       ((~0) - 1)>;
   };
   mdm-cx-cdev1 {
    trip = <&mdm_core_cx_mon>;
    cooling-device = <&modem_proc 3 3>;
   };
   mdm-cx-cdev2 {
    trip = <&mdm_core_cx_mon>;
    cooling-device = <&modem_pa 3 3>;
   };
   mdm-cx-cdev3 {
    trip = <&mdm_core_cx_mon>;
    cooling-device = <&msm_cdsp_rm 4 4>;
   };
  };
 };

 display-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 14>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   dispaly_cx_mon: display-cx-mon {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };
  cooling-maps {
   display-cx-cdev0 {
    trip = <&dispaly_cx_mon>;
    cooling-device = <&msm_gpu ((~0) - 1)
       ((~0) - 1)>;
   };
   display-cx-cdev1 {
    trip = <&dispaly_cx_mon>;
    cooling-device = <&modem_proc 3 3>;
   };
   display-cx-cdev2 {
    trip = <&dispaly_cx_mon>;
    cooling-device = <&modem_pa 3 3>;
   };
   display-cx-cdev3 {
    trip = <&dispaly_cx_mon>;
    cooling-device = <&msm_cdsp_rm 4 4>;
   };
  };
 };

 quiet-therm-step {
  polling-delay-passive = <2000>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&pm6125_adc_tm 0x4e>;
  wake-capable-sensor;
  trips {
   batt_trip0: batt-trip0 {
    temperature = <45000>;
    hysteresis = <2000>;
    type = "passive";
   };
   gold_trip: gold-trip {
    temperature = <46000>;
    hysteresis = <0>;
    type = "passive";
   };
   modem_trip0: modem-trip0 {
    temperature = <46000>;
    hysteresis = <4000>;
    type = "passive";
   };
   batt_trip1: batt-trip1 {
    temperature = <47000>;
    hysteresis = <2000>;
    type = "passive";
   };
   modem_trip1: modem-trip1 {
    temperature = <48000>;
    hysteresis = <2000>;
    type = "passive";
   };
   skin_gpu_trip: skin-gpu-trip {
    temperature = <48000>;
    hysteresis = <0>;
    type = "passive";
   };
   batt_trip2: batt-trip2 {
    temperature = <49000>;
    hysteresis = <2000>;
    type = "passive";
   };
   modem_trip2: modem-trip2 {
    temperature = <50000>;
    hysteresis = <2000>;
    type = "passive";
   };
   batt_trip3: batt-trip3 {
    temperature = <51000>;
    hysteresis = <2000>;
    type = "passive";
   };
   silver_trip: silver-trip {
    temperature = <52000>;
    hysteresis = <0>;
    type = "passive";
   };
   modem_trip3: modem-trip3 {
    temperature = <52000>;
    hysteresis = <2000>;
    type = "passive";
   };
   cx_emer_trip: cx-emer-trip {
    temperature = <52000>;
    hysteresis = <4000>;
    type = "passive";
   };
  };
  cooling-maps {
   skin_cpu4 {
    trip = <&gold_trip>;
    cooling-device =

     <&CPU4 (~0)
      (((~0) - 1)-5)>;
   };
   skin_cpu5 {
    trip = <&gold_trip>;
    cooling-device = <&CPU5 (~0)
      (((~0) - 1)-5)>;
   };
   skin_cpu6 {
    trip = <&gold_trip>;
    cooling-device = <&CPU6 (~0)
      (((~0) - 1)-5)>;
   };
   skin_cpu7 {
    trip = <&gold_trip>;
    cooling-device = <&CPU7 (~0)
      (((~0) - 1)-5)>;
   };
   skin_cpu0 {
    trip = <&silver_trip>;

    cooling-device = <&CPU0 (~0)
      (((~0) - 1)-6)>;
   };
   skin_cpu1 {
    trip = <&silver_trip>;
    cooling-device = <&CPU1 (~0)
      (((~0) - 1)-6)>;
   };
   skin_cpu2 {
    trip = <&silver_trip>;
    cooling-device = <&CPU2 (~0)
      (((~0) - 1)-6)>;
   };
   skin_cpu3 {
    trip = <&silver_trip>;
    cooling-device = <&CPU3 (~0)
      (((~0) - 1)-6)>;
   };
   skin_gpu {
    trip = <&skin_gpu_trip>;
    cooling-device = <&msm_gpu (~0)
      (((~0) - 1)-3)>;
   };
   modem_lvl1 {
    trip = <&modem_trip1>;
    cooling-device = <&modem_pa 1 1>;
   };
   modem_lvl2 {
    trip = <&modem_trip2>;
    cooling-device = <&modem_pa 2 2>;
   };
   modem_lvl3 {
    trip = <&modem_trip3>;
    cooling-device = <&modem_pa 3 3>;
   };
   modem_proc_lvl1 {
    trip = <&modem_trip0>;
    cooling-device = <&modem_proc 1 1>;
   };
   modem_proc_lvl3 {
    trip = <&modem_trip3>;
    cooling-device = <&modem_proc 3 3>;
   };
   battery_lvl0 {
    trip = <&batt_trip0>;
    cooling-device = <&pmi632_charger 1 1>;
   };
   battery_lvl1 {
    trip = <&batt_trip1>;
    cooling-device = <&pmi632_charger 2 2>;
   };
   battery_lvl2 {
    trip = <&batt_trip2>;
    cooling-device = <&pmi632_charger 4 4>;
   };
   battery_lvl3 {
    trip = <&batt_trip3>;
    cooling-device = <&pmi632_charger 5 5>;
   };
   cx_skin_gpu {
    trip = <&cx_emer_trip>;
    cooling-device = <&msm_gpu ((~0) - 1)
       ((~0) - 1)>;
   };
   cx-skin-cdsp {
    trip = <&cx_emer_trip>;
    cooling-device = <&msm_cdsp_rm 4 4>;
   };
  };
 };
};
# 3025 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2

&soc {
 icnss: qcom,icnss@C800000 {
  compatible = "qcom,icnss";
  reg = <0xC800000 0x800000>,
        <0xa0000000 0x10000000>,
        <0xb0000000 0x10000>;
  reg-names = "membase", "smmu_iova_base", "smmu_iova_ipa";
  iommus = <&apps_smmu 0x80 0x1>;
  interrupts = <0 358 0 >,
        <0 359 0 >,
        <0 360 0 >,
        <0 361 0 >,
        <0 362 0 >,
        <0 363 0 >,
        <0 364 0 >,
        <0 365 0 >,
        <0 366 0 >,
        <0 367 0 >,
        <0 368 0 >,
        <0 369 0 >;
  qcom,wlan-msa-memory = <0x100000>;
  qcom,wlan-msa-fixed-region = <&wlan_msa_mem>;
  vdd-cx-mx-supply = <&L8A>;
  vdd-1.8-xo-supply = <&L16A>;
  vdd-1.3-rfa-supply = <&L17A>;
  vdd-3.3-ch0-supply = <&L23A>;
  qcom,vdd-cx-mx-config = <640000 640000>;
  qcom,vdd-3.3-ch0-config = <3000000 3312000>;
  qcom,icnss-adc_tm = <&pmi632_adc_tm>;
  io-channels = <&pmi632_vadc 0x84>;
  io-channel-names = "icnss";
  qcom,smp2p_map_wlan_1_in {
  interrupts-extended = <&smp2p_wlan_1_in 0 0>,
           <&smp2p_wlan_1_in 1 0>;
   interrupt-names = "qcom,smp2p-force-fatal-error",
       "qcom,smp2p-early-crash-ind";
  };
 };
};

&qupv3_se1_i2c {
 status="ok";

# 1 "arch/arm64/boot/dts/qcom/pm8008.dtsi" 1
# 15 "arch/arm64/boot/dts/qcom/pm8008.dtsi"
pm8008_8: qcom,pm8008@8 {
 compatible = "qcom,i2c-pmic";
 reg = <0x8>;
 #address-cells = <1>;
 #size-cells = <0>;

 pm8008_chip: qcom,pm8008-chip@900 {
  compatible = "qcom,pm8008-chip";
  reg = <0x900>;
  PM8008_EN: qcom,pm8008-chip-en {
   regulator-name = "pm8008-chip-en";
  };
 };

 qcom,revid@100 {
  compatible = "qcom,qpnp-revid";
  reg = <0x100>;
 };

 pm8008_gpios: pinctrl@c000 {
  compatible = "qcom,spmi-gpio";
  reg = <0xc000 0x200>;
  interrupts = <0x0 0xc0 0 0>,
    <0x0 0xc1 0 0>;
  interrupt-names = "pm8008_gpio1", "pm8008_gpio2";
  gpio-controller;
  #gpio-cells = <2>;
 };
};

pm8008_9: qcom,pm8008@9 {
 compatible = "qcom,i2c-pmic";
 reg = <0x9>;
 #address-cells = <1>;
 #size-cells = <0>;

 pm8008_regulators: qcom,pm8008-regulator {
  compatible = "qcom,pm8008-regulator";
  pm8008_en-supply = <&PM8008_EN>;
  L1P: qcom,pm8008-l1@4000 {
   reg = /bits/ 16 <0x4000>;
   regulator-name = "pm8008_l1";
   regulator-min-microvolt = <528000>;
   regulator-max-microvolt = <1504000>;
   qcom,min-dropout-voltage = <225000>;
   qcom,hpm-min-load = <10000>;
  };

  L2P: qcom,pm8008-l2@4100 {
   reg = /bits/ 16 <0x4100>;
   regulator-name = "pm8008_l2";
   regulator-min-microvolt = <528000>;
   regulator-max-microvolt = <1504000>;
   qcom,min-dropout-voltage = <225000>;
   qcom,hpm-min-load = <10000>;
  };

  L3P: qcom,pm8008-l3@4200 {
   reg = /bits/ 16 <0x4200>;
   regulator-name = "pm8008_l3";
   regulator-min-microvolt = <1500000>;
   regulator-max-microvolt = <3400000>;
   qcom,min-dropout-voltage = <200000>;
   qcom,hpm-min-load = <10000>;
  };

  L4P: qcom,pm8008-l4@4300 {
   reg = /bits/ 16 <0x4300>;
   regulator-name = "pm8008_l4";
   regulator-min-microvolt = <1500000>;
   regulator-max-microvolt = <3400000>;
   qcom,min-dropout-voltage = <200000>;
   qcom,hpm-min-load = <10000>;
  };

  L5P: qcom,pm8008-l5@4400 {
   reg = /bits/ 16 <0x4400>;
   regulator-name = "pm8008_l5";
   regulator-min-microvolt = <1500000>;
   regulator-max-microvolt = <3400000>;
   qcom,min-dropout-voltage = <300000>;
   qcom,hpm-min-load = <10000>;
  };

  L6P: qcom,pm8008-l6@4400 {
   reg = /bits/ 16 <0x4500>;
   regulator-name = "pm8008_l6";
   regulator-min-microvolt = <1500000>;
   regulator-max-microvolt = <3400000>;
   qcom,min-dropout-voltage = <300000>;
   qcom,hpm-min-load = <10000>;
  };

  L7P: qcom,pm8008-l7@4400 {
   reg = /bits/ 16 <0x4600>;
   regulator-name = "pm8008_l7";
   regulator-min-microvolt = <1500000>;
   regulator-max-microvolt = <3400000>;
   qcom,min-dropout-voltage = <300000>;
   qcom,hpm-min-load = <10000>;
  };
 };
};
# 3069 "arch/arm64/boot/dts/qcom/trinket.dtsi" 2
};

&tlmm {
 pm8008_active: pm8008_active {
  mux {
   pins = "gpio49";
   function = "gpio";
  };

  config {
   pins = "gpio49";
   bias-pull-up;
   output-high;
   drive-strength = <2>;
  };
 };
};

&pm8008_gpios {
 gpio1_active {
  pm8008_gpio1_active: pm8008_gpio1_active {
   pins = "gpio1";
   function = "normal";
   power-source = <1>;
   bias-disable;
   input-enable;
  };
 };
};

&pm8008_chip {
 pinctrl-names = "default";
 pinctrl-0 = <&pm8008_active>;
};

&pm8008_regulators {
 vdd_l1_l2-supply = <&S6A>;
};

&pm8008_9 {

 pinctrl-names = "default";
 pinctrl-0 = <&pm8008_gpio1_active>;
};

&L1P {
 regulator-max-microvolt = <1200000>;
 qcom,min-dropout-voltage = <100000>;
};

&L2P {
 regulator-max-microvolt = <1104000>;
 qcom,min-dropout-voltage = <100000>;
};

&L3P {
 regulator-min-microvolt = <2800000>;
 regulator-max-microvolt = <2800000>;
};

&L4P {
 regulator-min-microvolt = <2800000>;
 regulator-max-microvolt = <2800000>;
};

&L5P {
 regulator-min-microvolt = <2800000>;
 regulator-max-microvolt = <2800000>;
};

&L6P {
 regulator-min-microvolt = <3000000>;
 regulator-max-microvolt = <3000000>;
};

&L7P {
 regulator-min-microvolt = <3000000>;
 regulator-max-microvolt = <3000000>;
};
# 18 "arch/arm64/boot/dts/qcom/trinket-rumi.dts" 2
# 1 "arch/arm64/boot/dts/qcom/trinket-rumi.dtsi" 1
# 14 "arch/arm64/boot/dts/qcom/trinket-rumi.dtsi"
&soc {
 usb_emu_phy: usb_emu_phy@4f20000 {
   compatible = "qcom,usb-emu-phy";
   reg = <0x04f20000 0x9500>,
    <0x04ef8800 0x100>;
   reg-names = "base", "qcratch_base";

   qcom,emu-init-seq = <0xfff0 0x4
      0xfff3 0x4
      0x40 0x4
      0xfff3 0x4
      0xfff0 0x4
      0x100000 0x20
      0x0 0x20
      0x1a0 0x20
      0x100000 0x3c
      0x0 0x3c
      0x10060 0x3c
      0x0 0x4>;
 };

 timer {
  clock-frequency = <800000>;
 };

 timer@f120000 {
  clock-frequency = <800000>;
 };

 wdog: qcom,wdt@f017000{
  status = "disabled";
 };
};

&usb0 {
 dwc3@4e00000 {
  usb-phy = <&usb_emu_phy>, <&usb_nop_phy>;
  maximum-speed = "high-speed";
  dr_mode = "peripheral";
 };
};

&qusb_phy0 {
 status = "disabled";
};

&usb_qmp_phy {
 status = "disabled";
};

&rpm_bus {
 rpm-standalone;
 /delete-node/ rpm-regulator-smpa3;
 /delete-node/ rpm-regulator-smpa5;
 /delete-node/ rpm-regulator-ldoa1;
 /delete-node/ rpm-regulator-ldoa2;
 /delete-node/ rpm-regulator-ldoa3;
 /delete-node/ rpm-regulator-ldoa4;
 /delete-node/ rpm-regulator-ldoa5;
 /delete-node/ rpm-regulator-ldoa6;
 /delete-node/ rpm-regulator-ldoa7;
 /delete-node/ rpm-regulator-ldoa8;
 /delete-node/ rpm-regulator-ldoa9;
 /delete-node/ rpm-regulator-ldoa10;
 /delete-node/ rpm-regulator-ldoa11;
 /delete-node/ rpm-regulator-ldoa12;
 /delete-node/ rpm-regulator-ldoa13;
 /delete-node/ rpm-regulator-ldoa14;
 /delete-node/ rpm-regulator-ldoa15;
 /delete-node/ rpm-regulator-ldoa16;
 /delete-node/ rpm-regulator-ldoa17;
 /delete-node/ rpm-regulator-ldoa18;
 /delete-node/ rpm-regulator-ldoa19;
 /delete-node/ rpm-regulator-ldoa20;
 /delete-node/ rpm-regulator-ldoa21;
 /delete-node/ rpm-regulator-ldoa22;
 /delete-node/ rpm-regulator-ldoa23;
 /delete-node/ rpm-regulator-ldoa24;
};

&thermal_zones {
 /delete-node/ aoss0-lowf;
 /delete-node/ cdsp-lowf;
 /delete-node/ wlan-lowf;
 /delete-node/ camera-lowf;
 /delete-node/ video-lowf;
 /delete-node/ cpu-1-0-lowf;
 /delete-node/ cpuss-0-lowf;
 /delete-node/ mdm-core-lowf;
 /delete-node/ display-lowf;
 /delete-node/ gpu-lowf;
};


# 1 "arch/arm64/boot/dts/qcom/trinket-stub-regulator.dtsi" 1
# 18 "arch/arm64/boot/dts/qcom/trinket-stub-regulator.dtsi"
/ {

 VDD_CX_LEVEL:
 S3A_LEVEL: pm6125_s3_level: regulator-s3-level {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm6125_s3_level";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt =
    <16>;
  regulator-max-microvolt =
    <512>;
 };

 VDD_CX_FLOOR_LEVEL:
 S3A_FLOOR_LEVEL: pm6125_s3_floor_level: regulator-s3-floor-level {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm6125_s3_floor_level";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt =
    <16>;
  regulator-max-microvolt =
    <512>;
 };

 VDD_CX_LEVEL_AO:
 S3A_LEVEL_AO: pm6125_s3_level_ao: regulator-s3-level-ao {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm6125_s3_level_ao";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt =
    <16>;
  regulator-max-microvolt =
    <512>;
 };


 VDD_MX_LEVEL:
 S5A_LEVEL: pm6125_s5_level: regulator-s5-level {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm6125_s5_level";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt =
    <16>;
  regulator-max-microvolt =
    <512>;
 };

 VDD_MX_FLOOR_LEVEL:
 S5A_FLOOR_LEVEL: pm6125_s5_floor_level: regulator-s5-floor-level {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm6125_s5_floor_level";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt =
    <16>;
  regulator-max-microvolt =
    <512>;
 };

 VDD_MX_LEVEL_AO:
 S5A_LEVEL_AO: pm6125_s5_level_ao: regulator-s5-level-ao {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm6125_s5_level_ao";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt =
    <16>;
  regulator-max-microvolt =
    <512>;
 };

 L1A: pm6125_l1: regulator-l1 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm6125_l1";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <1178000>;
  regulator-max-microvolt = <1252000>;
 };

 L2A: pm6125_l2: regulator-l2 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm6125_l2";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <950000>;
  regulator-max-microvolt = <1050000>;
 };

 L3A: pm6125_l3: regulator-l3 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm6125_l3";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <970000>;
  regulator-max-microvolt = <1060000>;
 };

 L4A: pm6125_l4: regulator-l4 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm6125_l4";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <880000>;
  regulator-max-microvolt = <970000>;
 };

 L5A: pm6125_l5: regulator-l5 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm6125_l5";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <1650000>;
  regulator-max-microvolt = <3100000>;
 };

 L6A: pm6125_l6: regulator-l6 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm6125_l6";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <570000>;
  regulator-max-microvolt = <650000>;
 };

 L7A: pm6125_l7: regulator-l7 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm6125_l7";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <1100000>;
  regulator-max-microvolt = <1300000>;
 };

 L8A: pm6125_l8_level: regulator-l8-level {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm6125_l8";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <400000>;
  regulator-max-microvolt = <728000>;
 };

 L9A: pm6125_l9: regulator-l9 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm6125_l9";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;
 };

 L10A: pm6125_l10: regulator-l10 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm6125_l10";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <1710000>;
  regulator-max-microvolt = <1890000>;
 };

 L11A: pm6125_l11: regulator-l11 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm6125_l11";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <1700000>;
  regulator-max-microvolt = <1950000>;
 };

 L12A: pm6125_l12: regulator-l12 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm6125_l12";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <1700000>;
  regulator-max-microvolt = <1900000>;
 };

 L13A: pm6125_l13: regulator-l13 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm6125_l13";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <1721000>;
  regulator-max-microvolt = <1850000>;
 };

 L14A: pm6125_l14: regulator-l14 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm6125_l14";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <1700000>;
  regulator-max-microvolt = <1900000>;
 };

 L15A: pm6125_l15: regulator-l15 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm6125_l15";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <2930000>;
  regulator-max-microvolt = <3230000>;
 };

 L16A: pm6125_l16: regulator-l16 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm6125_l16";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <1650000>;
  regulator-max-microvolt = <1950000>;
 };

 L17A: pm6125_l17: regulator-l17 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm6125_l17";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <1150000>;
  regulator-max-microvolt = <1350000>;
 };

 L18A: pm6125_l18: regulator-l18 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm6125_l18";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <1140000>;
  regulator-max-microvolt = <1312500>;
 };

 L19A: pm6125_l19: regulator-l19 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm6125_l19";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <1620000>;
  regulator-max-microvolt = <3300000>;
 };

 L20A: pm6125_l20: regulator-l20 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm6125_l20";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <1620000>;
  regulator-max-microvolt = <3300000>;
 };

 L21A: pm6125_l21: regulator-l21 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm6125_l21";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <2400000>;
  regulator-max-microvolt = <3600000>;
 };

 L22A: pm6125_l22: regulator-l22 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm6125_l22";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <2950000>;
  regulator-max-microvolt = <3300000>;
 };

 L23A: pm6125_l23: regulator-l23 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm6125_l23";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <3200000>;
  regulator-max-microvolt = <3400000>;
 };

 L24A: pm6125_l24: regulator-l24 {
  compatible = "qcom,stub-regulator";
  regulator-name = "pm6125_l24";
  qcom,hpm-min-load = <100000>;
  regulator-min-microvolt = <1700000>;
  regulator-max-microvolt = <3590000>;
 };

};
# 108 "arch/arm64/boot/dts/qcom/trinket-rumi.dtsi" 2

&sdhc_1 {
 vdd-supply = <&pm6125_l24>;
 qcom,vdd-voltage-level = <2950000 2950000>;
 qcom,vdd-current-level = <0 570000>;

 vdd-io-supply = <&pm6125_l11>;
 qcom,vdd-io-always-on;
 qcom,vdd-io-lpm-sup;
 qcom,vdd-io-voltage-level = <1800000 1800000>;
 qcom,vdd-io-current-level = <0 325000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc1_clk_on &sdc1_cmd_on &sdc1_data_on
     &sdc1_rclk_on>;
 pinctrl-1 = <&sdc1_clk_off &sdc1_cmd_off &sdc1_data_off
     &sdc1_rclk_off>;

 qcom,clk-rates = <400000 20000000 25000000 50000000>;
 qcom,bus-speed-mode = "DDR_1p8v";

 /delete-property/qcom,devfreq,freq-table;

 status = "ok";
};

&sdhc_2 {
 vdd-supply = <&pm6125_l22>;
 qcom,vdd-voltage-level = <2950000 2950000>;
 qcom,vdd-current-level = <0 800000>;

 vdd-io-supply = <&pm6125_l5>;
 qcom,vdd-io-voltage-level = <1800000 2950000>;
 qcom,vdd-io-current-level = <0 22000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc2_clk_on &sdc2_cmd_on &sdc2_data_on>;
 pinctrl-1 = <&sdc2_clk_off &sdc2_cmd_off &sdc2_data_off>;

 qcom,clk-rates = <400000 20000000 25000000 50000000>;
 qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50";

 /delete-property/qcom,devfreq,freq-table;

 status = "ok";
};

&ufsphy_mem {
 compatible = "qcom,ufs-phy-qrbtc-sdm845";

 vdda-phy-supply = <&pm6125_l4>;
 vdda-pll-supply = <&pm6125_l10>;
 vdda-phy-max-microamp = <51400>;
 vdda-pll-max-microamp = <14200>;

 status = "ok";
};

&ufshc_mem {
 limit-tx-hs-gear = <1>;
 limit-rx-hs-gear = <1>;
 scsi-cmd-timeout = <300000>;

 vdd-hba-supply = <&ufs_phy_gdsc>;
 vdd-hba-fixed-regulator;
 vcc-supply = <&pm6125_l24>;
 vccq2-supply = <&pm6125_l11>;
 vcc-max-microamp = <600000>;
 vccq2-max-microamp = <600000>;

 qcom,vddp-ref-clk-supply = <&pm6125_l18>;
 qcom,vddp-ref-clk-max-microamp = <100>;
 qcom,vddp-ref-clk-min-uV = <1232000>;
 qcom,vddp-ref-clk-max-uV = <1232000>;

 qcom,disable-lpm;
 rpm-level = <0>;
 spm-level = <0>;
 status = "ok";
};
# 19 "arch/arm64/boot/dts/qcom/trinket-rumi.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. TRINKET RUMI";
 compatible = "qcom,trinket-rumi", "qcom,trinket", "qcom,rumi";
 qcom,board-id = <15 0>;
};
