{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1436560954711 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1436560954711 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 10 17:42:34 2015 " "Processing started: Fri Jul 10 17:42:34 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1436560954711 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1436560954711 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stageD -c stageD " "Command: quartus_map --read_settings_files=on --write_settings_files=off stageD -c stageD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1436560954711 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1436560955148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetofinaldisciplina/mux41/mux41_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projetofinaldisciplina/mux41/mux41_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41_MIPS-behavioral " "Found design unit 1: mux41_MIPS-behavioral" {  } { { "../Mux41/mux41_MIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/Mux41/mux41_MIPS.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436560955867 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux41_MIPS " "Found entity 1: mux41_MIPS" {  } { { "../Mux41/mux41_MIPS.vhd" "" { Text "E:/ProjetoFinalDisciplina/Mux41/mux41_MIPS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436560955867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436560955867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetofinaldisciplina/bregmips/bregmips.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /projetofinaldisciplina/bregmips/bregmips.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bregMIPS-behavioral " "Found design unit 1: bregMIPS-behavioral" {  } { { "../bregMIPS/bregMIPS.vhdl" "" { Text "E:/ProjetoFinalDisciplina/bregMIPS/bregMIPS.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436560955883 ""} { "Info" "ISGN_ENTITY_NAME" "1 bregMIPS " "Found entity 1: bregMIPS" {  } { { "../bregMIPS/bregMIPS.vhdl" "" { Text "E:/ProjetoFinalDisciplina/bregMIPS/bregMIPS.vhdl" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436560955883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436560955883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "staged.vhd 2 1 " "Found 2 design units, including 1 entities, in source file staged.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stageD-behavioral " "Found design unit 1: stageD-behavioral" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436560955898 ""} { "Info" "ISGN_ENTITY_NAME" "1 stageD " "Found entity 1: stageD" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436560955898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436560955898 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stageD " "Elaborating entity \"stageD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1436560955961 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RD1sig stageD.vhd(59) " "VHDL Signal Declaration warning at stageD.vhd(59): used implicit default value for signal \"RD1sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1436560955961 "|stageD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd stageD.vhd(65) " "Verilog HDL or VHDL warning at stageD.vhd(65): object \"rd\" assigned a value but never read" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1436560955961 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RfD1 stageD.vhd(77) " "VHDL Process Statement warning at stageD.vhd(77): signal \"RfD1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560955961 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RfD2 stageD.vhd(78) " "VHDL Process Statement warning at stageD.vhd(78): signal \"RfD2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560955961 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InstD stageD.vhd(79) " "VHDL Process Statement warning at stageD.vhd(79): signal \"InstD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560955961 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InstD stageD.vhd(80) " "VHDL Process Statement warning at stageD.vhd(80): signal \"InstD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560955961 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InstD stageD.vhd(81) " "VHDL Process Statement warning at stageD.vhd(81): signal \"InstD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560955961 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InstD stageD.vhd(82) " "VHDL Process Statement warning at stageD.vhd(82): signal \"InstD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560955961 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InstD stageD.vhd(83) " "VHDL Process Statement warning at stageD.vhd(83): signal \"InstD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560955961 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InstD stageD.vhd(84) " "VHDL Process Statement warning at stageD.vhd(84): signal \"InstD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560955961 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InstD stageD.vhd(85) " "VHDL Process Statement warning at stageD.vhd(85): signal \"InstD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560955961 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InstD stageD.vhd(86) " "VHDL Process Statement warning at stageD.vhd(86): signal \"InstD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560955961 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InstD stageD.vhd(87) " "VHDL Process Statement warning at stageD.vhd(87): signal \"InstD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560955961 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signToEx stageD.vhd(89) " "VHDL Process Statement warning at stageD.vhd(89): signal \"signToEx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560955961 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signToEx stageD.vhd(90) " "VHDL Process Statement warning at stageD.vhd(90): signal \"signToEx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560955961 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signToEx stageD.vhd(92) " "VHDL Process Statement warning at stageD.vhd(92): signal \"signToEx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560955976 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signExtd stageD.vhd(95) " "VHDL Process Statement warning at stageD.vhd(95): signal \"signExtd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560955976 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RfD1 stageD.vhd(97) " "VHDL Process Statement warning at stageD.vhd(97): signal \"RfD1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560955976 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RfD2 stageD.vhd(97) " "VHDL Process Statement warning at stageD.vhd(97): signal \"RfD2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560955976 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCPlus4D stageD.vhd(103) " "VHDL Process Statement warning at stageD.vhd(103): signal \"PCPlus4D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560955976 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signExtd stageD.vhd(103) " "VHDL Process Statement warning at stageD.vhd(103): signal \"signExtd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560955976 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCPlus4D stageD.vhd(104) " "VHDL Process Statement warning at stageD.vhd(104): signal \"PCPlus4D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560955976 "|stageD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InstD stageD.vhd(104) " "VHDL Process Statement warning at stageD.vhd(104): signal \"InstD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560955976 "|stageD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bregMIPS bregMIPS:map_breg " "Elaborating entity \"bregMIPS\" for hierarchy \"bregMIPS:map_breg\"" {  } { { "stageD.vhd" "map_breg" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436560956023 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "breg bregMIPS.vhdl(46) " "VHDL Process Statement warning at bregMIPS.vhdl(46): signal \"breg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../bregMIPS/bregMIPS.vhdl" "" { Text "E:/ProjetoFinalDisciplina/bregMIPS/bregMIPS.vhdl" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560956039 "|stageD|bregMIPS:map_breg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "breg bregMIPS.vhdl(52) " "VHDL Process Statement warning at bregMIPS.vhdl(52): signal \"breg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../bregMIPS/bregMIPS.vhdl" "" { Text "E:/ProjetoFinalDisciplina/bregMIPS/bregMIPS.vhdl" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1436560956039 "|stageD|bregMIPS:map_breg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41_MIPS mux41_MIPS:map_mux1 " "Elaborating entity \"mux41_MIPS\" for hierarchy \"mux41_MIPS:map_mux1\"" {  } { { "stageD.vhd" "map_mux1" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436560956039 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bregMIPS:map_breg\|breg " "RAM logic \"bregMIPS:map_breg\|breg\" is uninferred due to asynchronous read logic" {  } { { "../bregMIPS/bregMIPS.vhdl" "breg" { Text "E:/ProjetoFinalDisciplina/bregMIPS/bregMIPS.vhdl" 36 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1436560956289 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1436560956289 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1436560956758 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PCJumpD\[0\] GND " "Pin \"PCJumpD\[0\]\" is stuck at GND" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1436560956867 "|stageD|PCJumpD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCJumpD\[1\] GND " "Pin \"PCJumpD\[1\]\" is stuck at GND" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1436560956867 "|stageD|PCJumpD[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1436560956867 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1436560957242 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957242 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "40 " "Design contains 40 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResultW\[0\] " "No output dependent on input pin \"ResultW\[0\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|ResultW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResultW\[1\] " "No output dependent on input pin \"ResultW\[1\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|ResultW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResultW\[2\] " "No output dependent on input pin \"ResultW\[2\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|ResultW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResultW\[3\] " "No output dependent on input pin \"ResultW\[3\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|ResultW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResultW\[4\] " "No output dependent on input pin \"ResultW\[4\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|ResultW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResultW\[5\] " "No output dependent on input pin \"ResultW\[5\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|ResultW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResultW\[6\] " "No output dependent on input pin \"ResultW\[6\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|ResultW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResultW\[7\] " "No output dependent on input pin \"ResultW\[7\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|ResultW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResultW\[8\] " "No output dependent on input pin \"ResultW\[8\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|ResultW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResultW\[9\] " "No output dependent on input pin \"ResultW\[9\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|ResultW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResultW\[10\] " "No output dependent on input pin \"ResultW\[10\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|ResultW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResultW\[11\] " "No output dependent on input pin \"ResultW\[11\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|ResultW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResultW\[12\] " "No output dependent on input pin \"ResultW\[12\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|ResultW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResultW\[13\] " "No output dependent on input pin \"ResultW\[13\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|ResultW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResultW\[14\] " "No output dependent on input pin \"ResultW\[14\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|ResultW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResultW\[15\] " "No output dependent on input pin \"ResultW\[15\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|ResultW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResultW\[16\] " "No output dependent on input pin \"ResultW\[16\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|ResultW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResultW\[17\] " "No output dependent on input pin \"ResultW\[17\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|ResultW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResultW\[18\] " "No output dependent on input pin \"ResultW\[18\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|ResultW[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResultW\[19\] " "No output dependent on input pin \"ResultW\[19\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|ResultW[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResultW\[20\] " "No output dependent on input pin \"ResultW\[20\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|ResultW[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResultW\[21\] " "No output dependent on input pin \"ResultW\[21\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|ResultW[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResultW\[22\] " "No output dependent on input pin \"ResultW\[22\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|ResultW[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResultW\[23\] " "No output dependent on input pin \"ResultW\[23\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|ResultW[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResultW\[24\] " "No output dependent on input pin \"ResultW\[24\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|ResultW[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResultW\[25\] " "No output dependent on input pin \"ResultW\[25\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|ResultW[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResultW\[26\] " "No output dependent on input pin \"ResultW\[26\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|ResultW[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResultW\[27\] " "No output dependent on input pin \"ResultW\[27\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|ResultW[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResultW\[28\] " "No output dependent on input pin \"ResultW\[28\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|ResultW[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResultW\[29\] " "No output dependent on input pin \"ResultW\[29\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|ResultW[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResultW\[30\] " "No output dependent on input pin \"ResultW\[30\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|ResultW[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResultW\[31\] " "No output dependent on input pin \"ResultW\[31\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|ResultW[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ForwardA\[0\] " "No output dependent on input pin \"ForwardA\[0\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|ForwardA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RegWriteW " "No output dependent on input pin \"RegWriteW\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|RegWriteW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteRegW\[4\] " "No output dependent on input pin \"WriteRegW\[4\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|WriteRegW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteRegW\[0\] " "No output dependent on input pin \"WriteRegW\[0\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|WriteRegW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteRegW\[1\] " "No output dependent on input pin \"WriteRegW\[1\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|WriteRegW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteRegW\[2\] " "No output dependent on input pin \"WriteRegW\[2\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|WriteRegW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteRegW\[3\] " "No output dependent on input pin \"WriteRegW\[3\]\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|WriteRegW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "stageD.vhd" "" { Text "E:/ProjetoFinalDisciplina/stageD/stageD.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436560957367 "|stageD|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1436560957367 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "442 " "Implemented 442 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "139 " "Implemented 139 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1436560957367 ""} { "Info" "ICUT_CUT_TM_OPINS" "188 " "Implemented 188 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1436560957367 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Implemented 115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1436560957367 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1436560957367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "370 " "Peak virtual memory: 370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1436560957414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 10 17:42:37 2015 " "Processing ended: Fri Jul 10 17:42:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1436560957414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1436560957414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1436560957414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1436560957414 ""}
