Problem: Prob065_7420
Code file: results\phi4_14b_0shot_temp0_0_topP0_01\Prob065_7420/Prob065_7420_sample01.sv
Compilation: FAILED
==================================================
=== Static Analysis ===
PASS: No simulation-hanging patterns detected
==================================================
Compilation failed (exit code 4):

results\phi4_14b_0shot_temp0_0_topP0_01\Prob065_7420/Prob065_7420_sample01.sv:17: error: p1y is not a valid l-value in tb.top_module1.
results\phi4_14b_0shot_temp0_0_topP0_01\Prob065_7420/Prob065_7420_sample01.sv:8:      : p1y is declared here as wire.
results\phi4_14b_0shot_temp0_0_topP0_01\Prob065_7420/Prob065_7420_sample01.sv:18: error: p2y is not a valid l-value in tb.top_module1.
results\phi4_14b_0shot_temp0_0_topP0_01\Prob065_7420/Prob065_7420_sample01.sv:13:      : p2y is declared here as wire.
results\phi4_14b_0shot_temp0_0_topP0_01\Prob065_7420/Prob065_7420_sample01.sv:16: error: Unable to bind wire/reg/memory `clk' in `tb.top_module1'
results\phi4_14b_0shot_temp0_0_topP0_01\Prob065_7420/Prob065_7420_sample01.sv:16: error: Failed to evaluate event expression 'posedge clk'.
4 error(s) during elaboration.
