# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../Lab4_Mealy.v" \
"../../../../../../Mealy_t.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
