Release 12.1 - xst M.53d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: VGA16BITS.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "VGA16BITS.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "VGA16BITS"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : VGA16BITS
Automatic FSM Extraction           : NO
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : VGA16BITS.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/VHDL/PROGRAMAS/APRENDIZAJE/__MY__NEXIS2/VGA/VGA16BITS/VHDL/PAQUETE.vhd" in Library work.
Architecture paquete of Entity paquete is up to date.
Compiling vhdl file "E:/VHDL/PROGRAMAS/APRENDIZAJE/__MY__NEXIS2/VGA/VGA16BITS/VHDL/CLKDLL.vhd" in Library work.
Architecture behavioral of Entity clkdllctrl is up to date.
Compiling vhdl file "E:/VHDL/PROGRAMAS/APRENDIZAJE/__MY__NEXIS2/VGA/VGA16BITS/VHDL/LETTERS.vhd" in Library work.
Compiling vhdl file "E:/VHDL/PROGRAMAS/APRENDIZAJE/__MY__NEXIS2/VGA/VGA16BITS/VHDL/USB.vhd" in Library work.
Architecture behavioral of Entity usbreceiver is up to date.
Compiling vhdl file "E:/VHDL/PROGRAMAS/APRENDIZAJE/__MY__NEXIS2/VGA/VGA16BITS/VHDL/KBRD_PS2.vhd" in Library work.
Architecture behavioral of Entity kbrd_ps2 is up to date.
Compiling vhdl file "E:/VHDL/PROGRAMAS/APRENDIZAJE/__MY__NEXIS2/VGA/VGA16BITS/VHDL/BYTE2BCD.vhd" in Library work.
Architecture behavioral of Entity byte2bcd is up to date.
Compiling vhdl file "E:/VHDL/PROGRAMAS/APRENDIZAJE/__MY__NEXIS2/VGA/VGA16BITS/VHDL/BYTE2BCDALL.vhd" in Library work.
Architecture behavioral of Entity byte2bcdall is up to date.
Compiling vhdl file "E:/VHDL/PROGRAMAS/APRENDIZAJE/__MY__NEXIS2/VGA/VGA16BITS/VHDL/VGADRVR.vhd" in Library work.
Architecture behavioral of Entity vgadrvr is up to date.
Compiling vhdl file "E:/VHDL/PROGRAMAS/APRENDIZAJE/__MY__NEXIS2/VGA/VGA16BITS/VHDL/VGA16BITS.vhd" in Library work.
Entity <vga16bits> compiled.
Entity <vga16bits> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <VGA16BITS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <USBRECEIVER> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <KBRD_PS2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <BYTE2BCD> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <BYTE2BCDALL> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <VGADRVR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clkDllCtrl> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <VGA16BITS> in library <work> (Architecture <behavioral>).
    Set property "rom_style = distributed" for unit <VGA16BITS> (previous value was "Auto").
INFO:Xst:1739 - HDL ADVISOR - "E:/VHDL/PROGRAMAS/APRENDIZAJE/__MY__NEXIS2/VGA/VGA16BITS/VHDL/VGA16BITS.vhd" line 11: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "E:/VHDL/PROGRAMAS/APRENDIZAJE/__MY__NEXIS2/VGA/VGA16BITS/VHDL/VGA16BITS.vhd" line 13: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "E:/VHDL/PROGRAMAS/APRENDIZAJE/__MY__NEXIS2/VGA/VGA16BITS/VHDL/VGA16BITS.vhd" line 14: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "E:/VHDL/PROGRAMAS/APRENDIZAJE/__MY__NEXIS2/VGA/VGA16BITS/VHDL/VGA16BITS.vhd" line 18: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1433 - Contents of array <MNGLETTER> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <MNGLETTER> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <MNGLETTER> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
    Set property "rom_extract = yes" for unit <VGADRVR>.
    Set property "rom_style = distributed" for unit <VGADRVR>.
Entity <VGA16BITS> analyzed. Unit <VGA16BITS> generated.

Analyzing Entity <USBRECEIVER> in library <work> (Architecture <behavioral>).
Entity <USBRECEIVER> analyzed. Unit <USBRECEIVER> generated.

Analyzing Entity <KBRD_PS2> in library <work> (Architecture <behavioral>).
Entity <KBRD_PS2> analyzed. Unit <KBRD_PS2> generated.

Analyzing Entity <BYTE2BCD> in library <work> (Architecture <behavioral>).
Entity <BYTE2BCD> analyzed. Unit <BYTE2BCD> generated.

Analyzing Entity <BYTE2BCDALL> in library <work> (Architecture <behavioral>).
Entity <BYTE2BCDALL> analyzed. Unit <BYTE2BCDALL> generated.

Analyzing Entity <VGADRVR> in library <work> (Architecture <behavioral>).
Entity <VGADRVR> analyzed. Unit <VGADRVR> generated.

Analyzing Entity <clkDllCtrl> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "E:/VHDL/PROGRAMAS/APRENDIZAJE/__MY__NEXIS2/VGA/VGA16BITS/VHDL/CLKDLL.vhd" line 74: Instantiating black box module <CLKDLL>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <CLKDLL_inst> in unit <clkDllCtrl>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <CLKDLL_inst> in unit <clkDllCtrl>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <CLKDLL_inst> in unit <clkDllCtrl>.
Entity <clkDllCtrl> analyzed. Unit <clkDllCtrl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <USBRECEIVER>.
    Related source file is "E:/VHDL/PROGRAMAS/APRENDIZAJE/__MY__NEXIS2/VGA/VGA16BITS/VHDL/USB.vhd".
    Found 8-bit tristate buffer for signal <PDB>.
    Found 1-bit register for signal <ABORTEDSN<0>>.
    Found 1-bit register for signal <CNTWORD<0>>.
    Found 1-bit register for signal <DATAOK<0>>.
    Found 8-bit register for signal <HIBYTE>.
    Found 8-bit register for signal <LOBYTE>.
    Found 8-bit register for signal <REGDATA>.
    Found 8-bit register for signal <STEPPCUR>.
    Summary:
	inferred  35 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <USBRECEIVER> synthesized.


Synthesizing Unit <BYTE2BCD>.
    Related source file is "E:/VHDL/PROGRAMAS/APRENDIZAJE/__MY__NEXIS2/VGA/VGA16BITS/VHDL/BYTE2BCD.vhd".
    Found 4-bit adder for signal <DU1$addsub0000> created at line 33.
    Found 5-bit comparator less for signal <DU1$cmp_lt0000> created at line 33.
    Found 4-bit adder for signal <DU2$addsub0000> created at line 35.
    Found 5-bit comparator less for signal <DU2$cmp_lt0000> created at line 35.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <BYTE2BCD> synthesized.


Synthesizing Unit <BYTE2BCDALL>.
    Related source file is "E:/VHDL/PROGRAMAS/APRENDIZAJE/__MY__NEXIS2/VGA/VGA16BITS/VHDL/BYTE2BCDALL.vhd".
    Found 4-bit adder for signal <DD0$addsub0000> created at line 45.
    Found 4-bit comparator less for signal <DD0$cmp_lt0000> created at line 45.
    Found 4-bit adder for signal <DD1$addsub0000> created at line 47.
    Found 5-bit comparator less for signal <DD1$cmp_lt0000> created at line 47.
    Found 4-bit adder for signal <DU0$addsub0000> created at line 32.
    Found 4-bit comparator less for signal <DU0$cmp_lt0000> created at line 32.
    Found 4-bit adder for signal <DU1$addsub0000> created at line 34.
    Found 5-bit comparator less for signal <DU1$cmp_lt0000> created at line 34.
    Found 4-bit adder for signal <DU2$addsub0000> created at line 36.
    Found 5-bit comparator less for signal <DU2$cmp_lt0000> created at line 36.
    Found 4-bit adder for signal <DU3$addsub0000> created at line 38.
    Found 5-bit comparator less for signal <DU3$cmp_lt0000> created at line 38.
    Found 4-bit adder for signal <DU4$addsub0000> created at line 40.
    Found 5-bit comparator less for signal <DU4$cmp_lt0000> created at line 40.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <BYTE2BCDALL> synthesized.


Synthesizing Unit <KBRD_PS2>.
    Related source file is "E:/VHDL/PROGRAMAS/APRENDIZAJE/__MY__NEXIS2/VGA/VGA16BITS/VHDL/KBRD_PS2.vhd".
    Found 1-bit register for signal <E0<0>>.
    Found 1-bit register for signal <KEY_DOWN<0>>.
    Found 1-bit register for signal <KEY_UP<0>>.
    Found 8-bit register for signal <KBRD_DATA>.
    Found 1-bit register for signal <CLK_P>.
    Found 4-bit register for signal <COUNTER_KB>.
    Found 4-bit adder for signal <COUNTER_KB$addsub0000> created at line 118.
    Found 4-bit comparator greatequal for signal <COUNTER_KB$cmp_ge0000> created at line 119.
    Found 8-bit register for signal <KBRD_DATA_S>.
    Found 1-bit register for signal <PAR_OK>.
    Found 1-bit register for signal <WT_KB<0>>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <KBRD_PS2> synthesized.


Synthesizing Unit <clkDllCtrl>.
    Related source file is "E:/VHDL/PROGRAMAS/APRENDIZAJE/__MY__NEXIS2/VGA/VGA16BITS/VHDL/CLKDLL.vhd".
Unit <clkDllCtrl> synthesized.


Synthesizing Unit <VGADRVR>.
    Related source file is "E:/VHDL/PROGRAMAS/APRENDIZAJE/__MY__NEXIS2/VGA/VGA16BITS/VHDL/VGADRVR.vhd".
    Found 32x128-bit ROM for signal <COLOR_MARK_BIT$rom0000> created at line 285.
    Register <MARK_BIT_Y> equivalent to <MARK_BIT_X> has been removed
    Found 8x14-bit multiplier for signal <B_MAXV2>.
    Found 8x14-bit multiplier for signal <B_MAXV3>.
    Found 8x14-bit multiplier for signal <B_MINV2>.
    Found 8x14-bit multiplier for signal <B_MINV3>.
    Found 11-bit comparator greater for signal <BLCK_PRCH_H$cmp_gt0000> created at line 302.
    Found 11-bit comparator less for signal <BLCK_PRCH_H$cmp_lt0000> created at line 302.
    Found 11-bit comparator greater for signal <BLCK_PRCH_V$cmp_gt0000> created at line 307.
    Found 11-bit comparator less for signal <BLCK_PRCH_V$cmp_lt0000> created at line 307.
    Found 1-bit register for signal <CLK200M_END>.
    Found 1-bit register for signal <CLK_100_200M>.
    Found 3-bit up counter for signal <CNT200M>.
    Found 8-bit xor2 for signal <COLOR$xor0000> created at line 288.
    Found 1-bit 128-to-1 multiplexer for signal <COLOR_MARK_BIT>.
    Found 10-bit register for signal <COUNTER_H>.
    Found 10-bit adder for signal <COUNTER_H_CUR$addsub0000> created at line 400.
    Found 19-bit adder for signal <COUNTER_RAM$add0000> created at line 381.
    Found 19-bit adder for signal <COUNTER_RAM$addsub0001> created at line 381.
    Found 10-bit adder carry out for signal <COUNTER_RAM$addsub0002> created at line 381.
    Found 11-bit comparator greater for signal <COUNTER_RAM$cmp_gt0000> created at line 381.
    Found 11-bit comparator greater for signal <COUNTER_RAM$cmp_gt0001> created at line 381.
    Found 9x10-bit multiplier for signal <COUNTER_RAM$mult0001> created at line 381.
    Found 9x10-bit multiplier for signal <COUNTER_RAM$mult0002> created at line 381.
    Found 10-bit register for signal <COUNTER_V>.
    Found 10-bit adder for signal <COUNTER_V_CUR$addsub0000> created at line 408.
    Found 8x14-bit multiplier for signal <G_1000>.
    Found 8x14-bit multiplier for signal <G_MAXV1>.
    Found 8x14-bit multiplier for signal <G_MINV1>.
    Found 11-bit comparator less for signal <HS$cmp_lt0000> created at line 297.
    Found 22-bit comparator greater for signal <IS_SKIN_0$cmp_gt0000> created at line 248.
    Found 22-bit comparator greater for signal <IS_SKIN_0$cmp_gt0001> created at line 248.
    Found 22-bit comparator greater for signal <IS_SKIN_0$cmp_gt0002> created at line 248.
    Found 22-bit comparator less for signal <IS_SKIN_0$cmp_lt0000> created at line 248.
    Found 22-bit comparator less for signal <IS_SKIN_0$cmp_lt0001> created at line 248.
    Found 22-bit comparator less for signal <IS_SKIN_0$cmp_lt0002> created at line 248.
    Found 1-bit register for signal <MARK_BIT_X>.
    Found 10-bit subtractor for signal <POS_X_S>.
    Found 9-bit subtractor for signal <POS_Y_S>.
    Found 8x14-bit multiplier for signal <R_1000>.
    Found 11-bit comparator less for signal <VS$cmp_lt0000> created at line 296.
    Found 11-bit comparator less for signal <X$cmp_lt0000> created at line 374.
    Found 10-bit shifter logical right for signal <X$mux0000> created at line 374.
    Found 9-bit shifter logical right for signal <Y>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  23 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred  10 Multiplier(s).
	inferred  15 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <VGADRVR> synthesized.


Synthesizing Unit <VGA16BITS>.
    Related source file is "E:/VHDL/PROGRAMAS/APRENDIZAJE/__MY__NEXIS2/VGA/VGA16BITS/VHDL/VGA16BITS.vhd".
    Register <ABORT<6>> equivalent to <ABORT<5>> has been removed
    Register <ABORT<7>> equivalent to <ABORT<5>> has been removed
    Found 8x19-bit ROM for signal <ZOOM$rom0000>.
    Found 32x72-bit ROM for signal <varindex0000$rom0000>.
    Found 8-bit 16-to-1 multiplexer for signal <$mux0011> created at line 275.
    Found 1-of-4 decoder for signal <$mux0013>.
    Found 5-bit 64-to-1 multiplexer for signal <$varindex0000> created at line 270.
    Found 6-bit register for signal <ABORT<5:0>>.
    Found 2-bit register for signal <ACC_ZOOM>.
    Found 2-bit addsub for signal <ACC_ZOOM$share0000> created at line 725.
    Found 1-bit register for signal <ALT<0>>.
    Found 1-bit 8-to-1 multiplexer for signal <CHARBIT>.
    Found 11-bit comparator less for signal <CHARBIT_ACT$cmp_lt0000> created at line 270.
    Found 10-bit comparator less for signal <CHARBIT_ACT$cmp_lt0001> created at line 270.
    Found 26-bit up counter for signal <CNTDPL>.
    Found 4-bit up counter for signal <CNTPROCCES>.
    Found 2-bit register for signal <CNTPRSTEP>.
    Found 2-bit adder for signal <CNTPRSTEP$share0000> created at line 660.
    Found 19-bit register for signal <COUNTER_RAM_USB>.
    Found 19-bit adder for signal <COUNTER_RAM_USB$add0000> created at line 389.
    Found 1-bit register for signal <CTRL<0>>.
    Found 16-bit tristate buffer for signal <DATAS>.
    Found 2-bit register for signal <DELAY_PLUS_MEMORY>.
    Found 2-bit adder for signal <DELAY_PLUS_MEMORY$addsub0000> created at line 562.
    Found 10-bit up counter for signal <DELAYFLASH>.
    Found 10-bit adder for signal <DELAYFLASH$add0000> created at line 392.
    Found 1-bit register for signal <ERASE_RAM<0>>.
    Found 1-bit register for signal <ERASEFLASH<0>>.
    Found 1-bit register for signal <ERASEFLASH_SIGNAL<0>>.
    Found 1-bit register for signal <IM_16_8_BITS<0>>.
    Found 7-bit register for signal <IMPOS<22:16>>.
    Found 7-bit adder for signal <IMPOS_19$add0000> created at line 532.
    Found 7-bit comparator equal for signal <IMPOS_19$cmp_eq0001> created at line 532.
    Found 7-bit adder for signal <IMPOS_22_16$add0000> created at line 385.
    Found 7-bit adder for signal <IMPOS_22_16$add0001> created at line 541.
    Found 7-bit subtractor for signal <IMPOS_22_16$sub0000> created at line 535.
    Found 7-bit subtractor for signal <IMPOS_22_16$sub0001> created at line 877.
    Found 7-bit register for signal <IMPOS_BLOCKERASE>.
    Found 1-bit register for signal <INPRES<0>>.
    Found 1-bit register for signal <LOAD_DATA<0>>.
    Found 1-bit register for signal <LOADFLASH<0>>.
    Found 7-bit comparator not equal for signal <LOADFLASH_0$cmp_ne0000> created at line 532.
    Found 1-bit register for signal <MARK<0>>.
    Found 4-bit up counter for signal <MNGDPL>.
    Found 10-bit register for signal <MOVE_X>.
    Found 10-bit adder for signal <MOVE_X$addsub0000> created at line 691.
    Found 11-bit subtractor for signal <MOVE_X$addsub0001> created at line 702.
    Found 10-bit comparator greater for signal <MOVE_X$cmp_gt0000> created at line 691.
    Found 10-bit comparator greater for signal <MOVE_X$cmp_gt0001> created at line 649.
    Found 10-bit comparator lessequal for signal <MOVE_X$cmp_le0000> created at line 649.
    Found 11-bit comparator less for signal <MOVE_X$cmp_lt0000> created at line 702.
    Found 10-bit addsub for signal <MOVE_X$share0000> created at line 664.
    Found 9-bit register for signal <MOVE_Y>.
    Found 10-bit subtractor for signal <MOVE_Y$addsub0000> created at line 668.
    Found 9-bit adder for signal <MOVE_Y$addsub0001> created at line 679.
    Found 9-bit comparator greater for signal <MOVE_Y$cmp_gt0000> created at line 679.
    Found 9-bit comparator greater for signal <MOVE_Y$cmp_gt0001> created at line 654.
    Found 9-bit comparator lessequal for signal <MOVE_Y$cmp_le0000> created at line 654.
    Found 10-bit comparator less for signal <MOVE_Y$cmp_lt0000> created at line 668.
    Found 9-bit addsub for signal <MOVE_Y$share0000> created at line 664.
    Found 1-bit register for signal <MT_CE_SIGNAL>.
    Found 1-bit register for signal <NORM_NEGA<0>>.
    Found 3-bit up counter for signal <NPASOS_SAVE>.
    Found 1-bit register for signal <OE_SIGNAL>.
    Found 1-bit register for signal <PICTUREOK<0>>.
    Found 1-bit register for signal <PLUS_MEMORY<0>>.
    Found 1-bit register for signal <PLUSMINUSTAB<0>>.
    Found 23-bit adder for signal <POS_MEMORY_NAT>.
    Found 5-bit register for signal <POSIM>.
    Found 5-bit adder for signal <POSIM$add0000> created at line 386.
    Found 5-bit subtractor for signal <POSIM$addsub0000> created at line 878.
    Found 1-of-8 decoder for signal <POW_ZOOM>.
    Found 1-bit register for signal <PRESENTATION<0>>.
    Found 1-bit register for signal <RESET<0>>.
    Found 1-bit register for signal <RESET_CNT_USB<0>>.
    Found 1-bit register for signal <RESETCNTDPL<0>>.
    Found 1-bit register for signal <SHOWINFO<0>>.
    Found 1-bit register for signal <SKD<0>>.
    Found 1-bit register for signal <ST_CE_SIGNAL>.
    Found 1-bit register for signal <ST_RP_SIGNAL>.
    Found 1-bit register for signal <WE_SIGNAL>.
    Found 16-bit register for signal <WORDDATA_TEMP>.
    Found 3-bit updown counter for signal <ZOOM>.
    Summary:
	inferred   2 ROM(s).
	inferred   6 Counter(s).
	inferred 110 D-type flip-flop(s).
	inferred  19 Adder/Subtractor(s).
	inferred  12 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred   2 Decoder(s).
	inferred  16 Tristate(s).
Unit <VGA16BITS> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 32x128-bit ROM                                        : 1
 32x72-bit ROM                                         : 1
 8x19-bit ROM                                          : 1
# Multipliers                                          : 10
 8x14-bit multiplier                                   : 8
 9x10-bit multiplier                                   : 2
# Adders/Subtractors                                   : 36
 10-bit adder                                          : 4
 10-bit adder carry out                                : 1
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 2
 11-bit subtractor                                     : 1
 19-bit adder                                          : 3
 2-bit adder                                           : 2
 2-bit addsub                                          : 1
 23-bit adder                                          : 1
 4-bit adder                                           : 10
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 7-bit adder                                           : 3
 7-bit subtractor                                      : 2
 9-bit adder                                           : 1
 9-bit addsub                                          : 1
 9-bit subtractor                                      : 1
# Counters                                             : 7
 10-bit up counter                                     : 1
 26-bit up counter                                     : 1
 3-bit up counter                                      : 2
 3-bit updown counter                                  : 1
 4-bit up counter                                      : 2
# Registers                                            : 75
 1-bit register                                        : 58
 10-bit register                                       : 3
 16-bit register                                       : 1
 19-bit register                                       : 1
 2-bit register                                        : 3
 4-bit register                                        : 1
 5-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 5
 9-bit register                                        : 1
# Comparators                                          : 37
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 2
 10-bit comparator lessequal                           : 1
 11-bit comparator greater                             : 4
 11-bit comparator less                                : 7
 22-bit comparator greater                             : 3
 22-bit comparator less                                : 3
 4-bit comparator greatequal                           : 1
 4-bit comparator less                                 : 2
 5-bit comparator less                                 : 7
 7-bit comparator equal                                : 1
 7-bit comparator not equal                            : 1
 9-bit comparator greater                              : 2
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 4
 1-bit 128-to-1 multiplexer                            : 1
 1-bit 8-to-1 multiplexer                              : 1
 5-bit 64-to-1 multiplexer                             : 1
 8-bit 16-to-1 multiplexer                             : 1
# Logic shifters                                       : 2
 10-bit shifter logical right                          : 1
 9-bit shifter logical right                           : 1
# Decoders                                             : 2
 1-of-4 decoder                                        : 1
 1-of-8 decoder                                        : 1
# Tristates                                            : 2
 16-bit tristate buffer                                : 1
 8-bit tristate buffer                                 : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <VGA16BITS>.
	Found pipelined multiplier on signal <VGA_DRVR1/COUNTER_RAM_mult0002>:
		- 1 pipeline level(s) found in a register on signal <MOVE_Y>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier VGA_DRVR1/Mmult_COUNTER_RAM_mult0002 by adding 1 register level(s).
Unit <VGA16BITS> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 32x128-bit ROM                                        : 1
 32x72-bit ROM                                         : 1
 8x19-bit ROM                                          : 1
# Multipliers                                          : 10
 8x14-bit multiplier                                   : 8
 9x10-bit multiplier                                   : 1
 9x10-bit registered multiplier                        : 1
# Adders/Subtractors                                   : 36
 10-bit adder                                          : 4
 10-bit adder carry out                                : 1
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 2
 11-bit subtractor                                     : 1
 19-bit adder                                          : 3
 2-bit adder                                           : 2
 2-bit addsub                                          : 1
 23-bit adder                                          : 1
 4-bit adder                                           : 10
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 7-bit adder                                           : 3
 7-bit subtractor                                      : 2
 9-bit adder                                           : 1
 9-bit addsub                                          : 1
 9-bit subtractor                                      : 1
# Counters                                             : 7
 10-bit up counter                                     : 1
 26-bit up counter                                     : 1
 3-bit up counter                                      : 2
 3-bit updown counter                                  : 1
 4-bit up counter                                      : 2
# Registers                                            : 194
 Flip-Flops                                            : 194
# Comparators                                          : 37
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 2
 10-bit comparator lessequal                           : 1
 11-bit comparator greater                             : 4
 11-bit comparator less                                : 7
 22-bit comparator greater                             : 3
 22-bit comparator less                                : 3
 4-bit comparator greatequal                           : 1
 4-bit comparator less                                 : 2
 5-bit comparator less                                 : 7
 7-bit comparator equal                                : 1
 7-bit comparator not equal                            : 1
 9-bit comparator greater                              : 2
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 4
 1-bit 128-to-1 multiplexer                            : 1
 1-bit 8-to-1 multiplexer                              : 1
 5-bit 64-to-1 multiplexer                             : 1
 8-bit 16-to-1 multiplexer                             : 1
# Logic shifters                                       : 2
 10-bit shifter logical right                          : 1
 9-bit shifter logical right                           : 1
# Decoders                                             : 2
 1-of-4 decoder                                        : 1
 1-of-8 decoder                                        : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <VGA16BITS> ...

Optimizing unit <BYTE2BCD> ...

Optimizing unit <BYTE2BCDALL> ...

Optimizing unit <KBRD_PS2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block VGA16BITS, actual ratio is 12.
FlipFlop KBRD_DRIVER/KBRD_DATA_0 has been replicated 1 time(s)
FlipFlop KBRD_DRIVER/KBRD_DATA_1 has been replicated 1 time(s)
FlipFlop KBRD_DRIVER/KBRD_DATA_2 has been replicated 1 time(s)
FlipFlop LOADFLASH_0 has been replicated 1 time(s)
FlipFlop PICTUREOK_0 has been replicated 1 time(s)
FlipFlop VGA_DRVR1/COUNTER_H_4 has been replicated 1 time(s)
FlipFlop VGA_DRVR1/COUNTER_H_5 has been replicated 1 time(s)
FlipFlop VGA_DRVR1/COUNTER_H_6 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 255
 Flip-Flops                                            : 255

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : VGA16BITS.ngr
Top Level Output File Name         : VGA16BITS
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 85

Cell Usage :
# BELS                             : 2435
#      GND                         : 1
#      INV                         : 36
#      LUT1                        : 90
#      LUT2                        : 223
#      LUT2_D                      : 10
#      LUT2_L                      : 4
#      LUT3                        : 349
#      LUT3_D                      : 20
#      LUT3_L                      : 11
#      LUT4                        : 843
#      LUT4_D                      : 35
#      LUT4_L                      : 59
#      MULT_AND                    : 26
#      MUXCY                       : 348
#      MUXF5                       : 181
#      MUXF6                       : 20
#      MUXF7                       : 6
#      MUXF8                       : 2
#      VCC                         : 1
#      XORCY                       : 170
# FlipFlops/Latches                : 255
#      FD                          : 32
#      FDC                         : 3
#      FDC_1                       : 5
#      FDCE                        : 1
#      FDE                         : 148
#      FDE_1                       : 8
#      FDP                         : 1
#      FDR                         : 31
#      FDR_1                       : 1
#      FDRE                        : 20
#      FDS                         : 4
#      FDSE                        : 1
# Clock Buffers                    : 11
#      BUFG                        : 11
# IO Buffers                       : 85
#      IBUF                        : 6
#      IBUFG                       : 1
#      IOBUF                       : 24
#      OBUF                        : 54
# DLLs                             : 4
#      CLKDLL                      : 4
# MULTs                            : 10
#      MULT18X18SIO                : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                      900  out of   8672    10%  
 Number of Slice Flip Flops:            254  out of  17344     1%  
 Number of 4 input LUTs:               1680  out of  17344     9%  
 Number of IOs:                          85
 Number of bonded IOBs:                  85  out of    250    34%  
    IOB Flip Flops:                       1
 Number of MULT18X18SIOs:                10  out of     28    35%  
 Number of GCLKs:                        11  out of     24    45%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                            | Load  |
-----------------------------------+--------------------------------------------------------------------------------------------------+-------+
CLK50M                             | IBUFG+BUFG                                                                                       | 214   |
VGA_DRVR1/CNT200M_21               | BUFG                                                                                             | 24    |
CLK50M                             | VGA_DRVR1/DRIVERCLKDLL100/CLKDLL_inst:CLK2X+VGA_DRVR1/DRIVERCLKDLL200/CLKDLL_inst:CLK2X          | 4     |
VGA_DRVR1/CLK_100_200M             | VGA_DRVR1/DRIVERCLKDLL_100_200/CLKDLL_inst:CLK2X+VGA_DRVR1/DRIVERCLKDLL_200_NEW/CLKDLL_inst:CLK2X| 1     |
KBRD_DRIVER/CLK_P                  | BUFG                                                                                             | 13    |
-----------------------------------+--------------------------------------------------------------------------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RESET_0(RESET_0:Q)                 | NONE(KBRD_DRIVER/CLK_P)| 10    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 13.134ns (Maximum Frequency: 76.138MHz)
   Minimum input arrival time before clock: 10.142ns
   Maximum output required time after clock: 28.146ns
   Maximum combinational path delay: 25.377ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK50M'
  Clock period: 12.255ns (frequency: 81.599MHz)
  Total number of paths / destination ports: 35020 / 408
-------------------------------------------------------------------------
Delay:               12.255ns (Levels of Logic = 9)
  Source:            KBRD_DRIVER/KBRD_DATA_1_1 (FF)
  Destination:       POSIM_2 (FF)
  Source Clock:      CLK50M rising
  Destination Clock: CLK50M rising

  Data Path: KBRD_DRIVER/KBRD_DATA_1_1 to POSIM_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.595  KBRD_DRIVER/KBRD_DATA_1_1 (KBRD_DRIVER/KBRD_DATA_1_1)
     LUT3_D:I0->O         13   0.704   1.062  CNTPRSTEP_cmp_eq000011 (MOVE_Y_cmp_eq0000)
     LUT3:I1->O            1   0.704   0.424  POSIM_mux0004<2>1143_SW0 (N438)
     LUT4:I3->O            1   0.704   0.455  POSIM_mux0004<2>1143 (POSIM_mux0004<2>1143)
     LUT4:I2->O            3   0.704   0.566  POSIM_mux0004<2>11121 (N64)
     LUT3_D:I2->O          9   0.704   0.824  POSIM_mux0004<2>12 (N1)
     LUT4_L:I3->LO         1   0.704   0.104  POSIM_mux0004<2>510 (POSIM_mux0004<2>510)
     LUT4:I3->O            3   0.704   0.566  POSIM_mux0004<2>535 (N464)
     LUT4:I2->O            1   0.704   0.424  POSIM_mux0004<2>561 (POSIM_mux0004<2>561)
     LUT4:I3->O            1   0.704   0.000  POSIM_mux0004<2>67 (POSIM_mux0004<2>)
     FDE:D                     0.308          POSIM_2
    ----------------------------------------
    Total                     12.255ns (7.235ns logic, 5.020ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'VGA_DRVR1/CNT200M_21'
  Clock period: 13.134ns (frequency: 76.138MHz)
  Total number of paths / destination ports: 1952 / 24
-------------------------------------------------------------------------
Delay:               6.567ns (Levels of Logic = 11)
  Source:            VGA_DRVR1/COUNTER_V_0 (FF)
  Destination:       VGA_DRVR1/MARK_BIT_X (FF)
  Source Clock:      VGA_DRVR1/CNT200M_21 falling
  Destination Clock: VGA_DRVR1/CNT200M_21 rising

  Data Path: VGA_DRVR1/COUNTER_V_0 to VGA_DRVR1/MARK_BIT_X
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.591   0.844  VGA_DRVR1/COUNTER_V_0 (VGA_DRVR1/COUNTER_V_0)
     LUT1:I0->O            1   0.704   0.000  VGA_DRVR1/Msub_POS_Y_S_cy<0>_rt (VGA_DRVR1/Msub_POS_Y_S_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  VGA_DRVR1/Msub_POS_Y_S_cy<0> (VGA_DRVR1/Msub_POS_Y_S_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  VGA_DRVR1/Msub_POS_Y_S_cy<1> (VGA_DRVR1/Msub_POS_Y_S_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  VGA_DRVR1/Msub_POS_Y_S_cy<2> (VGA_DRVR1/Msub_POS_Y_S_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  VGA_DRVR1/Msub_POS_Y_S_cy<3> (VGA_DRVR1/Msub_POS_Y_S_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  VGA_DRVR1/Msub_POS_Y_S_cy<4> (VGA_DRVR1/Msub_POS_Y_S_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  VGA_DRVR1/Msub_POS_Y_S_cy<5> (VGA_DRVR1/Msub_POS_Y_S_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  VGA_DRVR1/Msub_POS_Y_S_cy<6> (VGA_DRVR1/Msub_POS_Y_S_cy<6>)
     MUXCY:CI->O           0   0.059   0.000  VGA_DRVR1/Msub_POS_Y_S_cy<7> (VGA_DRVR1/Msub_POS_Y_S_cy<7>)
     XORCY:CI->O           7   0.804   0.712  VGA_DRVR1/Msub_POS_Y_S_xor<8> (POS_V_MEMORY<8>)
     LUT4:I3->O            1   0.704   0.420  VGA_DRVR1/MARK_BIT_X_not0001 (VGA_DRVR1/MARK_BIT_X_not0001)
     FDR_1:R                   0.911          VGA_DRVR1/MARK_BIT_X
    ----------------------------------------
    Total                      6.567ns (4.591ns logic, 1.976ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'VGA_DRVR1/CLK_100_200M'
  Clock period: 7.796ns (frequency: 128.271MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.949ns (Levels of Logic = 0)
  Source:            VGA_DRVR1/CLK200M_END (FF)
  Destination:       VGA_DRVR1/CLK200M_END (FF)
  Source Clock:      VGA_DRVR1/CLK_100_200M rising 4.0X
  Destination Clock: VGA_DRVR1/CLK_100_200M rising 4.0X

  Data Path: VGA_DRVR1/CLK200M_END to VGA_DRVR1/CLK200M_END
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  VGA_DRVR1/CLK200M_END (VGA_DRVR1/CLK200M_END)
     FDR:R                     0.911          VGA_DRVR1/CLK200M_END
    ----------------------------------------
    Total                      1.949ns (1.502ns logic, 0.447ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'KBRD_DRIVER/CLK_P'
  Clock period: 4.911ns (frequency: 203.625MHz)
  Total number of paths / destination ports: 56 / 13
-------------------------------------------------------------------------
Delay:               4.911ns (Levels of Logic = 2)
  Source:            KBRD_DRIVER/COUNTER_KB_3 (FF)
  Destination:       KBRD_DRIVER/KBRD_DATA_S_3 (FF)
  Source Clock:      KBRD_DRIVER/CLK_P falling
  Destination Clock: KBRD_DRIVER/CLK_P falling

  Data Path: KBRD_DRIVER/COUNTER_KB_3 to KBRD_DRIVER/KBRD_DATA_S_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.591   1.175  KBRD_DRIVER/COUNTER_KB_3 (KBRD_DRIVER/COUNTER_KB_3)
     LUT3_D:I0->O          4   0.704   0.762  KBRD_DRIVER/ENABLE_KB_0_and000011 (KBRD_DRIVER/N2)
     LUT3:I0->O            1   0.704   0.420  KBRD_DRIVER/KBRD_DATA_S_3_and00001 (KBRD_DRIVER/KBRD_DATA_S_3_and0000)
     FDE_1:CE                  0.555          KBRD_DRIVER/KBRD_DATA_S_3
    ----------------------------------------
    Total                      4.911ns (2.554ns logic, 2.357ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK50M'
  Total number of paths / destination ports: 349 / 195
-------------------------------------------------------------------------
Offset:              10.142ns (Levels of Logic = 7)
  Source:            BTN (PAD)
  Destination:       POSIM_4 (FF)
  Destination Clock: CLK50M rising

  Data Path: BTN to POSIM_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   1.218   1.303  BTN_IBUF (BTN_IBUF)
     LUT4_D:I0->LO         1   0.704   0.135  IMPOS_18_mux000461 (N1038)
     LUT3:I2->O           29   0.704   1.296  CNTPRSTEP_not000118 (ACC_ZOOM_not0001)
     LUT3_D:I2->O          6   0.704   0.704  IMPOS_19_mux000461 (N167)
     LUT3:I2->O            1   0.704   0.455  POSIM_mux0004<0>251_SW0 (N400)
     LUT4:I2->O            1   0.704   0.499  POSIM_mux0004<0>31 (POSIM_mux0004<0>31)
     LUT4:I1->O            1   0.704   0.000  POSIM_mux0004<0>95 (POSIM_mux0004<0>)
     FDE:D                     0.308          POSIM_4
    ----------------------------------------
    Total                     10.142ns (5.750ns logic, 4.392ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'KBRD_DRIVER/CLK_P'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.283ns (Levels of Logic = 1)
  Source:            KBRD_DATA_PIN (PAD)
  Destination:       KBRD_DRIVER/KBRD_DATA_S_6 (FF)
  Destination Clock: KBRD_DRIVER/CLK_P falling

  Data Path: KBRD_DATA_PIN to KBRD_DRIVER/KBRD_DATA_S_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.757  KBRD_DATA_PIN_IBUF (KBRD_DATA_PIN_IBUF)
     FDE_1:D                   0.308          KBRD_DRIVER/KBRD_DATA_S_7
    ----------------------------------------
    Total                      2.283ns (1.526ns logic, 0.757ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK50M'
  Total number of paths / destination ports: 230240 / 62
-------------------------------------------------------------------------
Offset:              28.146ns (Levels of Logic = 23)
  Source:            ZOOM_2 (FF)
  Destination:       BLUE<1> (PAD)
  Source Clock:      CLK50M rising

  Data Path: ZOOM_2 to BLUE<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            85   0.591   1.454  ZOOM_2 (ZOOM_2)
     LUT3:I0->O            2   0.704   0.447  Mdecod_POW_ZOOM51 (POW_ZOOM<5>)
     MUXF5:S->O            1   0.739   0.000  BYTE2BCDALL_DRV/DD1<1>_f5 (BYTE2BCDALL_DRV/DD1<1>_f5)
     MUXF6:I1->O           1   0.521   0.455  BYTE2BCDALL_DRV/DD1<1>_f6 (D_ZOOM<2>)
     LUT3:I2->O            1   0.704   0.000  Mmux__varindex0000_112_G (N911)
     MUXF5:I1->O           1   0.321   0.595  Mmux__varindex0000_112 (Mmux__varindex0000_112)
     LUT2:I0->O            1   0.704   0.000  POS_H_MEMORY<8>_f5_SW01 (POS_H_MEMORY<8>_f5_SW0)
     MUXF5:I1->O           1   0.321   0.455  POS_H_MEMORY<8>_f5_SW0_f5 (N668)
     LUT4:I2->O          143   0.704   1.376  POS_H_MEMORY<8>_f5 (_varindex0000<2>)
     LUT4:I1->O            3   0.704   0.706  Mrom_varindex0000_rom000019310 (N458)
     LUT4:I0->O            1   0.704   0.499  Mrom_varindex0000_rom000037421_SW0 (N456)
     LUT4:I1->O            1   0.704   0.499  Mrom_varindex0000_rom000037421 (Mrom_varindex0000_rom000037)
     LUT3:I1->O            1   0.704   0.000  Mmux_CHARBIT_18 (Mmux_CHARBIT_18)
     MUXF5:I1->O           1   0.321   0.455  Mmux_CHARBIT_17_f5 (Mmux_CHARBIT_17_f5)
     LUT3:I2->O            1   0.704   0.000  Mmux_CHARBIT_133 (Mmux_CHARBIT_133)
     MUXF5:I0->O           1   0.321   0.499  Mmux_CHARBIT_11_f5 (Mmux_CHARBIT_11_f5)
     LUT3:I1->O            1   0.704   0.455  VGA_DRVR1/COUNTER_H<0>146 (VGA_DRVR1/COUNTER_H<0>2)
     LUT3:I2->O            1   0.704   0.000  Mmux_CHARBIT_4 (Mmux_CHARBIT_4)
     MUXF5:I0->O           1   0.321   0.455  Mmux_CHARBIT_2_f5 (CHARBIT1)
     LUT4:I2->O            7   0.704   0.883  CHARBIT_ACT138 (CHARBIT_ACT)
     LUT3:I0->O            3   0.704   0.706  VGA_DRVR1/COLOR_and0001<0>11 (N211)
     LUT4:I0->O            1   0.704   0.499  VGA_DRVR1/RED<2>1_SW0 (N590)
     LUT4:I1->O            1   0.704   0.420  VGA_DRVR1/RED<2>1 (RED_2_OBUF)
     OBUF:I->O                 3.272          RED_2_OBUF (RED<2>)
    ----------------------------------------
    Total                     28.146ns (17.288ns logic, 10.858ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_DRVR1/CNT200M_21'
  Total number of paths / destination ports: 1894411 / 33
-------------------------------------------------------------------------
Offset:              26.949ns (Levels of Logic = 21)
  Source:            VGA_DRVR1/COUNTER_H_4 (FF)
  Destination:       BLUE<1> (PAD)
  Source Clock:      VGA_DRVR1/CNT200M_21 falling

  Data Path: VGA_DRVR1/COUNTER_H_4 to BLUE<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              47   0.591   1.346  VGA_DRVR1/COUNTER_H_4 (VGA_DRVR1/COUNTER_H_4)
     LUT3:I1->O           14   0.704   1.175  VGA_DRVR1/Msub_POS_X_S_xor<6>11 (POS_H_MEMORY<6>)
     LUT4:I0->O            1   0.704   0.000  Mmux__varindex000013659_SW01 (Mmux__varindex000013659_SW0)
     MUXF5:I0->O           2   0.321   0.526  Mmux__varindex000013659_SW0_f5 (N666)
     LUT4:I1->O            1   0.704   0.000  Mmux__varindex0000136591 (Mmux__varindex0000136591)
     MUXF5:I1->O           1   0.321   0.424  Mmux__varindex000013659_f5 (Mmux__varindex000013659)
     LUT4:I3->O          135   0.704   1.470  Mmux__varindex000013675 (_varindex0000<1>)
     LUT3:I0->O            3   0.704   0.610  Mrom_varindex0000_rom00003742 (N154)
     LUT4:I1->O            1   0.704   0.499  Mrom_varindex0000_rom000037421_SW0 (N456)
     LUT4:I1->O            1   0.704   0.499  Mrom_varindex0000_rom000037421 (Mrom_varindex0000_rom000037)
     LUT3:I1->O            1   0.704   0.000  Mmux_CHARBIT_18 (Mmux_CHARBIT_18)
     MUXF5:I1->O           1   0.321   0.455  Mmux_CHARBIT_17_f5 (Mmux_CHARBIT_17_f5)
     LUT3:I2->O            1   0.704   0.000  Mmux_CHARBIT_133 (Mmux_CHARBIT_133)
     MUXF5:I0->O           1   0.321   0.499  Mmux_CHARBIT_11_f5 (Mmux_CHARBIT_11_f5)
     LUT3:I1->O            1   0.704   0.455  VGA_DRVR1/COUNTER_H<0>146 (VGA_DRVR1/COUNTER_H<0>2)
     LUT3:I2->O            1   0.704   0.000  Mmux_CHARBIT_4 (Mmux_CHARBIT_4)
     MUXF5:I0->O           1   0.321   0.455  Mmux_CHARBIT_2_f5 (CHARBIT1)
     LUT4:I2->O            7   0.704   0.883  CHARBIT_ACT138 (CHARBIT_ACT)
     LUT3:I0->O            3   0.704   0.706  VGA_DRVR1/COLOR_and0001<0>11 (N211)
     LUT4:I0->O            1   0.704   0.499  VGA_DRVR1/RED<2>1_SW0 (N590)
     LUT4:I1->O            1   0.704   0.420  VGA_DRVR1/RED<2>1 (RED_2_OBUF)
     OBUF:I->O                 3.272          RED_2_OBUF (RED<2>)
    ----------------------------------------
    Total                     26.949ns (16.028ns logic, 10.921ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_DRVR1/CLK_100_200M'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              9.105ns (Levels of Logic = 5)
  Source:            VGA_DRVR1/CLK200M_END (FF)
  Destination:       GRN<0> (PAD)
  Source Clock:      VGA_DRVR1/CLK_100_200M rising 4.0X

  Data Path: VGA_DRVR1/CLK200M_END to GRN<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.482  VGA_DRVR1/CLK200M_END (VGA_DRVR1/CLK200M_END)
     LUT4:I2->O            2   0.704   0.526  VGA_DRVR1/F_101 (VGA_DRVR1/F_10)
     LUT4:I1->O            1   0.704   0.499  VGA_DRVR1/COLOR_and0000<5> (VGA_DRVR1/COLOR_and0000<5>)
     LUT4:I1->O            1   0.704   0.499  VGA_DRVR1/RED<0>1_SW0 (N580)
     LUT4:I1->O            1   0.704   0.420  VGA_DRVR1/RED<0>1 (RED_0_OBUF)
     OBUF:I->O                 3.272          RED_0_OBUF (RED<0>)
    ----------------------------------------
    Total                      9.105ns (6.679ns logic, 2.426ns route)
                                       (73.4% logic, 26.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 87805 / 16
-------------------------------------------------------------------------
Delay:               25.377ns (Levels of Logic = 18)
  Source:            DATA<10> (PAD)
  Destination:       GRN<0> (PAD)

  Data Path: DATA<10> to GRN<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           4   1.218   0.762  DATA_10_IOBUF (N341)
     LUT3:I0->O            1   0.704   0.424  VGA_DRVR1/R_BIT_CMPL_SW0 (N237)
     LUT4:I3->O            2   0.704   0.447  VGA_DRVR1/R_BIT_CMPL (VGA_DRVR1/R_BIT_CMPL)
     MULT18X18SIO:A0->P18   11   4.873   1.108  VGA_DRVR1/Mmult_R_1000 (VGA_DRVR1/R_1000<18>)
     LUT2:I0->O            1   0.704   0.000  VGA_DRVR1/Mcompar_IS_SKIN_0_cmp_lt0001_lut<18> (VGA_DRVR1/Mcompar_IS_SKIN_0_cmp_lt0001_lut<18>)
     MUXCY:S->O            1   0.464   0.000  VGA_DRVR1/Mcompar_IS_SKIN_0_cmp_lt0001_cy<18> (VGA_DRVR1/Mcompar_IS_SKIN_0_cmp_lt0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  VGA_DRVR1/Mcompar_IS_SKIN_0_cmp_lt0001_cy<19> (VGA_DRVR1/Mcompar_IS_SKIN_0_cmp_lt0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  VGA_DRVR1/Mcompar_IS_SKIN_0_cmp_lt0001_cy<20> (VGA_DRVR1/Mcompar_IS_SKIN_0_cmp_lt0001_cy<20>)
     MUXCY:CI->O           1   0.459   0.455  VGA_DRVR1/Mcompar_IS_SKIN_0_cmp_lt0001_cy<21> (VGA_DRVR1/Mcompar_IS_SKIN_0_cmp_lt0001_cy<21>)
     LUT4:I2->O            1   0.704   0.424  VGA_DRVR1/IS_SKIN_CONV_0_or0000_SW1 (N698)
     LUT4:I3->O            3   0.704   0.610  VGA_DRVR1/IS_SKIN_CONV_0_or0000 (VGA_DRVR1/IS_SKIN_CONV)
     LUT2:I1->O            3   0.704   0.566  VGA_DRVR1/COLOR_and0000<0>42 (N440)
     LUT4:I2->O            4   0.704   0.591  VGA_DRVR1/COLOR_and0000<2>11 (N188)
     LUT4:I3->O            1   0.704   0.424  VGA_DRVR1/COLOR_and0000<5>_SW0 (N243)
     LUT4:I3->O            1   0.704   0.499  VGA_DRVR1/COLOR_and0000<5> (VGA_DRVR1/COLOR_and0000<5>)
     LUT4:I1->O            1   0.704   0.499  VGA_DRVR1/RED<0>1_SW0 (N580)
     LUT4:I1->O            1   0.704   0.420  VGA_DRVR1/RED<0>1 (RED_0_OBUF)
     OBUF:I->O                 3.272          RED_0_OBUF (RED<0>)
    ----------------------------------------
    Total                     25.377ns (18.148ns logic, 7.229ns route)
                                       (71.5% logic, 28.5% route)

=========================================================================


Total REAL time to Xst completion: 47.00 secs
Total CPU time to Xst completion: 46.61 secs
 
--> 

Total memory usage is 258788 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    9 (   0 filtered)

