
AVRASM ver. 2.1.30  C:\Documents and Settings\Admin\Desktop\HW6\Debug\List\code_transmiter.asm Wed Jan 22 20:25:18 2020

C:\Documents and Settings\Admin\Desktop\HW6\Debug\List\code_transmiter.asm(1088): warning: Register r4 already defined by the .DEF directive
C:\Documents and Settings\Admin\Desktop\HW6\Debug\List\code_transmiter.asm(1089): warning: Register r5 already defined by the .DEF directive
C:\Documents and Settings\Admin\Desktop\HW6\Debug\List\code_transmiter.asm(1090): warning: Register r7 already defined by the .DEF directive
C:\Documents and Settings\Admin\Desktop\HW6\Debug\List\code_transmiter.asm(1091): warning: Register r6 already defined by the .DEF directive
C:\Documents and Settings\Admin\Desktop\HW6\Debug\List\code_transmiter.asm(1092): warning: Register r9 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega32
                 ;Program type           : Application
                 ;Clock frequency        : 1.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 512 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega32
                 	#pragma AVRPART MEMORY PROG_FLASH 32768
                 	#pragma AVRPART MEMORY EEPROM 1024
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 2048
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x085F
                 	.EQU __DSTACK_SIZE=0x0200
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _temp=R4
                 	.DEF _temp_msb=R5
                 	.DEF __lcd_x=R7
                 	.DEF __lcd_y=R6
                 	.DEF __lcd_maxx=R9
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0047 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0074 	JMP  _ana_comp_isr
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _tbl10_G100:
00002a 2710
00002b 03e8
00002c 0064
00002d 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00002e 0001      	.DB  0x1,0x0
                 _tbl16_G100:
00002f 1000
000030 0100
000031 0010
000032 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
000033 0000      	.DB  0x0,0x0
                 
                 _0x0:
000034 6425
C:\Documents and Settings\Admin\Desktop\HW6\Debug\List\code_transmiter.asm(1134): warning: .cseg .db misalignment - padding zero byte
000035 0000      	.DB  0x25,0x64,0x0
                 _0x2040003:
000036 c080      	.DB  0x80,0xC0
                 _0x20A0060:
C:\Documents and Settings\Admin\Desktop\HW6\Debug\List\code_transmiter.asm(1138): warning: .cseg .db misalignment - padding zero byte
000037 0001      	.DB  0x1
                 _0x20A0000:
000038 4e2d
000039 4e41
00003a 4900
00003b 464e      	.DB  0x2D,0x4E,0x41,0x4E,0x0,0x49,0x4E,0x46
C:\Documents and Settings\Admin\Desktop\HW6\Debug\List\code_transmiter.asm(1141): warning: .cseg .db misalignment - padding zero byte
00003c 0000      	.DB  0x0
                 
                 __GLOBAL_INI_TBL:
00003d 0002      	.DW  0x02
00003e 0004      	.DW  0x04
00003f 0066      	.DW  __REG_VARS*2
                 
000040 0002      	.DW  0x02
000041 0292      	.DW  __base_y_G102
000042 006c      	.DW  _0x2040003*2
                 
000043 0001      	.DW  0x01
000044 0296      	.DW  __seed_G105
000045 006e      	.DW  _0x20A0060*2
                 
                 _0xFFFFFFFF:
000046 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000047 94f8      	CLI
000048 27ee      	CLR  R30
000049 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00004a e0f1      	LDI  R31,1
00004b bffb      	OUT  GICR,R31
00004c bfeb      	OUT  GICR,R30
00004d bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
00004e e08d      	LDI  R24,(14-2)+1
00004f e0a2      	LDI  R26,2
000050 27bb      	CLR  R27
                 __CLEAR_REG:
000051 93ed      	ST   X+,R30
000052 958a      	DEC  R24
000053 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000054 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000055 e098      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000056 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000057 93ed      	ST   X+,R30
000058 9701      	SBIW R24,1
000059 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00005a e7ea      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00005b e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00005c 9185      	LPM  R24,Z+
00005d 9195      	LPM  R25,Z+
00005e 9700      	SBIW R24,0
00005f f061      	BREQ __GLOBAL_INI_END
000060 91a5      	LPM  R26,Z+
000061 91b5      	LPM  R27,Z+
000062 9005      	LPM  R0,Z+
000063 9015      	LPM  R1,Z+
000064 01bf      	MOVW R22,R30
000065 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000066 9005      	LPM  R0,Z+
000067 920d      	ST   X+,R0
000068 9701      	SBIW R24,1
000069 f7e1      	BRNE __GLOBAL_INI_LOOP
00006a 01fb      	MOVW R30,R22
00006b cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00006c e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00006d bfed      	OUT  SPL,R30
00006e e0e8      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
00006f bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000070 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000071 e0d2      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000072 940c 00b5 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x260
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 1/22/2020
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega32
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 1.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 512
                 ;*******************************************************/
                 ;
                 ;#include <mega32.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;#include <stdio.h>
                 ;#include <math.h>
                 ;// Alphanumeric LCD functions
                 ;#include <alcd.h>
                 ;
                 ;// Declare your global variables here
                 ;int temp = 0;
                 ;char str[50] = "";
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;
                 ;// Analog Comparator interrupt service routine
                 ;interrupt [ANA_COMP] void ana_comp_isr(void)
                 ; 0000 0027 {
                 
                 	.CSEG
                 _ana_comp_isr:
                 ; .FSTART _ana_comp_isr
000074 920a      	ST   -Y,R0
000075 921a      	ST   -Y,R1
000076 92fa      	ST   -Y,R15
000077 936a      	ST   -Y,R22
000078 937a      	ST   -Y,R23
000079 938a      	ST   -Y,R24
00007a 939a      	ST   -Y,R25
00007b 93aa      	ST   -Y,R26
00007c 93ba      	ST   -Y,R27
00007d 93ea      	ST   -Y,R30
00007e 93fa      	ST   -Y,R31
00007f b7ef      	IN   R30,SREG
000080 93ea      	ST   -Y,R30
                 ; 0000 0028 // Place your code here
                 ; 0000 0029 UDR = temp;
000081 b84c      	OUT  0xC,R4
                 ; 0000 002A sprintf(str, "%d", temp);
000082 e6e0      	LDI  R30,LOW(_str)
000083 e0f2      	LDI  R31,HIGH(_str)
000084 93fa      	ST   -Y,R31
000085 93ea      	ST   -Y,R30
                +
000086 e6e8     +LDI R30 , LOW ( 2 * _0x0 + ( 0 ) )
000087 e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 0 ) )
                 	__POINTW1FN _0x0,0
000088 93fa      	ST   -Y,R31
000089 93ea      	ST   -Y,R30
00008a 01f2      	MOVW R30,R4
00008b 940e 04cc 	CALL __CWD1
00008d 940e 0503 	CALL __PUTPARD1
00008f e084      	LDI  R24,4
000090 940e 0279 	CALL _sprintf
000092 9628      	ADIW R28,8
                 ; 0000 002B lcd_clear();
000093 940e 0322 	CALL _lcd_clear
                 ; 0000 002C lcd_puts(str);
000095 e6a0      	LDI  R26,LOW(_str)
000096 e0b2      	LDI  R27,HIGH(_str)
000097 940e 0343 	CALL _lcd_puts
                 ; 0000 002D }
000099 91e9      	LD   R30,Y+
00009a bfef      	OUT  SREG,R30
00009b 91f9      	LD   R31,Y+
00009c 91e9      	LD   R30,Y+
00009d 91b9      	LD   R27,Y+
00009e 91a9      	LD   R26,Y+
00009f 9199      	LD   R25,Y+
0000a0 9189      	LD   R24,Y+
0000a1 9179      	LD   R23,Y+
0000a2 9169      	LD   R22,Y+
0000a3 90f9      	LD   R15,Y+
0000a4 9019      	LD   R1,Y+
0000a5 9009      	LD   R0,Y+
0000a6 9518      	RETI
                 ; .FEND
                 ;
                 ;// Voltage Reference: AREF pin
                 ;#define ADC_VREF_TYPE ((0<<REFS1) | (0<<REFS0) | (0<<ADLAR))
                 ;
                 ;// Read the AD conversion result
                 ;unsigned int read_adc(unsigned char adc_input)
                 ; 0000 0034 {
                 _read_adc:
                 ; .FSTART _read_adc
                 ; 0000 0035 ADMUX=adc_input | ADC_VREF_TYPE;
0000a7 93aa      	ST   -Y,R26
                 ;	adc_input -> Y+0
0000a8 81e8      	LD   R30,Y
0000a9 b9e7      	OUT  0x7,R30
                 ; 0000 0036 // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 0037 delay_us(10);
                +
0000aa e083     +LDI R24 , LOW ( 3 )
                +__DELAY_USB_LOOP :
0000ab 958a     +DEC R24
0000ac f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 3
                 ; 0000 0038 // Start the AD conversion
                 ; 0000 0039 ADCSRA|=(1<<ADSC);
0000ad 9a36      	SBI  0x6,6
                 ; 0000 003A // Wait for the AD conversion to complete
                 ; 0000 003B while ((ADCSRA & (1<<ADIF))==0);
                 _0x3:
0000ae 9b34      	SBIS 0x6,4
0000af cffe      	RJMP _0x3
                 ; 0000 003C ADCSRA|=(1<<ADIF);
0000b0 9a34      	SBI  0x6,4
                 ; 0000 003D return ADCW;
0000b1 b1e4      	IN   R30,0x4
0000b2 b1f5      	IN   R31,0x4+1
0000b3 940c 037f 	JMP  _0x20C0001
                 ; 0000 003E }
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 0041 {
                 _main:
                 ; .FSTART _main
                 ; 0000 0042 // Declare your local variables here
                 ; 0000 0043 
                 ; 0000 0044 // Input/Output Ports initialization
                 ; 0000 0045 // Port A initialization
                 ; 0000 0046 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0047 DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
0000b5 e0e0      	LDI  R30,LOW(0)
0000b6 bbea      	OUT  0x1A,R30
                 ; 0000 0048 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0049 PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
0000b7 bbeb      	OUT  0x1B,R30
                 ; 0000 004A 
                 ; 0000 004B // Port B initialization
                 ; 0000 004C // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 004D DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
0000b8 bbe7      	OUT  0x17,R30
                 ; 0000 004E // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 004F PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000b9 bbe8      	OUT  0x18,R30
                 ; 0000 0050 
                 ; 0000 0051 // Port C initialization
                 ; 0000 0052 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0053 DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
0000ba bbe4      	OUT  0x14,R30
                 ; 0000 0054 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0055 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
0000bb bbe5      	OUT  0x15,R30
                 ; 0000 0056 
                 ; 0000 0057 // Port D initialization
                 ; 0000 0058 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0059 DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
0000bc bbe1      	OUT  0x11,R30
                 ; 0000 005A // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 005B PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
0000bd bbe2      	OUT  0x12,R30
                 ; 0000 005C 
                 ; 0000 005D // Timer/Counter 0 initialization
                 ; 0000 005E // Clock source: System Clock
                 ; 0000 005F // Clock value: Timer 0 Stopped
                 ; 0000 0060 // Mode: Normal top=0xFF
                 ; 0000 0061 // OC0 output: Disconnected
                 ; 0000 0062 TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
0000be bfe3      	OUT  0x33,R30
                 ; 0000 0063 TCNT0=0x00;
0000bf bfe2      	OUT  0x32,R30
                 ; 0000 0064 OCR0=0x00;
0000c0 bfec      	OUT  0x3C,R30
                 ; 0000 0065 
                 ; 0000 0066 // Timer/Counter 1 initialization
                 ; 0000 0067 // Clock source: System Clock
                 ; 0000 0068 // Clock value: Timer1 Stopped
                 ; 0000 0069 // Mode: Normal top=0xFFFF
                 ; 0000 006A // OC1A output: Disconnected
                 ; 0000 006B // OC1B output: Disconnected
                 ; 0000 006C // Noise Canceler: Off
                 ; 0000 006D // Input Capture on Falling Edge
                 ; 0000 006E // Timer1 Overflow Interrupt: Off
                 ; 0000 006F // Input Capture Interrupt: Off
                 ; 0000 0070 // Compare A Match Interrupt: Off
                 ; 0000 0071 // Compare B Match Interrupt: Off
                 ; 0000 0072 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
0000c1 bdef      	OUT  0x2F,R30
                 ; 0000 0073 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
0000c2 bdee      	OUT  0x2E,R30
                 ; 0000 0074 TCNT1H=0x00;
0000c3 bded      	OUT  0x2D,R30
                 ; 0000 0075 TCNT1L=0x00;
0000c4 bdec      	OUT  0x2C,R30
                 ; 0000 0076 ICR1H=0x00;
0000c5 bde7      	OUT  0x27,R30
                 ; 0000 0077 ICR1L=0x00;
0000c6 bde6      	OUT  0x26,R30
                 ; 0000 0078 OCR1AH=0x00;
0000c7 bdeb      	OUT  0x2B,R30
                 ; 0000 0079 OCR1AL=0x00;
0000c8 bdea      	OUT  0x2A,R30
                 ; 0000 007A OCR1BH=0x00;
0000c9 bde9      	OUT  0x29,R30
                 ; 0000 007B OCR1BL=0x00;
0000ca bde8      	OUT  0x28,R30
                 ; 0000 007C 
                 ; 0000 007D // Timer/Counter 2 initialization
                 ; 0000 007E // Clock source: System Clock
                 ; 0000 007F // Clock value: Timer2 Stopped
                 ; 0000 0080 // Mode: Normal top=0xFF
                 ; 0000 0081 // OC2 output: Disconnected
                 ; 0000 0082 ASSR=0<<AS2;
0000cb bde2      	OUT  0x22,R30
                 ; 0000 0083 TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
0000cc bde5      	OUT  0x25,R30
                 ; 0000 0084 TCNT2=0x00;
0000cd bde4      	OUT  0x24,R30
                 ; 0000 0085 OCR2=0x00;
0000ce bde3      	OUT  0x23,R30
                 ; 0000 0086 
                 ; 0000 0087 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 0088 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
0000cf bfe9      	OUT  0x39,R30
                 ; 0000 0089 
                 ; 0000 008A // External Interrupt(s) initialization
                 ; 0000 008B // INT0: Off
                 ; 0000 008C // INT1: Off
                 ; 0000 008D // INT2: Off
                 ; 0000 008E MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
0000d0 bfe5      	OUT  0x35,R30
                 ; 0000 008F MCUCSR=(0<<ISC2);
0000d1 bfe4      	OUT  0x34,R30
                 ; 0000 0090 
                 ; 0000 0091 // USART initialization
                 ; 0000 0092 // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 0093 // USART Receiver: Off
                 ; 0000 0094 // USART Transmitter: On
                 ; 0000 0095 // USART Mode: Asynchronous
                 ; 0000 0096 // USART Baud Rate: 9600
                 ; 0000 0097 UCSRA=(0<<RXC) | (0<<TXC) | (0<<UDRE) | (0<<FE) | (0<<DOR) | (0<<UPE) | (0<<U2X) | (0<<MPCM);
0000d2 b9eb      	OUT  0xB,R30
                 ; 0000 0098 UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (1<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
0000d3 e0e8      	LDI  R30,LOW(8)
0000d4 b9ea      	OUT  0xA,R30
                 ; 0000 0099 UCSRC=(1<<URSEL) | (0<<UMSEL) | (0<<UPM1) | (0<<UPM0) | (0<<USBS) | (1<<UCSZ1) | (1<<UCSZ0) | (0<<UCPOL);
0000d5 e8e6      	LDI  R30,LOW(134)
0000d6 bde0      	OUT  0x20,R30
                 ; 0000 009A UBRRH=0x00;
0000d7 e0e0      	LDI  R30,LOW(0)
0000d8 bde0      	OUT  0x20,R30
                 ; 0000 009B UBRRL=0x06;
0000d9 e0e6      	LDI  R30,LOW(6)
0000da b9e9      	OUT  0x9,R30
                 ; 0000 009C 
                 ; 0000 009D // Analog Comparator initialization
                 ; 0000 009E // Analog Comparator: On
                 ; 0000 009F // The Analog Comparator's positive input is
                 ; 0000 00A0 // connected to the AIN0 pin
                 ; 0000 00A1 // The Analog Comparator's negative input is
                 ; 0000 00A2 // connected to the AIN1 pin
                 ; 0000 00A3 // Interrupt on Output Toggle
                 ; 0000 00A4 // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 00A5 ACSR=(0<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (1<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
0000db e0e8      	LDI  R30,LOW(8)
0000dc b9e8      	OUT  0x8,R30
                 ; 0000 00A6 
                 ; 0000 00A7 // ADC initialization
                 ; 0000 00A8 // ADC Clock frequency: 500.000 kHz
                 ; 0000 00A9 // ADC Voltage Reference: AREF pin
                 ; 0000 00AA // ADC Auto Trigger Source: Free Running
                 ; 0000 00AB ADMUX=ADC_VREF_TYPE;
0000dd e0e0      	LDI  R30,LOW(0)
0000de b9e7      	OUT  0x7,R30
                 ; 0000 00AC ADCSRA=(1<<ADEN) | (0<<ADSC) | (1<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (1<<ADPS0);
0000df eae1      	LDI  R30,LOW(161)
0000e0 b9e6      	OUT  0x6,R30
                 ; 0000 00AD SFIOR=(0<<ADTS2) | (0<<ADTS1) | (0<<ADTS0);
0000e1 e0e0      	LDI  R30,LOW(0)
0000e2 bfe0      	OUT  0x30,R30
                 ; 0000 00AE 
                 ; 0000 00AF // SPI initialization
                 ; 0000 00B0 // SPI disabled
                 ; 0000 00B1 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
0000e3 b9ed      	OUT  0xD,R30
                 ; 0000 00B2 
                 ; 0000 00B3 // TWI initialization
                 ; 0000 00B4 // TWI disabled
                 ; 0000 00B5 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
0000e4 bfe6      	OUT  0x36,R30
                 ; 0000 00B6 
                 ; 0000 00B7 // Alphanumeric LCD initialization
                 ; 0000 00B8 // Connections are specified in the
                 ; 0000 00B9 // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 00BA // RS - PORTC Bit 0
                 ; 0000 00BB // RD - PORTC Bit 1
                 ; 0000 00BC // EN - PORTC Bit 2
                 ; 0000 00BD // D4 - PORTC Bit 4
                 ; 0000 00BE // D5 - PORTC Bit 5
                 ; 0000 00BF // D6 - PORTC Bit 6
                 ; 0000 00C0 // D7 - PORTC Bit 7
                 ; 0000 00C1 // Characters/line: 8
                 ; 0000 00C2 lcd_init(8);
0000e5 e0a8      	LDI  R26,LOW(8)
0000e6 940e 0354 	CALL _lcd_init
                 ; 0000 00C3 
                 ; 0000 00C4 // Global enable interrupts
                 ; 0000 00C5 #asm("sei")
0000e8 9478      	sei
                 ; 0000 00C6 
                 ; 0000 00C7 while (1)
                 _0x6:
                 ; 0000 00C8       {
                 ; 0000 00C9       temp = ceil((read_adc(0)*500)/1010);
0000e9 e0a0      	LDI  R26,LOW(0)
0000ea dfbc      	RCALL _read_adc
0000eb efa4      	LDI  R26,LOW(500)
0000ec e0b1      	LDI  R27,HIGH(500)
0000ed 940e 04d1 	CALL __MULW12U
0000ef 01df      	MOVW R26,R30
0000f0 efe2      	LDI  R30,LOW(1010)
0000f1 e0f3      	LDI  R31,HIGH(1010)
0000f2 940e 04d9 	CALL __DIVW21U
0000f4 2766      	CLR  R22
0000f5 2777      	CLR  R23
0000f6 940e 0439 	CALL __CDF1
0000f8 01df      	MOVW R26,R30
0000f9 01cb      	MOVW R24,R22
0000fa 940e 02de 	CALL _ceil
0000fc 940e 0402 	CALL __CFD1
0000fe 012f      	MOVW R4,R30
                 ; 0000 00CA       delay_ms(200);
0000ff eca8      	LDI  R26,LOW(200)
000100 e0b0      	LDI  R27,0
000101 940e 03d3 	CALL _delay_ms
                 ; 0000 00CB 
                 ; 0000 00CC       }
000103 cfe5      	RJMP _0x6
                 ; 0000 00CD }
                 _0x9:
000104 cfff      	RJMP _0x9
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _put_buff_G100:
                 ; .FSTART _put_buff_G100
000105 93ba      	ST   -Y,R27
000106 93aa      	ST   -Y,R26
000107 931a      	ST   -Y,R17
000108 930a      	ST   -Y,R16
000109 81aa      	LDD  R26,Y+2
00010a 81bb      	LDD  R27,Y+2+1
00010b 9612      	ADIW R26,2
00010c 940e 04ec 	CALL __GETW1P
00010e 9730      	SBIW R30,0
00010f f159      	BREQ _0x2000010
000110 81aa      	LDD  R26,Y+2
000111 81bb      	LDD  R27,Y+2+1
000112 9614      	ADIW R26,4
000113 940e 04ec 	CALL __GETW1P
000115 018f      	MOVW R16,R30
000116 9730      	SBIW R30,0
000117 f061      	BREQ _0x2000012
                +
000118 3002     +CPI R16 , LOW ( 2 )
000119 e0e0     +LDI R30 , HIGH ( 2 )
00011a 071e     +CPC R17 , R30
                 	__CPWRN 16,17,2
00011b f098      	BRLO _0x2000013
00011c 01f8      	MOVW R30,R16
00011d 9731      	SBIW R30,1
00011e 018f      	MOVW R16,R30
                +
00011f 81aa     +LDD R26 , Y + 2
000120 81bb     +LDD R27 , Y + 2 + 1
000121 9614     +ADIW R26 , 4
000122 93ed     +ST X + , R30
000123 93fc     +ST X , R31
                 	__PUTW1SNS 2,4
                 _0x2000012:
000124 81aa      	LDD  R26,Y+2
000125 81bb      	LDD  R27,Y+2+1
000126 9612      	ADIW R26,2
000127 91ed      	LD   R30,X+
000128 91fd      	LD   R31,X+
000129 9631      	ADIW R30,1
00012a 93fe      	ST   -X,R31
00012b 93ee      	ST   -X,R30
00012c 9731      	SBIW R30,1
00012d 81ac      	LDD  R26,Y+4
00012e 83a0      	STD  Z+0,R26
                 _0x2000013:
00012f 81aa      	LDD  R26,Y+2
000130 81bb      	LDD  R27,Y+2+1
000131 940e 04ec 	CALL __GETW1P
000133 23ff      	TST  R31
000134 f02a      	BRMI _0x2000014
000135 91ed      	LD   R30,X+
000136 91fd      	LD   R31,X+
000137 9631      	ADIW R30,1
000138 93fe      	ST   -X,R31
000139 93ee      	ST   -X,R30
                 _0x2000014:
00013a c006      	RJMP _0x2000015
                 _0x2000010:
00013b 81aa      	LDD  R26,Y+2
00013c 81bb      	LDD  R27,Y+2+1
00013d efef      	LDI  R30,LOW(65535)
00013e efff      	LDI  R31,HIGH(65535)
00013f 93ed      	ST   X+,R30
000140 93fc      	ST   X,R31
                 _0x2000015:
000141 8119      	LDD  R17,Y+1
000142 8108      	LDD  R16,Y+0
000143 9625      	ADIW R28,5
000144 9508      	RET
                 ; .FEND
                 __print_G100:
                 ; .FSTART __print_G100
000145 93ba      	ST   -Y,R27
000146 93aa      	ST   -Y,R26
000147 9726      	SBIW R28,6
000148 940e 050d 	CALL __SAVELOCR6
00014a e010      	LDI  R17,0
00014b 85ac      	LDD  R26,Y+12
00014c 85bd      	LDD  R27,Y+12+1
00014d e0e0      	LDI  R30,LOW(0)
00014e e0f0      	LDI  R31,HIGH(0)
00014f 93ed      	ST   X+,R30
000150 93fc      	ST   X,R31
                 _0x2000016:
000151 89ea      	LDD  R30,Y+18
000152 89fb      	LDD  R31,Y+18+1
000153 9631      	ADIW R30,1
000154 8bea      	STD  Y+18,R30
000155 8bfb      	STD  Y+18+1,R31
000156 9731      	SBIW R30,1
000157 91e4      	LPM  R30,Z
000158 2f2e      	MOV  R18,R30
000159 30e0      	CPI  R30,0
00015a f409      	BRNE PC+2
00015b c115      	RJMP _0x2000018
00015c 2fe1      	MOV  R30,R17
00015d 30e0      	CPI  R30,0
00015e f439      	BRNE _0x200001C
00015f 3225      	CPI  R18,37
000160 f411      	BRNE _0x200001D
000161 e011      	LDI  R17,LOW(1)
000162 c002      	RJMP _0x200001E
                 _0x200001D:
000163 940e 039a 	CALL SUBOPT_0x0
                 _0x200001E:
000165 c10a      	RJMP _0x200001B
                 _0x200001C:
000166 30e1      	CPI  R30,LOW(0x1)
000167 f4a9      	BRNE _0x200001F
000168 3225      	CPI  R18,37
000169 f419      	BRNE _0x2000020
00016a 940e 039a 	CALL SUBOPT_0x0
00016c c102      	RJMP _0x20000CC
                 _0x2000020:
00016d e012      	LDI  R17,LOW(2)
00016e e040      	LDI  R20,LOW(0)
00016f e000      	LDI  R16,LOW(0)
000170 322d      	CPI  R18,45
000171 f411      	BRNE _0x2000021
000172 e001      	LDI  R16,LOW(1)
000173 c0fc      	RJMP _0x200001B
                 _0x2000021:
000174 322b      	CPI  R18,43
000175 f411      	BRNE _0x2000022
000176 e24b      	LDI  R20,LOW(43)
000177 c0f8      	RJMP _0x200001B
                 _0x2000022:
000178 3220      	CPI  R18,32
000179 f411      	BRNE _0x2000023
00017a e240      	LDI  R20,LOW(32)
00017b c0f4      	RJMP _0x200001B
                 _0x2000023:
00017c c002      	RJMP _0x2000024
                 _0x200001F:
00017d 30e2      	CPI  R30,LOW(0x2)
00017e f439      	BRNE _0x2000025
                 _0x2000024:
00017f e050      	LDI  R21,LOW(0)
000180 e013      	LDI  R17,LOW(3)
000181 3320      	CPI  R18,48
000182 f411      	BRNE _0x2000026
000183 6800      	ORI  R16,LOW(128)
000184 c0eb      	RJMP _0x200001B
                 _0x2000026:
000185 c003      	RJMP _0x2000027
                 _0x2000025:
000186 30e3      	CPI  R30,LOW(0x3)
000187 f009      	BREQ PC+2
000188 c0e7      	RJMP _0x200001B
                 _0x2000027:
000189 3320      	CPI  R18,48
00018a f010      	BRLO _0x200002A
00018b 332a      	CPI  R18,58
00018c f008      	BRLO _0x200002B
                 _0x200002A:
00018d c007      	RJMP _0x2000029
                 _0x200002B:
00018e e0aa      	LDI  R26,LOW(10)
00018f 9f5a      	MUL  R21,R26
000190 2d50      	MOV  R21,R0
000191 2fe2      	MOV  R30,R18
000192 53e0      	SUBI R30,LOW(48)
000193 0f5e      	ADD  R21,R30
000194 c0db      	RJMP _0x200001B
                 _0x2000029:
000195 2fe2      	MOV  R30,R18
000196 36e3      	CPI  R30,LOW(0x63)
000197 f449      	BRNE _0x200002F
000198 940e 03a1 	CALL SUBOPT_0x1
00019a 89e8      	LDD  R30,Y+16
00019b 89f9      	LDD  R31,Y+16+1
00019c 81a4      	LDD  R26,Z+4
00019d 93aa      	ST   -Y,R26
00019e 940e 03a7 	CALL SUBOPT_0x2
0001a0 c0ce      	RJMP _0x2000030
                 _0x200002F:
0001a1 37e3      	CPI  R30,LOW(0x73)
0001a2 f441      	BRNE _0x2000032
0001a3 940e 03a1 	CALL SUBOPT_0x1
0001a5 940e 03ad 	CALL SUBOPT_0x3
0001a7 940e 0381 	CALL _strlen
0001a9 2f1e      	MOV  R17,R30
0001aa c00a      	RJMP _0x2000033
                 _0x2000032:
0001ab 37e0      	CPI  R30,LOW(0x70)
0001ac f461      	BRNE _0x2000035
0001ad 940e 03a1 	CALL SUBOPT_0x1
0001af 940e 03ad 	CALL SUBOPT_0x3
0001b1 940e 038d 	CALL _strlenf
0001b3 2f1e      	MOV  R17,R30
0001b4 6008      	ORI  R16,LOW(8)
                 _0x2000033:
0001b5 6002      	ORI  R16,LOW(2)
0001b6 770f      	ANDI R16,LOW(127)
0001b7 e030      	LDI  R19,LOW(0)
0001b8 c034      	RJMP _0x2000036
                 _0x2000035:
0001b9 36e4      	CPI  R30,LOW(0x64)
0001ba f011      	BREQ _0x2000039
0001bb 36e9      	CPI  R30,LOW(0x69)
0001bc f411      	BRNE _0x200003A
                 _0x2000039:
0001bd 6004      	ORI  R16,LOW(4)
0001be c002      	RJMP _0x200003B
                 _0x200003A:
0001bf 37e5      	CPI  R30,LOW(0x75)
0001c0 f431      	BRNE _0x200003C
                 _0x200003B:
0001c1 e5e4      	LDI  R30,LOW(_tbl10_G100*2)
0001c2 e0f0      	LDI  R31,HIGH(_tbl10_G100*2)
0001c3 83ee      	STD  Y+6,R30
0001c4 83ff      	STD  Y+6+1,R31
0001c5 e015      	LDI  R17,LOW(5)
0001c6 c00c      	RJMP _0x200003D
                 _0x200003C:
0001c7 35e8      	CPI  R30,LOW(0x58)
0001c8 f411      	BRNE _0x200003F
0001c9 6008      	ORI  R16,LOW(8)
0001ca c003      	RJMP _0x2000040
                 _0x200003F:
0001cb 37e8      	CPI  R30,LOW(0x78)
0001cc f009      	BREQ PC+2
0001cd c0a1      	RJMP _0x2000071
                 _0x2000040:
0001ce e5ee      	LDI  R30,LOW(_tbl16_G100*2)
0001cf e0f0      	LDI  R31,HIGH(_tbl16_G100*2)
0001d0 83ee      	STD  Y+6,R30
0001d1 83ff      	STD  Y+6+1,R31
0001d2 e014      	LDI  R17,LOW(4)
                 _0x200003D:
0001d3 ff02      	SBRS R16,2
0001d4 c014      	RJMP _0x2000042
0001d5 940e 03a1 	CALL SUBOPT_0x1
0001d7 940e 03b7 	CALL SUBOPT_0x4
0001d9 85ab      	LDD  R26,Y+11
0001da 23aa      	TST  R26
0001db f43a      	BRPL _0x2000043
0001dc 85ea      	LDD  R30,Y+10
0001dd 85fb      	LDD  R31,Y+10+1
0001de 940e 04c0 	CALL __ANEGW1
0001e0 87ea      	STD  Y+10,R30
0001e1 87fb      	STD  Y+10+1,R31
0001e2 e24d      	LDI  R20,LOW(45)
                 _0x2000043:
0001e3 3040      	CPI  R20,0
0001e4 f011      	BREQ _0x2000044
0001e5 5f1f      	SUBI R17,-LOW(1)
0001e6 c001      	RJMP _0x2000045
                 _0x2000044:
0001e7 7f0b      	ANDI R16,LOW(251)
                 _0x2000045:
0001e8 c004      	RJMP _0x2000046
                 _0x2000042:
0001e9 940e 03a1 	CALL SUBOPT_0x1
0001eb 940e 03b7 	CALL SUBOPT_0x4
                 _0x2000046:
                 _0x2000036:
0001ed fd00      	SBRC R16,0
0001ee c011      	RJMP _0x2000047
                 _0x2000048:
0001ef 1715      	CP   R17,R21
0001f0 f478      	BRSH _0x200004A
0001f1 ff07      	SBRS R16,7
0001f2 c008      	RJMP _0x200004B
0001f3 ff02      	SBRS R16,2
0001f4 c004      	RJMP _0x200004C
0001f5 7f0b      	ANDI R16,LOW(251)
0001f6 2f24      	MOV  R18,R20
0001f7 5011      	SUBI R17,LOW(1)
0001f8 c001      	RJMP _0x200004D
                 _0x200004C:
0001f9 e320      	LDI  R18,LOW(48)
                 _0x200004D:
0001fa c001      	RJMP _0x200004E
                 _0x200004B:
0001fb e220      	LDI  R18,LOW(32)
                 _0x200004E:
0001fc 940e 039a 	CALL SUBOPT_0x0
0001fe 5051      	SUBI R21,LOW(1)
0001ff cfef      	RJMP _0x2000048
                 _0x200004A:
                 _0x2000047:
000200 2f31      	MOV  R19,R17
000201 ff01      	SBRS R16,1
000202 c017      	RJMP _0x200004F
                 _0x2000050:
000203 3030      	CPI  R19,0
000204 f0a1      	BREQ _0x2000052
000205 ff03      	SBRS R16,3
000206 c006      	RJMP _0x2000053
000207 81ee      	LDD  R30,Y+6
000208 81ff      	LDD  R31,Y+6+1
000209 9125      	LPM  R18,Z+
00020a 83ee      	STD  Y+6,R30
00020b 83ff      	STD  Y+6+1,R31
00020c c005      	RJMP _0x2000054
                 _0x2000053:
00020d 81ae      	LDD  R26,Y+6
00020e 81bf      	LDD  R27,Y+6+1
00020f 912d      	LD   R18,X+
000210 83ae      	STD  Y+6,R26
000211 83bf      	STD  Y+6+1,R27
                 _0x2000054:
000212 940e 039a 	CALL SUBOPT_0x0
000214 3050      	CPI  R21,0
000215 f009      	BREQ _0x2000055
000216 5051      	SUBI R21,LOW(1)
                 _0x2000055:
000217 5031      	SUBI R19,LOW(1)
000218 cfea      	RJMP _0x2000050
                 _0x2000052:
000219 c04b      	RJMP _0x2000056
                 _0x200004F:
                 _0x2000058:
00021a e320      	LDI  R18,LOW(48)
00021b 81ee      	LDD  R30,Y+6
00021c 81ff      	LDD  R31,Y+6+1
00021d 940e 04f0 	CALL __GETW1PF
00021f 87e8      	STD  Y+8,R30
000220 87f9      	STD  Y+8+1,R31
000221 81ee      	LDD  R30,Y+6
000222 81ff      	LDD  R31,Y+6+1
000223 9632      	ADIW R30,2
000224 83ee      	STD  Y+6,R30
000225 83ff      	STD  Y+6+1,R31
                 _0x200005A:
000226 85e8      	LDD  R30,Y+8
000227 85f9      	LDD  R31,Y+8+1
000228 85aa      	LDD  R26,Y+10
000229 85bb      	LDD  R27,Y+10+1
00022a 17ae      	CP   R26,R30
00022b 07bf      	CPC  R27,R31
00022c f050      	BRLO _0x200005C
00022d 5f2f      	SUBI R18,-LOW(1)
00022e 85a8      	LDD  R26,Y+8
00022f 85b9      	LDD  R27,Y+8+1
000230 85ea      	LDD  R30,Y+10
000231 85fb      	LDD  R31,Y+10+1
000232 1bea      	SUB  R30,R26
000233 0bfb      	SBC  R31,R27
000234 87ea      	STD  Y+10,R30
000235 87fb      	STD  Y+10+1,R31
000236 cfef      	RJMP _0x200005A
                 _0x200005C:
000237 332a      	CPI  R18,58
000238 f028      	BRLO _0x200005D
000239 ff03      	SBRS R16,3
00023a c002      	RJMP _0x200005E
00023b 5f29      	SUBI R18,-LOW(7)
00023c c001      	RJMP _0x200005F
                 _0x200005E:
00023d 5d29      	SUBI R18,-LOW(39)
                 _0x200005F:
                 _0x200005D:
00023e fd04      	SBRC R16,4
00023f c01a      	RJMP _0x2000061
000240 3321      	CPI  R18,49
000241 f420      	BRSH _0x2000063
000242 85a8      	LDD  R26,Y+8
000243 85b9      	LDD  R27,Y+8+1
000244 9711      	SBIW R26,1
000245 f409      	BRNE _0x2000062
                 _0x2000063:
000246 c009      	RJMP _0x20000CD
                 _0x2000062:
000247 1753      	CP   R21,R19
000248 f010      	BRLO _0x2000067
000249 ff00      	SBRS R16,0
00024a c001      	RJMP _0x2000068
                 _0x2000067:
00024b c013      	RJMP _0x2000066
                 _0x2000068:
00024c e220      	LDI  R18,LOW(32)
00024d ff07      	SBRS R16,7
00024e c00b      	RJMP _0x2000069
00024f e320      	LDI  R18,LOW(48)
                 _0x20000CD:
000250 6100      	ORI  R16,LOW(16)
000251 ff02      	SBRS R16,2
000252 c007      	RJMP _0x200006A
000253 7f0b      	ANDI R16,LOW(251)
000254 934a      	ST   -Y,R20
000255 940e 03a7 	CALL SUBOPT_0x2
000257 3050      	CPI  R21,0
000258 f009      	BREQ _0x200006B
000259 5051      	SUBI R21,LOW(1)
                 _0x200006B:
                 _0x200006A:
                 _0x2000069:
                 _0x2000061:
00025a 940e 039a 	CALL SUBOPT_0x0
00025c 3050      	CPI  R21,0
00025d f009      	BREQ _0x200006C
00025e 5051      	SUBI R21,LOW(1)
                 _0x200006C:
                 _0x2000066:
00025f 5031      	SUBI R19,LOW(1)
000260 85a8      	LDD  R26,Y+8
000261 85b9      	LDD  R27,Y+8+1
000262 9712      	SBIW R26,2
000263 f008      	BRLO _0x2000059
000264 cfb5      	RJMP _0x2000058
                 _0x2000059:
                 _0x2000056:
000265 ff00      	SBRS R16,0
000266 c008      	RJMP _0x200006D
                 _0x200006E:
000267 3050      	CPI  R21,0
000268 f031      	BREQ _0x2000070
000269 5051      	SUBI R21,LOW(1)
00026a e2e0      	LDI  R30,LOW(32)
00026b 93ea      	ST   -Y,R30
00026c 940e 03a7 	CALL SUBOPT_0x2
00026e cff8      	RJMP _0x200006E
                 _0x2000070:
                 _0x200006D:
                 _0x2000071:
                 _0x2000030:
                 _0x20000CC:
00026f e010      	LDI  R17,LOW(0)
                 _0x200001B:
000270 cee0      	RJMP _0x2000016
                 _0x2000018:
000271 85ac      	LDD  R26,Y+12
000272 85bd      	LDD  R27,Y+12+1
000273 940e 04ec 	CALL __GETW1P
000275 940e 0514 	CALL __LOADLOCR6
000277 9664      	ADIW R28,20
000278 9508      	RET
                 ; .FEND
                 _sprintf:
                 ; .FSTART _sprintf
000279 92ff      	PUSH R15
00027a 2ef8      	MOV  R15,R24
00027b 9726      	SBIW R28,6
00027c 940e 050f 	CALL __SAVELOCR4
00027e 940e 03bf 	CALL SUBOPT_0x5
000280 9730      	SBIW R30,0
000281 f419      	BRNE _0x2000072
000282 efef      	LDI  R30,LOW(65535)
000283 efff      	LDI  R31,HIGH(65535)
000284 c023      	RJMP _0x20C0003
                 _0x2000072:
000285 01de      	MOVW R26,R28
000286 9616      	ADIW R26,6
000287 940e 04bc 	CALL __ADDW2R15
000289 018d      	MOVW R16,R26
00028a 940e 03bf 	CALL SUBOPT_0x5
00028c 83ee      	STD  Y+6,R30
00028d 83ff      	STD  Y+6+1,R31
00028e e0e0      	LDI  R30,LOW(0)
00028f 87e8      	STD  Y+8,R30
000290 87e9      	STD  Y+8+1,R30
000291 01de      	MOVW R26,R28
000292 961a      	ADIW R26,10
000293 940e 04bc 	CALL __ADDW2R15
000295 940e 04ec 	CALL __GETW1P
000297 93fa      	ST   -Y,R31
000298 93ea      	ST   -Y,R30
000299 931a      	ST   -Y,R17
00029a 930a      	ST   -Y,R16
00029b e0e5      	LDI  R30,LOW(_put_buff_G100)
00029c e0f1      	LDI  R31,HIGH(_put_buff_G100)
00029d 93fa      	ST   -Y,R31
00029e 93ea      	ST   -Y,R30
00029f 01de      	MOVW R26,R28
0002a0 961a      	ADIW R26,10
0002a1 dea3      	RCALL __print_G100
0002a2 019f      	MOVW R18,R30
0002a3 81ae      	LDD  R26,Y+6
0002a4 81bf      	LDD  R27,Y+6+1
0002a5 e0e0      	LDI  R30,LOW(0)
0002a6 93ec      	ST   X,R30
0002a7 01f9      	MOVW R30,R18
                 _0x20C0003:
0002a8 940e 0516 	CALL __LOADLOCR4
0002aa 962a      	ADIW R28,10
0002ab 90ff      	POP  R15
0002ac 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 _ftrunc:
                 ; .FSTART _ftrunc
0002ad 940e 0508 	CALL __PUTPARD2
0002af 817b         ldd  r23,y+3
0002b0 816a         ldd  r22,y+2
0002b1 81f9         ldd  r31,y+1
0002b2 81e8         ld   r30,y
0002b3 fb77         bst  r23,7
0002b4 0f77         lsl  r23
0002b5 fd67         sbrc r22,7
0002b6 6071         sbr  r23,1
0002b7 2f97         mov  r25,r23
0002b8 579e         subi r25,0x7e
0002b9 f081         breq __ftrunc0
0002ba f078         brcs __ftrunc0
0002bb 3198         cpi  r25,24
0002bc f490         brsh __ftrunc1
0002bd 27aa         clr  r26
0002be 27bb         clr  r27
0002bf 2788         clr  r24
                 __ftrunc2:
0002c0 9408         sec
0002c1 9587         ror  r24
0002c2 95b7         ror  r27
0002c3 95a7         ror  r26
0002c4 959a         dec  r25
0002c5 f7d1         brne __ftrunc2
0002c6 23ea         and  r30,r26
0002c7 23fb         and  r31,r27
0002c8 2368         and  r22,r24
0002c9 c005         rjmp __ftrunc1
                 __ftrunc0:
0002ca 94e8         clt
0002cb 2777         clr  r23
0002cc 27ee         clr  r30
0002cd 27ff         clr  r31
0002ce 2766         clr  r22
                 __ftrunc1:
0002cf 776f         cbr  r22,0x80
0002d0 9576         lsr  r23
0002d1 f408         brcc __ftrunc3
0002d2 6860         sbr  r22,0x80
                 __ftrunc3:
0002d3 f977         bld  r23,7
0002d4 91a9         ld   r26,y+
0002d5 91b9         ld   r27,y+
0002d6 9189         ld   r24,y+
0002d7 9199         ld   r25,y+
0002d8 17ea         cp   r30,r26
0002d9 07fb         cpc  r31,r27
0002da 0768         cpc  r22,r24
0002db 0779         cpc  r23,r25
0002dc fb97         bst  r25,7
0002dd 9508         ret
                 ; .FEND
                 _ceil:
                 ; .FSTART _ceil
0002de 940e 0508 	CALL __PUTPARD2
0002e0 940e 04f9 	CALL __GETD2S0
0002e2 940e 02ad 	CALL _ftrunc
0002e4 940e 04fe 	CALL __PUTD1S0
0002e6 f419          brne __ceil1
                 __ceil0:
0002e7 940e 04f4 	CALL __GETD1S0
0002e9 c009      	RJMP _0x20C0002
                 __ceil1:
0002ea f3e6          brts __ceil0
0002eb 940e 04f4 	CALL __GETD1S0
                +
0002ed e0a0     +LDI R26 , LOW ( 0x3F800000 )
0002ee e0b0     +LDI R27 , HIGH ( 0x3F800000 )
0002ef e880     +LDI R24 , BYTE3 ( 0x3F800000 )
0002f0 e39f     +LDI R25 , BYTE4 ( 0x3F800000 )
                 	__GETD2N 0x3F800000
0002f1 940e 046c 	CALL __ADDF12
                 _0x20C0002:
0002f3 9624      	ADIW R28,4
0002f4 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G102:
                 ; .FSTART __lcd_write_nibble_G102
0002f5 93aa      	ST   -Y,R26
0002f6 b3e5      	IN   R30,0x15
0002f7 70ef      	ANDI R30,LOW(0xF)
0002f8 2fae      	MOV  R26,R30
0002f9 81e8      	LD   R30,Y
0002fa 7fe0      	ANDI R30,LOW(0xF0)
0002fb 2bea      	OR   R30,R26
0002fc bbe5      	OUT  0x15,R30
                +
0002fd e082     +LDI R24 , LOW ( 2 )
                +__DELAY_USB_LOOP :
0002fe 958a     +DEC R24
0002ff f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 2
000300 9aaa      	SBI  0x15,2
                +
000301 e082     +LDI R24 , LOW ( 2 )
                +__DELAY_USB_LOOP :
000302 958a     +DEC R24
000303 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 2
000304 98aa      	CBI  0x15,2
                +
000305 e082     +LDI R24 , LOW ( 2 )
                +__DELAY_USB_LOOP :
000306 958a     +DEC R24
000307 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 2
000308 c076      	RJMP _0x20C0001
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
000309 93aa      	ST   -Y,R26
00030a 81a8      	LD   R26,Y
00030b dfe9      	RCALL __lcd_write_nibble_G102
00030c 81e8          ld    r30,y
00030d 95e2          swap  r30
00030e 83e8          st    y,r30
00030f 81a8      	LD   R26,Y
000310 dfe4      	RCALL __lcd_write_nibble_G102
                +
000311 e181     +LDI R24 , LOW ( 17 )
                +__DELAY_USB_LOOP :
000312 958a     +DEC R24
000313 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 17
000314 c06a      	RJMP _0x20C0001
                 ; .FEND
                 _lcd_gotoxy:
                 ; .FSTART _lcd_gotoxy
000315 93aa      	ST   -Y,R26
000316 81e8      	LD   R30,Y
000317 e0f0      	LDI  R31,0
000318 56ee      	SUBI R30,LOW(-__base_y_G102)
000319 4ffd      	SBCI R31,HIGH(-__base_y_G102)
00031a 81e0      	LD   R30,Z
00031b 81a9      	LDD  R26,Y+1
00031c 0fae      	ADD  R26,R30
00031d dfeb      	RCALL __lcd_write_data
00031e 8079      	LDD  R7,Y+1
00031f 8068      	LDD  R6,Y+0
000320 9622      	ADIW R28,2
000321 9508      	RET
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
000322 e0a2      	LDI  R26,LOW(2)
000323 940e 03c6 	CALL SUBOPT_0x6
000325 e0ac      	LDI  R26,LOW(12)
000326 dfe2      	RCALL __lcd_write_data
000327 e0a1      	LDI  R26,LOW(1)
000328 940e 03c6 	CALL SUBOPT_0x6
00032a e0e0      	LDI  R30,LOW(0)
00032b 2e6e      	MOV  R6,R30
00032c 2e7e      	MOV  R7,R30
00032d 9508      	RET
                 ; .FEND
                 _lcd_putchar:
                 ; .FSTART _lcd_putchar
00032e 93aa      	ST   -Y,R26
00032f 81a8      	LD   R26,Y
000330 30aa      	CPI  R26,LOW(0xA)
000331 f011      	BREQ _0x2040005
000332 1479      	CP   R7,R9
000333 f048      	BRLO _0x2040004
                 _0x2040005:
000334 e0e0      	LDI  R30,LOW(0)
000335 93ea      	ST   -Y,R30
000336 9463      	INC  R6
000337 2da6      	MOV  R26,R6
000338 dfdc      	RCALL _lcd_gotoxy
000339 81a8      	LD   R26,Y
00033a 30aa      	CPI  R26,LOW(0xA)
00033b f409      	BRNE _0x2040007
00033c c042      	RJMP _0x20C0001
                 _0x2040007:
                 _0x2040004:
00033d 9473      	INC  R7
00033e 9aa8      	SBI  0x15,0
00033f 81a8      	LD   R26,Y
000340 dfc8      	RCALL __lcd_write_data
000341 98a8      	CBI  0x15,0
000342 c03c      	RJMP _0x20C0001
                 ; .FEND
                 _lcd_puts:
                 ; .FSTART _lcd_puts
000343 93ba      	ST   -Y,R27
000344 93aa      	ST   -Y,R26
000345 931a      	ST   -Y,R17
                 _0x2040008:
000346 81a9      	LDD  R26,Y+1
000347 81ba      	LDD  R27,Y+1+1
000348 91ed      	LD   R30,X+
000349 83a9      	STD  Y+1,R26
00034a 83ba      	STD  Y+1+1,R27
00034b 2f1e      	MOV  R17,R30
00034c 30e0      	CPI  R30,0
00034d f019      	BREQ _0x204000A
00034e 2fa1      	MOV  R26,R17
00034f dfde      	RCALL _lcd_putchar
000350 cff5      	RJMP _0x2040008
                 _0x204000A:
000351 8118      	LDD  R17,Y+0
000352 9623      	ADIW R28,3
000353 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
000354 93aa      	ST   -Y,R26
000355 b3e4      	IN   R30,0x14
000356 6fe0      	ORI  R30,LOW(0xF0)
000357 bbe4      	OUT  0x14,R30
000358 9aa2      	SBI  0x14,2
000359 9aa0      	SBI  0x14,0
00035a 9aa1      	SBI  0x14,1
00035b 98aa      	CBI  0x15,2
00035c 98a8      	CBI  0x15,0
00035d 98a9      	CBI  0x15,1
00035e 8098      	LDD  R9,Y+0
00035f 81e8      	LD   R30,Y
000360 58e0      	SUBI R30,-LOW(128)
                +
000361 93e0 0294+STS __base_y_G102 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G102,2
000363 81e8      	LD   R30,Y
000364 54e0      	SUBI R30,-LOW(192)
                +
000365 93e0 0295+STS __base_y_G102 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G102,3
000367 e1a4      	LDI  R26,LOW(20)
000368 e0b0      	LDI  R27,0
000369 940e 03d3 	CALL _delay_ms
00036b 940e 03cc 	CALL SUBOPT_0x7
00036d 940e 03cc 	CALL SUBOPT_0x7
00036f 940e 03cc 	CALL SUBOPT_0x7
000371 e2a0      	LDI  R26,LOW(32)
000372 df82      	RCALL __lcd_write_nibble_G102
                +
000373 e281     +LDI R24 , LOW ( 33 )
                +__DELAY_USB_LOOP :
000374 958a     +DEC R24
000375 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 33
000376 e2a8      	LDI  R26,LOW(40)
000377 df91      	RCALL __lcd_write_data
000378 e0a4      	LDI  R26,LOW(4)
000379 df8f      	RCALL __lcd_write_data
00037a e8a5      	LDI  R26,LOW(133)
00037b df8d      	RCALL __lcd_write_data
00037c e0a6      	LDI  R26,LOW(6)
00037d df8b      	RCALL __lcd_write_data
00037e dfa3      	RCALL _lcd_clear
                 _0x20C0001:
00037f 9621      	ADIW R28,1
000380 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 _strlen:
                 ; .FSTART _strlen
000381 93ba      	ST   -Y,R27
000382 93aa      	ST   -Y,R26
000383 91a9          ld   r26,y+
000384 91b9          ld   r27,y+
000385 27ee          clr  r30
000386 27ff          clr  r31
                 strlen0:
000387 916d          ld   r22,x+
000388 2366          tst  r22
000389 f011          breq strlen1
00038a 9631          adiw r30,1
00038b cffb          rjmp strlen0
                 strlen1:
00038c 9508          ret
                 ; .FEND
                 _strlenf:
                 ; .FSTART _strlenf
00038d 93ba      	ST   -Y,R27
00038e 93aa      	ST   -Y,R26
00038f 27aa          clr  r26
000390 27bb          clr  r27
000391 91e9          ld   r30,y+
000392 91f9          ld   r31,y+
                 strlenf0:
000393 9005      	lpm  r0,z+
000394 2000          tst  r0
000395 f011          breq strlenf1
000396 9611          adiw r26,1
000397 cffb          rjmp strlenf0
                 strlenf1:
000398 01fd          movw r30,r26
000399 9508          ret
                 ; .FEND
                 
                 	.CSEG
                 
                 	.DSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 _str:
000260           	.BYTE 0x32
                 __base_y_G102:
000292           	.BYTE 0x4
                 __seed_G105:
000296           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:13 WORDS
                 SUBOPT_0x0:
00039a 932a      	ST   -Y,R18
00039b 85ad      	LDD  R26,Y+13
00039c 85be      	LDD  R27,Y+13+1
00039d 85ef      	LDD  R30,Y+15
00039e 89f8      	LDD  R31,Y+15+1
00039f 9509      	ICALL
0003a0 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0x1:
0003a1 89e8      	LDD  R30,Y+16
0003a2 89f9      	LDD  R31,Y+16+1
0003a3 9734      	SBIW R30,4
0003a4 8be8      	STD  Y+16,R30
0003a5 8bf9      	STD  Y+16+1,R31
0003a6 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x2:
0003a7 85ad      	LDD  R26,Y+13
0003a8 85be      	LDD  R27,Y+13+1
0003a9 85ef      	LDD  R30,Y+15
0003aa 89f8      	LDD  R31,Y+15+1
0003ab 9509      	ICALL
0003ac 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x3:
0003ad 89a8      	LDD  R26,Y+16
0003ae 89b9      	LDD  R27,Y+16+1
0003af 9614      	ADIW R26,4
0003b0 940e 04ec 	CALL __GETW1P
0003b2 83ee      	STD  Y+6,R30
0003b3 83ff      	STD  Y+6+1,R31
0003b4 81ae      	LDD  R26,Y+6
0003b5 81bf      	LDD  R27,Y+6+1
0003b6 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x4:
0003b7 89a8      	LDD  R26,Y+16
0003b8 89b9      	LDD  R27,Y+16+1
0003b9 9614      	ADIW R26,4
0003ba 940e 04ec 	CALL __GETW1P
0003bc 87ea      	STD  Y+10,R30
0003bd 87fb      	STD  Y+10+1,R31
0003be 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x5:
0003bf 01de      	MOVW R26,R28
0003c0 961c      	ADIW R26,12
0003c1 940e 04bc 	CALL __ADDW2R15
0003c3 940e 04ec 	CALL __GETW1P
0003c5 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x6:
0003c6 940e 0309 	CALL __lcd_write_data
0003c8 e0a3      	LDI  R26,LOW(3)
0003c9 e0b0      	LDI  R27,0
0003ca 940c 03d3 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x7:
0003cc e3a0      	LDI  R26,LOW(48)
0003cd 940e 02f5 	CALL __lcd_write_nibble_G102
                +
0003cf e281     +LDI R24 , LOW ( 33 )
                +__DELAY_USB_LOOP :
0003d0 958a     +DEC R24
0003d1 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 33
0003d2 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
0003d3 9610      	adiw r26,0
0003d4 f039      	breq __delay_ms1
                 __delay_ms0:
                +
0003d5 ef8a     +LDI R24 , LOW ( 0xFA )
0003d6 e090     +LDI R25 , HIGH ( 0xFA )
                +__DELAY_USW_LOOP :
0003d7 9701     +SBIW R24 , 1
0003d8 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xFA
0003d9 95a8      	wdr
0003da 9711      	sbiw r26,1
0003db f7c9      	brne __delay_ms0
                 __delay_ms1:
0003dc 9508      	ret
                 
                 __REPACK:
0003dd e850      	LDI  R21,0x80
0003de 2757      	EOR  R21,R23
0003df f411      	BRNE __REPACK0
0003e0 935f      	PUSH R21
0003e1 c0c8      	RJMP __ZERORES
                 __REPACK0:
0003e2 3f5f      	CPI  R21,0xFF
0003e3 f031      	BREQ __REPACK1
0003e4 0f66      	LSL  R22
0003e5 0c00      	LSL  R0
0003e6 9557      	ROR  R21
0003e7 9567      	ROR  R22
0003e8 2f75      	MOV  R23,R21
0003e9 9508      	RET
                 __REPACK1:
0003ea 935f      	PUSH R21
0003eb 2000      	TST  R0
0003ec f00a      	BRMI __REPACK2
0003ed c0c8      	RJMP __MAXRES
                 __REPACK2:
0003ee c0c1      	RJMP __MINRES
                 
                 __UNPACK:
0003ef e850      	LDI  R21,0x80
0003f0 2e19      	MOV  R1,R25
0003f1 2215      	AND  R1,R21
0003f2 0f88      	LSL  R24
0003f3 1f99      	ROL  R25
0003f4 2795      	EOR  R25,R21
0003f5 0f55      	LSL  R21
0003f6 9587      	ROR  R24
                 
                 __UNPACK1:
0003f7 e850      	LDI  R21,0x80
0003f8 2e07      	MOV  R0,R23
0003f9 2205      	AND  R0,R21
0003fa 0f66      	LSL  R22
0003fb 1f77      	ROL  R23
0003fc 2775      	EOR  R23,R21
0003fd 0f55      	LSL  R21
0003fe 9567      	ROR  R22
0003ff 9508      	RET
                 
                 __CFD1U:
000400 9468      	SET
000401 c001      	RJMP __CFD1U0
                 __CFD1:
000402 94e8      	CLT
                 __CFD1U0:
000403 935f      	PUSH R21
000404 dff2      	RCALL __UNPACK1
000405 3870      	CPI  R23,0x80
000406 f018      	BRLO __CFD10
000407 3f7f      	CPI  R23,0xFF
000408 f408      	BRCC __CFD10
000409 c0a0      	RJMP __ZERORES
                 __CFD10:
00040a e156      	LDI  R21,22
00040b 1b57      	SUB  R21,R23
00040c f4aa      	BRPL __CFD11
00040d 9551      	NEG  R21
00040e 3058      	CPI  R21,8
00040f f40e      	BRTC __CFD19
000410 3059      	CPI  R21,9
                 __CFD19:
000411 f030      	BRLO __CFD17
000412 efef      	SER  R30
000413 efff      	SER  R31
000414 ef6f      	SER  R22
000415 e77f      	LDI  R23,0x7F
000416 f977      	BLD  R23,7
000417 c01a      	RJMP __CFD15
                 __CFD17:
000418 2777      	CLR  R23
000419 2355      	TST  R21
00041a f0b9      	BREQ __CFD15
                 __CFD18:
00041b 0fee      	LSL  R30
00041c 1fff      	ROL  R31
00041d 1f66      	ROL  R22
00041e 1f77      	ROL  R23
00041f 955a      	DEC  R21
000420 f7d1      	BRNE __CFD18
000421 c010      	RJMP __CFD15
                 __CFD11:
000422 2777      	CLR  R23
                 __CFD12:
000423 3058      	CPI  R21,8
000424 f028      	BRLO __CFD13
000425 2fef      	MOV  R30,R31
000426 2ff6      	MOV  R31,R22
000427 2f67      	MOV  R22,R23
000428 5058      	SUBI R21,8
000429 cff9      	RJMP __CFD12
                 __CFD13:
00042a 2355      	TST  R21
00042b f031      	BREQ __CFD15
                 __CFD14:
00042c 9576      	LSR  R23
00042d 9567      	ROR  R22
00042e 95f7      	ROR  R31
00042f 95e7      	ROR  R30
000430 955a      	DEC  R21
000431 f7d1      	BRNE __CFD14
                 __CFD15:
000432 2000      	TST  R0
000433 f40a      	BRPL __CFD16
000434 d08f      	RCALL __ANEGD1
                 __CFD16:
000435 915f      	POP  R21
000436 9508      	RET
                 
                 __CDF1U:
000437 9468      	SET
000438 c001      	RJMP __CDF1U0
                 __CDF1:
000439 94e8      	CLT
                 __CDF1U0:
00043a 9730      	SBIW R30,0
00043b 4060      	SBCI R22,0
00043c 4070      	SBCI R23,0
00043d f0b1      	BREQ __CDF10
00043e 2400      	CLR  R0
00043f f026      	BRTS __CDF11
000440 2377      	TST  R23
000441 f412      	BRPL __CDF11
000442 9400      	COM  R0
000443 d080      	RCALL __ANEGD1
                 __CDF11:
000444 2e17      	MOV  R1,R23
000445 e17e      	LDI  R23,30
000446 2011      	TST  R1
                 __CDF12:
000447 f032      	BRMI __CDF13
000448 957a      	DEC  R23
000449 0fee      	LSL  R30
00044a 1fff      	ROL  R31
00044b 1f66      	ROL  R22
00044c 1c11      	ROL  R1
00044d cff9      	RJMP __CDF12
                 __CDF13:
00044e 2fef      	MOV  R30,R31
00044f 2ff6      	MOV  R31,R22
000450 2d61      	MOV  R22,R1
000451 935f      	PUSH R21
000452 df8a      	RCALL __REPACK
000453 915f      	POP  R21
                 __CDF10:
000454 9508      	RET
                 
                 __SWAPACC:
000455 934f      	PUSH R20
000456 01af      	MOVW R20,R30
000457 01fd      	MOVW R30,R26
000458 01da      	MOVW R26,R20
000459 01ab      	MOVW R20,R22
00045a 01bc      	MOVW R22,R24
00045b 01ca      	MOVW R24,R20
00045c 2d40      	MOV  R20,R0
00045d 2c01      	MOV  R0,R1
00045e 2e14      	MOV  R1,R20
00045f 914f      	POP  R20
000460 9508      	RET
                 
                 __UADD12:
000461 0fea      	ADD  R30,R26
000462 1ffb      	ADC  R31,R27
000463 1f68      	ADC  R22,R24
000464 9508      	RET
                 
                 __NEGMAN1:
000465 95e0      	COM  R30
000466 95f0      	COM  R31
000467 9560      	COM  R22
000468 5fef      	SUBI R30,-1
000469 4fff      	SBCI R31,-1
00046a 4f6f      	SBCI R22,-1
00046b 9508      	RET
                 
                 __ADDF12:
00046c 935f      	PUSH R21
00046d df81      	RCALL __UNPACK
00046e 3890      	CPI  R25,0x80
00046f f139      	BREQ __ADDF129
                 
                 __ADDF120:
000470 3870      	CPI  R23,0x80
000471 f121      	BREQ __ADDF128
                 __ADDF121:
000472 2f57      	MOV  R21,R23
000473 1b59      	SUB  R21,R25
000474 f12b      	BRVS __ADDF1211
000475 f412      	BRPL __ADDF122
000476 dfde      	RCALL __SWAPACC
000477 cffa      	RJMP __ADDF121
                 __ADDF122:
000478 3158      	CPI  R21,24
000479 f018      	BRLO __ADDF123
00047a 27aa      	CLR  R26
00047b 27bb      	CLR  R27
00047c 2788      	CLR  R24
                 __ADDF123:
00047d 3058      	CPI  R21,8
00047e f028      	BRLO __ADDF124
00047f 2fab      	MOV  R26,R27
000480 2fb8      	MOV  R27,R24
000481 2788      	CLR  R24
000482 5058      	SUBI R21,8
000483 cff9      	RJMP __ADDF123
                 __ADDF124:
000484 2355      	TST  R21
000485 f029      	BREQ __ADDF126
                 __ADDF125:
000486 9586      	LSR  R24
000487 95b7      	ROR  R27
000488 95a7      	ROR  R26
000489 955a      	DEC  R21
00048a f7d9      	BRNE __ADDF125
                 __ADDF126:
00048b 2d50      	MOV  R21,R0
00048c 2551      	EOR  R21,R1
00048d f072      	BRMI __ADDF127
00048e dfd2      	RCALL __UADD12
00048f f438      	BRCC __ADDF129
000490 9567      	ROR  R22
000491 95f7      	ROR  R31
000492 95e7      	ROR  R30
000493 9573      	INC  R23
000494 f413      	BRVC __ADDF129
000495 c020      	RJMP __MAXRES
                 __ADDF128:
000496 dfbe      	RCALL __SWAPACC
                 __ADDF129:
000497 df45      	RCALL __REPACK
000498 915f      	POP  R21
000499 9508      	RET
                 __ADDF1211:
00049a f7d8      	BRCC __ADDF128
00049b cffb      	RJMP __ADDF129
                 __ADDF127:
00049c 1bea      	SUB  R30,R26
00049d 0bfb      	SBC  R31,R27
00049e 0b68      	SBC  R22,R24
00049f f051      	BREQ __ZERORES
0004a0 f410      	BRCC __ADDF1210
0004a1 9400      	COM  R0
0004a2 dfc2      	RCALL __NEGMAN1
                 __ADDF1210:
0004a3 2366      	TST  R22
0004a4 f392      	BRMI __ADDF129
0004a5 0fee      	LSL  R30
0004a6 1fff      	ROL  R31
0004a7 1f66      	ROL  R22
0004a8 957a      	DEC  R23
0004a9 f7cb      	BRVC __ADDF1210
                 
                 __ZERORES:
0004aa 27ee      	CLR  R30
0004ab 27ff      	CLR  R31
0004ac 2766      	CLR  R22
0004ad 2777      	CLR  R23
0004ae 915f      	POP  R21
0004af 9508      	RET
                 
                 __MINRES:
0004b0 efef      	SER  R30
0004b1 efff      	SER  R31
0004b2 e76f      	LDI  R22,0x7F
0004b3 ef7f      	SER  R23
0004b4 915f      	POP  R21
0004b5 9508      	RET
                 
                 __MAXRES:
0004b6 efef      	SER  R30
0004b7 efff      	SER  R31
0004b8 e76f      	LDI  R22,0x7F
0004b9 e77f      	LDI  R23,0x7F
0004ba 915f      	POP  R21
0004bb 9508      	RET
                 
                 __ADDW2R15:
0004bc 2400      	CLR  R0
0004bd 0daf      	ADD  R26,R15
0004be 1db0      	ADC  R27,R0
0004bf 9508      	RET
                 
                 __ANEGW1:
0004c0 95f1      	NEG  R31
0004c1 95e1      	NEG  R30
0004c2 40f0      	SBCI R31,0
0004c3 9508      	RET
                 
                 __ANEGD1:
0004c4 95f0      	COM  R31
0004c5 9560      	COM  R22
0004c6 9570      	COM  R23
0004c7 95e1      	NEG  R30
0004c8 4fff      	SBCI R31,-1
0004c9 4f6f      	SBCI R22,-1
0004ca 4f7f      	SBCI R23,-1
0004cb 9508      	RET
                 
                 __CWD1:
0004cc 2f6f      	MOV  R22,R31
0004cd 0f66      	ADD  R22,R22
0004ce 0b66      	SBC  R22,R22
0004cf 2f76      	MOV  R23,R22
0004d0 9508      	RET
                 
                 __MULW12U:
0004d1 9ffa      	MUL  R31,R26
0004d2 2df0      	MOV  R31,R0
0004d3 9feb      	MUL  R30,R27
0004d4 0df0      	ADD  R31,R0
0004d5 9fea      	MUL  R30,R26
0004d6 2de0      	MOV  R30,R0
0004d7 0df1      	ADD  R31,R1
0004d8 9508      	RET
                 
                 __DIVW21U:
0004d9 2400      	CLR  R0
0004da 2411      	CLR  R1
0004db e190      	LDI  R25,16
                 __DIVW21U1:
0004dc 0faa      	LSL  R26
0004dd 1fbb      	ROL  R27
0004de 1c00      	ROL  R0
0004df 1c11      	ROL  R1
0004e0 1a0e      	SUB  R0,R30
0004e1 0a1f      	SBC  R1,R31
0004e2 f418      	BRCC __DIVW21U2
0004e3 0e0e      	ADD  R0,R30
0004e4 1e1f      	ADC  R1,R31
0004e5 c001      	RJMP __DIVW21U3
                 __DIVW21U2:
0004e6 60a1      	SBR  R26,1
                 __DIVW21U3:
0004e7 959a      	DEC  R25
0004e8 f799      	BRNE __DIVW21U1
0004e9 01fd      	MOVW R30,R26
0004ea 01d0      	MOVW R26,R0
0004eb 9508      	RET
                 
                 __GETW1P:
0004ec 91ed      	LD   R30,X+
0004ed 91fc      	LD   R31,X
0004ee 9711      	SBIW R26,1
0004ef 9508      	RET
                 
                 __GETW1PF:
0004f0 9005      	LPM  R0,Z+
0004f1 91f4      	LPM  R31,Z
0004f2 2de0      	MOV  R30,R0
0004f3 9508      	RET
                 
                 __GETD1S0:
0004f4 81e8      	LD   R30,Y
0004f5 81f9      	LDD  R31,Y+1
0004f6 816a      	LDD  R22,Y+2
0004f7 817b      	LDD  R23,Y+3
0004f8 9508      	RET
                 
                 __GETD2S0:
0004f9 81a8      	LD   R26,Y
0004fa 81b9      	LDD  R27,Y+1
0004fb 818a      	LDD  R24,Y+2
0004fc 819b      	LDD  R25,Y+3
0004fd 9508      	RET
                 
                 __PUTD1S0:
0004fe 83e8      	ST   Y,R30
0004ff 83f9      	STD  Y+1,R31
000500 836a      	STD  Y+2,R22
000501 837b      	STD  Y+3,R23
000502 9508      	RET
                 
                 __PUTPARD1:
000503 937a      	ST   -Y,R23
000504 936a      	ST   -Y,R22
000505 93fa      	ST   -Y,R31
000506 93ea      	ST   -Y,R30
000507 9508      	RET
                 
                 __PUTPARD2:
000508 939a      	ST   -Y,R25
000509 938a      	ST   -Y,R24
00050a 93ba      	ST   -Y,R27
00050b 93aa      	ST   -Y,R26
00050c 9508      	RET
                 
                 __SAVELOCR6:
00050d 935a      	ST   -Y,R21
                 __SAVELOCR5:
00050e 934a      	ST   -Y,R20
                 __SAVELOCR4:
00050f 933a      	ST   -Y,R19
                 __SAVELOCR3:
000510 932a      	ST   -Y,R18
                 __SAVELOCR2:
000511 931a      	ST   -Y,R17
000512 930a      	ST   -Y,R16
000513 9508      	RET
                 
                 __LOADLOCR6:
000514 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
000515 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
000516 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
000517 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
000518 8119      	LDD  R17,Y+1
000519 8108      	LD   R16,Y
00051a 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega32 register use summary:
r0 :  32 r1 :  17 r2 :   0 r3 :   0 r4 :   3 r5 :   0 r6 :   4 r7 :   4 
r8 :   0 r9 :   2 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   6 
r16:  34 r17:  24 r18:  29 r19:   8 r20:  17 r21:  61 r22:  51 r23:  45 
r24:  46 r25:  22 r26: 125 r27:  57 r28:  15 r29:   1 r30: 237 r31:  93 
x  :  23 y  : 215 z  :  15 
Registers used: 26 out of 35 (74.3%)

ATmega32 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   4 add   :   8 
adiw  :  25 and   :   5 andi  :   6 asr   :   0 bclr  :   0 bld   :   2 
brbc  :   0 brbs  :   0 brcc  :   6 brcs  :   1 break :   0 breq  :  26 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :  13 
brlt  :   0 brmi  :   5 brne  :  38 brpl  :   5 brsh  :   3 brtc  :   1 
brts  :   2 brvc  :   2 brvs  :   1 bset  :   0 bst   :   2 call  :  66 
cbi   :   5 cbr   :   1 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :  29 cls   :   0 clt   :   3 clv   :   0 clz   :   0 com   :   8 
cp    :   5 cpc   :   5 cpi   :  44 cpse  :   0 dec   :  15 des   :   0 
eor   :   4 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   2 ijmp  :   0 
in    :   5 inc   :   3 jmp   :  24 ld    :  45 ldd   :  86 ldi   : 112 
lds   :   0 lpm   :  14 lsl   :  11 lsr   :   3 mov   :  39 movw  :  27 
mul   :   4 muls  :   0 mulsu :   0 neg   :   4 nop   :   0 or    :   1 
ori   :   7 out   :  50 pop   :   8 push  :   7 rcall :  25 ret   :  45 
reti  :   1 rjmp  :  77 rol   :  13 ror   :  15 sbc   :   5 sbci  :   9 
sbi   :   7 sbic  :   0 sbis  :   1 sbiw  :  18 sbr   :   3 sbrc  :   3 
sbrs  :  10 sec   :   1 seh   :   0 sei   :   1 sen   :   0 ser   :   8 
ses   :   0 set   :   2 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  76 std   :  34 sts   :   2 sub   :   5 subi  :  20 swap  :   1 
tst   :  12 wdr   :   1 
Instructions used: 76 out of 116 (65.5%)

ATmega32 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000a36   2556     58   2614   32768   8.0%
[.dseg] 0x000060 0x00029a      0     58     58    2048   2.8%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 8 warnings
