\begin{tabular}{| Design | Area | Power | WNS | TNS | Cell Count | Num of violating paths |}
\caption{100MHz DC logic synthesis results.}
    \hline
    s386.v & 185.22 & 5.6739 & 0.42 & 0.00 & 64 & 0 \\
    \hline
    s1238.v & 1007.51 & 29.4925 & -0.03 & -0.06 & 368 & 3 \\
    \hline
    s9234.v & 1994.45 & 45.0913 & 0.09 & 0.00 & 495 & 0 \\
    \hline
    s15850.v & 6878.56 & 157.3402 & -0.06 & -1.26 & 1652 & 20 \\
    \hline
    s35932.v & 24807.70 & 537.0980 & -0.04 & -0.39 & 5002 & 41 \\
    \hline
\end{tabular}
\begin{tabular}{| Design | Area | Power | WNS | TNS | Cell Count | Num of violating paths |}
\caption{500MHz DC logic synthesis results.}
    \hline
    s386.v & 302.85 & 11.8507 & -2.59 & -20.63 & 121 & 13 \\
    \hline
    s1238.v & 1579.44 & 62.3031 & -3.37 & -56.73 & 655 & 32 \\
    \hline
    s9234.v & 4201.83 & 117.5054 & -2.53 & -256.46 & 1230 & 187 \\
    \hline
    s15850.v & 9627.03 & 257.2878 & -4.05 & -1138.71 & 2559 & 607 \\
    \hline
    s35932.v & 27369.22 & 790.5770 & -2.81 & -3166.87 & 5730 & 2048 \\
    \hline
\end{tabular}

