vendor_name = ModelSim
source_file = 1, C:/Users/bitte/Prog/UnicicloRISC-V/ula.vhd
source_file = 1, C:/Users/bitte/Prog/UnicicloRISC-V/genImm32.vhd
source_file = 1, C:/Users/bitte/Prog/UnicicloRISC-V/xregs.vhd
source_file = 1, C:/Users/bitte/Prog/UnicicloRISC-V/mux.vhd
source_file = 1, C:/Users/bitte/Prog/UnicicloRISC-V/somador.vhd
source_file = 1, C:/Users/bitte/Prog/UnicicloRISC-V/controle.vhd
source_file = 1, C:/Users/bitte/Prog/UnicicloRISC-V/controleULA.vhd
source_file = 1, C:/Users/bitte/Prog/UnicicloRISC-V/memoriaIns.qip
source_file = 1, C:/Users/bitte/Prog/UnicicloRISC-V/memoriaIns.vhd
source_file = 1, C:/Users/bitte/Prog/UnicicloRISC-V/memoriaDados.qip
source_file = 1, C:/Users/bitte/Prog/UnicicloRISC-V/memoriaDados.vhd
source_file = 1, C:/Users/bitte/Prog/UnicicloRISC-V/riscv_pkg.vhd
source_file = 1, C:/Users/bitte/Prog/UnicicloRISC-V/pc.vhd
source_file = 1, C:/Users/bitte/Prog/UnicicloRISC-V/fetch.vhd
source_file = 1, C:/Users/bitte/Prog/UnicicloRISC-V/processador.vhd
source_file = 1, C:/Users/bitte/Prog/UnicicloRISC-V/processador_tb.vhd
source_file = 1, C:/Users/bitte/Prog/UnicicloRISC-V/breg_ula.vhd
source_file = 1, C:/Users/bitte/Prog/UnicicloRISC-V/memoria.vhd
source_file = 1, C:/Users/bitte/Prog/UnicicloRISC-V/dados.mif
source_file = 1, C:/Users/bitte/Prog/UnicicloRISC-V/instrucoes.mif
source_file = 1, C:/Users/bitte/Prog/UnicicloRISC-V/db/Uniciclo.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/bitte/Prog/UnicicloRISC-V/db/altsyncram_add1.tdf
source_file = 1, C:/Users/bitte/Prog/UnicicloRISC-V/db/altsyncram_6rc1.tdf
design_name = processador
instance = comp, \clock~I\, clock, processador, 1
instance = comp, \clock_mem~I\, clock_mem, processador, 1
