From b3cf7e1cf506f7d5490553975c53233bcd9158f9 Mon Sep 17 00:00:00 2001
From: Jayanthi A <jayanthi.annadurai@broadcom.com>
Date: Thu, 19 Jul 2012 16:26:41 +0530
Subject: [PATCH 361/565] bcm-xlp: XLP base port: XLP3XX hardware pagewalker

XLP base port: XLP3XX hardware pagewalker related registers
are not mips64r3 compliant.

Based on Broadcom SDK 2.3.

Signed-off-by: Jayanthi A <jayanthi.annadurai@broadcom.com>
Signed-off-by: Yanjiang Jin <yanjiang.jin@windriver.com>
---
 arch/mips/netlogic/xlp/mmu.c | 3 +--
 1 file changed, 1 insertion(+), 2 deletions(-)

diff --git a/arch/mips/netlogic/xlp/mmu.c b/arch/mips/netlogic/xlp/mmu.c
index 4aac3fa..a7bb028 100644
--- a/arch/mips/netlogic/xlp/mmu.c
+++ b/arch/mips/netlogic/xlp/mmu.c
@@ -76,8 +76,7 @@ static int pgtable_levels = PGD | PTE;
 
 static int is_hwpw_mips_compliant(uint32_t proc_id)
 {
-	return (proc_id == CHIP_PROCESSOR_ID_XLP_3XX) ||
-		(proc_id == CHIP_PROCESSOR_ID_XLP_2XX) ||
+	return  (proc_id == CHIP_PROCESSOR_ID_XLP_2XX) ||
 		(proc_id == CHIP_PROCESSOR_ID_XLP_1XX) ||
 		(proc_id == CHIP_PROCESSOR_ID_XLP_9XX);
 }
-- 
1.8.4.93.g57e4c17

