# Digtal_IC_assignment
Verilog for Dunshan Yu assignment
Quartus+Modelsim simulation
