5 18 1fd81 4 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (real3.2.vcd) 2 -o (real3.2.cdd) 2 -v (real3.2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 real3.2.v 8 31 1 
2 1 13 13 13 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 10 1110005 1 0 63 0 64 53 0 123.000000
1 b 2 11 1070005 1 0 0 0 1 17 0 1 0 1 0 0
1 c 3 11 1070008 1 0 0 0 1 17 0 1 0 0 1 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 real3.2.v 13 20 1 
2 2 14 14 14 50008 1 0 21004 0 0 1 16 0 0
2 3 14 14 14 10001 0 1 1410 0 0 1 1 b
2 4 14 14 14 10008 1 37 16 2 3
2 5 15 15 15 50008 1 0 21008 0 0 1 16 1 0
2 6 15 15 15 10001 0 1 1410 0 0 1 1 c
2 7 15 15 15 10008 1 37 1a 5 6
2 8 16 16 16 c000e 1 0 1008 0 0 32 48 7b 0
2 9 16 16 16 c000e 1 6c 1000 8 0 32 18 0 ffffffff 0 0 0 0
2 10 16 16 16 50010 1 74 1000 0 9 64 22 0 123.000000
2 11 16 16 16 10001 0 1 1410 0 0 64 37 a
2 12 16 16 16 10010 1 37 100036 10 11
2 13 17 17 17 20002 1 0 1008 0 0 32 48 5 0
2 14 17 17 17 10002 2 2c 900a 13 0 32 18 0 ffffffff 0 0 0 0
2 15 18 18 18 b000f 1 0 1004 0 0 64 20 1 123.0
2 16 18 18 18 60006 1 1 1004 0 0 64 37 a
2 17 18 18 18 50010 1 11 201008 15 16 1 18 0 1 0 1 0 0
2 18 18 18 18 10001 0 1 1410 0 0 1 1 b
2 19 18 18 18 10010 1 37 1a 17 18
2 20 19 19 19 b0017 1 0 1004 0 0 64 20 1 123.000000001
2 21 19 19 19 60006 1 1 1004 0 0 64 37 a
2 22 19 19 19 50018 1 11 201004 20 21 1 18 0 1 1 0 0 0
2 23 19 19 19 10001 0 1 1410 0 0 1 1 c
2 24 19 19 19 10018 1 37 16 22 23
4 4 11 7 7 4
4 7 0 12 12 4
4 12 0 14 14 4
4 14 0 19 0 4
4 19 0 24 24 4
4 24 0 0 0 4
3 1 main.u$1 "main.u$1" 0 real3.2.v 22 29 1 
