// Seed: 2333805110
module module_0;
  wand id_1 = 1'd0;
  wire id_2;
  ;
  wire [-1 : 1] id_3;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    input  wor   id_1,
    output tri   id_2,
    input  uwire id_3,
    input  uwire id_4,
    input  wand  id_5,
    input  wor   id_6,
    output wor   id_7
);
  wire id_9;
  parameter id_10 = 1;
  module_0 modCall_1 ();
  assign id_7 = -1;
  parameter id_11 = id_10;
  logic id_12;
endmodule
module module_2 #(
    parameter id_3 = 32'd36
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  module_0 modCall_1 ();
  input wire _id_3;
  inout wire id_2;
  inout wire id_1;
  wire [1 : id_3] id_7;
  logic id_8;
  ;
endmodule
