\hypertarget{stm32f4xx__ll__cortex_8h}{}\doxysection{inc/stm32f4xx\+\_\+ll\+\_\+cortex.h 文件参考}
\label{stm32f4xx__ll__cortex_8h}\index{inc/stm32f4xx\_ll\_cortex.h@{inc/stm32f4xx\_ll\_cortex.h}}


Header file of C\+O\+R\+T\+EX LL module.  


{\ttfamily \#include \char`\"{}stm32f4xx.\+h\char`\"{}}\newline
stm32f4xx\+\_\+ll\+\_\+cortex.\+h 的引用(Include)关系图\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=223pt]{stm32f4xx__ll__cortex_8h__incl}
\end{center}
\end{figure}
\doxysubsection*{宏定义}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__CORTEX__LL__EC__CLKSOURCE__HCLK_gab13c4588c1b1a8b867541a4ad928d205}{L\+L\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+C\+L\+K\+\_\+\+D\+I\+V8}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group__CORTEX__LL__EC__CLKSOURCE__HCLK_gaa92530d2f2cd8ce785297e4aed960ff0}{L\+L\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+C\+LK}}~Sys\+Tick\+\_\+\+C\+T\+R\+L\+\_\+\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+Msk
\item 
\#define \mbox{\hyperlink{group__CORTEX__LL__EC__FAULT_gadbac946ab3d6ddf6e039f892f15777d9}{L\+L\+\_\+\+H\+A\+N\+D\+L\+E\+R\+\_\+\+F\+A\+U\+L\+T\+\_\+\+U\+SG}}~S\+C\+B\+\_\+\+S\+H\+C\+S\+R\+\_\+\+U\+S\+G\+F\+A\+U\+L\+T\+E\+N\+A\+\_\+\+Msk
\item 
\#define \mbox{\hyperlink{group__CORTEX__LL__EC__FAULT_ga115d536ac8df55563b54b89397fdf465}{L\+L\+\_\+\+H\+A\+N\+D\+L\+E\+R\+\_\+\+F\+A\+U\+L\+T\+\_\+\+B\+US}}~S\+C\+B\+\_\+\+S\+H\+C\+S\+R\+\_\+\+B\+U\+S\+F\+A\+U\+L\+T\+E\+N\+A\+\_\+\+Msk
\item 
\#define \mbox{\hyperlink{group__CORTEX__LL__EC__FAULT_ga6d126af175425807712344e17d75152b}{L\+L\+\_\+\+H\+A\+N\+D\+L\+E\+R\+\_\+\+F\+A\+U\+L\+T\+\_\+\+M\+EM}}~S\+C\+B\+\_\+\+S\+H\+C\+S\+R\+\_\+\+M\+E\+M\+F\+A\+U\+L\+T\+E\+N\+A\+\_\+\+Msk
\end{DoxyCompactItemize}
\doxysubsection*{函数}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE uint32\+\_\+t \mbox{\hyperlink{group__CORTEX__LL__EF__SYSTICK_gaf5dfb37d859552753594f9cc66431ba6}{L\+L\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+Is\+Active\+Counter\+Flag}} (void)
\begin{DoxyCompactList}\small\item\em This function checks if the Systick counter flag is active or not. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE void \mbox{\hyperlink{group__CORTEX__LL__EF__SYSTICK_gaaf98ae8e0298b44c5d58a3ba9ef358f7}{L\+L\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+Set\+Clk\+Source}} (uint32\+\_\+t Source)
\begin{DoxyCompactList}\small\item\em Configures the Sys\+Tick clock source @rmtoll S\+T\+K\+\_\+\+C\+T\+RL C\+L\+K\+S\+O\+U\+R\+CE L\+L\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+Set\+Clk\+Source \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE uint32\+\_\+t \mbox{\hyperlink{group__CORTEX__LL__EF__SYSTICK_ga2cfeb1396db13a9fbc208cc659064b19}{L\+L\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+Get\+Clk\+Source}} (void)
\begin{DoxyCompactList}\small\item\em Get the Sys\+Tick clock source @rmtoll S\+T\+K\+\_\+\+C\+T\+RL C\+L\+K\+S\+O\+U\+R\+CE L\+L\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+Get\+Clk\+Source \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE void \mbox{\hyperlink{group__CORTEX__LL__EF__SYSTICK_ga770fac4394ddde9a53e1a236c81538f0}{L\+L\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+Enable\+IT}} (void)
\begin{DoxyCompactList}\small\item\em Enable Sys\+Tick exception request @rmtoll S\+T\+K\+\_\+\+C\+T\+RL T\+I\+C\+K\+I\+NT L\+L\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+Enable\+IT \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE void \mbox{\hyperlink{group__CORTEX__LL__EF__SYSTICK_ga11d0d066050805c9e8d24718d8a15e4d}{L\+L\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+Disable\+IT}} (void)
\begin{DoxyCompactList}\small\item\em Disable Sys\+Tick exception request @rmtoll S\+T\+K\+\_\+\+C\+T\+RL T\+I\+C\+K\+I\+NT L\+L\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+Disable\+IT \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE uint32\+\_\+t \mbox{\hyperlink{group__CORTEX__LL__EF__SYSTICK_gab34484042fd5a82aa80ba94223b6fbde}{L\+L\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+Is\+Enabled\+IT}} (void)
\begin{DoxyCompactList}\small\item\em Checks if the S\+Y\+S\+T\+I\+CK interrupt is enabled or disabled. @rmtoll S\+T\+K\+\_\+\+C\+T\+RL T\+I\+C\+K\+I\+NT L\+L\+\_\+\+S\+Y\+S\+T\+I\+C\+K\+\_\+\+Is\+Enabled\+IT \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE void \mbox{\hyperlink{group__CORTEX__LL__EF__LOW__POWER__MODE_gab55eabc37e5abe00df558c0ba1c37508}{L\+L\+\_\+\+L\+P\+M\+\_\+\+Enable\+Sleep}} (void)
\begin{DoxyCompactList}\small\item\em Processor uses sleep as its low power mode @rmtoll S\+C\+B\+\_\+\+S\+CR S\+L\+E\+E\+P\+D\+E\+EP L\+L\+\_\+\+L\+P\+M\+\_\+\+Enable\+Sleep \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE void \mbox{\hyperlink{group__CORTEX__LL__EF__LOW__POWER__MODE_ga37d70238e98ca1214e3fe4113b119474}{L\+L\+\_\+\+L\+P\+M\+\_\+\+Enable\+Deep\+Sleep}} (void)
\begin{DoxyCompactList}\small\item\em Processor uses deep sleep as its low power mode @rmtoll S\+C\+B\+\_\+\+S\+CR S\+L\+E\+E\+P\+D\+E\+EP L\+L\+\_\+\+L\+P\+M\+\_\+\+Enable\+Deep\+Sleep \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE void \mbox{\hyperlink{group__CORTEX__LL__EF__LOW__POWER__MODE_gabb2b2648dff19d88209af8761fc34c30}{L\+L\+\_\+\+L\+P\+M\+\_\+\+Enable\+Sleep\+On\+Exit}} (void)
\begin{DoxyCompactList}\small\item\em Configures sleep-\/on-\/exit when returning from Handler mode to Thread mode. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE void \mbox{\hyperlink{group__CORTEX__LL__EF__LOW__POWER__MODE_ga88768c6c5f53de30a647123241451eb9}{L\+L\+\_\+\+L\+P\+M\+\_\+\+Disable\+Sleep\+On\+Exit}} (void)
\begin{DoxyCompactList}\small\item\em Do not sleep when returning to Thread mode. @rmtoll S\+C\+B\+\_\+\+S\+CR S\+L\+E\+E\+P\+O\+N\+E\+X\+IT L\+L\+\_\+\+L\+P\+M\+\_\+\+Disable\+Sleep\+On\+Exit \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE void \mbox{\hyperlink{group__CORTEX__LL__EF__LOW__POWER__MODE_gaf1c01ae00b4a13c5b6531f82a9677b90}{L\+L\+\_\+\+L\+P\+M\+\_\+\+Enable\+Event\+On\+Pend}} (void)
\begin{DoxyCompactList}\small\item\em Enabled events and all interrupts, including disabled interrupts, can wakeup the processor. @rmtoll S\+C\+B\+\_\+\+S\+CR S\+E\+V\+E\+O\+N\+P\+E\+ND L\+L\+\_\+\+L\+P\+M\+\_\+\+Enable\+Event\+On\+Pend \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE void \mbox{\hyperlink{group__CORTEX__LL__EF__LOW__POWER__MODE_gaf4ebb8351f09676067aa0ce1fe08321b}{L\+L\+\_\+\+L\+P\+M\+\_\+\+Disable\+Event\+On\+Pend}} (void)
\begin{DoxyCompactList}\small\item\em Only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded @rmtoll S\+C\+B\+\_\+\+S\+CR S\+E\+V\+E\+O\+N\+P\+E\+ND L\+L\+\_\+\+L\+P\+M\+\_\+\+Disable\+Event\+On\+Pend \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE void \mbox{\hyperlink{group__CORTEX__LL__EF__HANDLER_ga904eb6ce46a723dd47b468241c6b0a2c}{L\+L\+\_\+\+H\+A\+N\+D\+L\+E\+R\+\_\+\+Enable\+Fault}} (uint32\+\_\+t Fault)
\begin{DoxyCompactList}\small\item\em Enable a fault in System handler control register (S\+H\+C\+SR) @rmtoll S\+C\+B\+\_\+\+S\+H\+C\+SR M\+E\+M\+F\+A\+U\+L\+T\+E\+NA L\+L\+\_\+\+H\+A\+N\+D\+L\+E\+R\+\_\+\+Enable\+Fault \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE void \mbox{\hyperlink{group__CORTEX__LL__EF__HANDLER_ga8b6826c996c587651a651a6138c44e1e}{L\+L\+\_\+\+H\+A\+N\+D\+L\+E\+R\+\_\+\+Disable\+Fault}} (uint32\+\_\+t Fault)
\begin{DoxyCompactList}\small\item\em Disable a fault in System handler control register (S\+H\+C\+SR) @rmtoll S\+C\+B\+\_\+\+S\+H\+C\+SR M\+E\+M\+F\+A\+U\+L\+T\+E\+NA L\+L\+\_\+\+H\+A\+N\+D\+L\+E\+R\+\_\+\+Disable\+Fault \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE uint32\+\_\+t \mbox{\hyperlink{group__CORTEX__LL__EF__MCU__INFO_ga648a5236b7fa08786086fcc4ce42b4b9}{L\+L\+\_\+\+C\+P\+U\+I\+D\+\_\+\+Get\+Implementer}} (void)
\begin{DoxyCompactList}\small\item\em Get Implementer code @rmtoll S\+C\+B\+\_\+\+C\+P\+U\+ID I\+M\+P\+L\+E\+M\+E\+N\+T\+ER L\+L\+\_\+\+C\+P\+U\+I\+D\+\_\+\+Get\+Implementer \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE uint32\+\_\+t \mbox{\hyperlink{group__CORTEX__LL__EF__MCU__INFO_ga1f843da5f8524bace7fcf8dcce7996cb}{L\+L\+\_\+\+C\+P\+U\+I\+D\+\_\+\+Get\+Variant}} (void)
\begin{DoxyCompactList}\small\item\em Get Variant number (The r value in the rnpn product revision identifier) @rmtoll S\+C\+B\+\_\+\+C\+P\+U\+ID V\+A\+R\+I\+A\+NT L\+L\+\_\+\+C\+P\+U\+I\+D\+\_\+\+Get\+Variant \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE uint32\+\_\+t \mbox{\hyperlink{group__CORTEX__LL__EF__MCU__INFO_ga787f8b30eaa7a4c304fd5784daa98d6c}{L\+L\+\_\+\+C\+P\+U\+I\+D\+\_\+\+Get\+Constant}} (void)
\begin{DoxyCompactList}\small\item\em Get Constant number @rmtoll S\+C\+B\+\_\+\+C\+P\+U\+ID A\+R\+C\+H\+I\+T\+E\+C\+T\+U\+RE L\+L\+\_\+\+C\+P\+U\+I\+D\+\_\+\+Get\+Constant \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE uint32\+\_\+t \mbox{\hyperlink{group__CORTEX__LL__EF__MCU__INFO_gac98fd56ad9162c3f372004bd07038bdb}{L\+L\+\_\+\+C\+P\+U\+I\+D\+\_\+\+Get\+Par\+No}} (void)
\begin{DoxyCompactList}\small\item\em Get Part number @rmtoll S\+C\+B\+\_\+\+C\+P\+U\+ID P\+A\+R\+T\+NO L\+L\+\_\+\+C\+P\+U\+I\+D\+\_\+\+Get\+Par\+No \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+S\+T\+A\+T\+I\+C\+\_\+\+I\+N\+L\+I\+NE uint32\+\_\+t \mbox{\hyperlink{group__CORTEX__LL__EF__MCU__INFO_ga7372821defd92c49ea4563da407acd01}{L\+L\+\_\+\+C\+P\+U\+I\+D\+\_\+\+Get\+Revision}} (void)
\begin{DoxyCompactList}\small\item\em Get Revision number (The p value in the rnpn product revision identifier, indicates patch release) @rmtoll S\+C\+B\+\_\+\+C\+P\+U\+ID R\+E\+V\+I\+S\+I\+ON L\+L\+\_\+\+C\+P\+U\+I\+D\+\_\+\+Get\+Revision \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{详细描述}
Header file of C\+O\+R\+T\+EX LL module. 

\begin{DoxyAuthor}{作者}
M\+CD Application Team \begin{DoxyVerb}==============================================================================
                   ##### How to use this driver #####
==============================================================================
  [..]
  The LL CORTEX driver contains a set of generic APIs that can be
  used by user:
    (+) SYSTICK configuration used by @ref LL_mDelay and @ref LL_Init1msTick
        functions
    (+) Low power mode configuration (SCB register of Cortex-MCU)
    (+) MPU API to configure and enable regions
        (MPU services provided only on some devices)
    (+) API to access to MCU info (CPUID register)
    (+) API to enable fault handler (SHCSR accesses)\end{DoxyVerb}

\end{DoxyAuthor}
\begin{DoxyAttention}{注意}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2017 S\+T\+Microelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under B\+SD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+B\+S\+D-\/3-\/\+Clause 