{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1630022556518 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1630022556519 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Camara_Desinfeccion EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"Camara_Desinfeccion\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1630022556533 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1630022556593 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1630022556593 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1630022556856 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1630022556876 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630022557211 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630022557211 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1630022557211 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1630022557211 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 1512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630022557229 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 1514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630022557229 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 1516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630022557229 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 1518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1630022557229 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1630022557229 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1630022557237 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1630022557979 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Camara_Desinfeccion.sdc " "Synopsys Design Constraints File file not found: 'Camara_Desinfeccion.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1630022557980 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1630022557981 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~0  from: dataa  to: combout " "Cell: lcd\|dig\|Add0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630022557989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~10  from: cin  to: combout " "Cell: lcd\|dig\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630022557989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~12  from: cin  to: combout " "Cell: lcd\|dig\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630022557989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~2  from: cin  to: combout " "Cell: lcd\|dig\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630022557989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~4  from: cin  to: combout " "Cell: lcd\|dig\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630022557989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~6  from: cin  to: combout " "Cell: lcd\|dig\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630022557989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add0~8  from: cin  to: combout " "Cell: lcd\|dig\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630022557989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~0  from: dataa  to: combout " "Cell: lcd\|dig\|Add2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630022557989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~10  from: cin  to: combout " "Cell: lcd\|dig\|Add2~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630022557989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~12  from: cin  to: combout " "Cell: lcd\|dig\|Add2~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630022557989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~2  from: cin  to: combout " "Cell: lcd\|dig\|Add2~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630022557989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~4  from: cin  to: combout " "Cell: lcd\|dig\|Add2~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630022557989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~6  from: cin  to: combout " "Cell: lcd\|dig\|Add2~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630022557989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|Add2~8  from: cin  to: combout " "Cell: lcd\|dig\|Add2~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630022557989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[1\]~12  from: datac  to: combout " "Cell: lcd\|dig\|resultado\[1\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630022557989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[3\]~22  from: datac  to: combout " "Cell: lcd\|dig\|resultado\[3\]~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630022557989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[3\]~23  from: datac  to: combout " "Cell: lcd\|dig\|resultado\[3\]~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630022557989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[3\]~23  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[3\]~23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630022557989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[3\]~24  from: datac  to: combout " "Cell: lcd\|dig\|resultado\[3\]~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630022557989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[3\]~24  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[3\]~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630022557989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[3\]~25  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[3\]~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630022557989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[5\]~32  from: datac  to: combout " "Cell: lcd\|dig\|resultado\[5\]~32  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630022557989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[5\]~32  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[5\]~32  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630022557989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[5\]~33  from: datac  to: combout " "Cell: lcd\|dig\|resultado\[5\]~33  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630022557989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[5\]~33  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[5\]~33  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630022557989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[6\]~30  from: datac  to: combout " "Cell: lcd\|dig\|resultado\[6\]~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630022557989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[6\]~30  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[6\]~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630022557989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[6\]~31  from: datac  to: combout " "Cell: lcd\|dig\|resultado\[6\]~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630022557989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[6\]~31  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[6\]~31  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630022557989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[7\]~34  from: datac  to: combout " "Cell: lcd\|dig\|resultado\[7\]~34  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630022557989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[7\]~34  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[7\]~34  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630022557989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[7\]~35  from: datac  to: combout " "Cell: lcd\|dig\|resultado\[7\]~35  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630022557989 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: lcd\|dig\|resultado\[7\]~35  from: datad  to: combout " "Cell: lcd\|dig\|resultado\[7\]~35  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1630022557989 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1630022557989 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1630022557993 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1630022557994 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1630022557996 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLOCK_50~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630022558090 ""}  } { { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 1503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630022558090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk1khz  " "Automatically promoted node Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk1khz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630022558090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk1khz~0 " "Destination node Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk1khz~0" {  } { { "../Teclado Matricial/Divisor_Frecuencia.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Divisor_Frecuencia.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630022558090 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1630022558090 ""}  } { { "../Teclado Matricial/Divisor_Frecuencia.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Divisor_Frecuencia.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630022558090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk05khz  " "Automatically promoted node Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk05khz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630022558091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk05khz~0 " "Destination node Teclado_Matricial:tmatr\|Divisor_Frecuencia:div\|clk05khz~0" {  } { { "../Teclado Matricial/Divisor_Frecuencia.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Divisor_Frecuencia.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630022558091 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1630022558091 ""}  } { { "../Teclado Matricial/Divisor_Frecuencia.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Teclado Matricial/Divisor_Frecuencia.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630022558091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_Top:lcd\|Dividir_digitos:dig\|Mux0~1  " "Automatically promoted node LCD_Top:lcd\|Dividir_digitos:dig\|Mux0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630022558091 ""}  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 1033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630022558091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_Top:lcd\|Dividir_digitos:dig\|Mux7~0  " "Automatically promoted node LCD_Top:lcd\|Dividir_digitos:dig\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630022558091 ""}  } { { "../LCD 16x2/Dividir_digitos.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Dividir_digitos.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 1078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630022558091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_Top:lcd\|Reset_Delay:r0\|clk1hz  " "Automatically promoted node LCD_Top:lcd\|Reset_Delay:r0\|clk1hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1630022558091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Top:lcd\|tiempo\[2\] " "Destination node LCD_Top:lcd\|tiempo\[2\]" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630022558091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Top:lcd\|tiempo\[3\] " "Destination node LCD_Top:lcd\|tiempo\[3\]" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630022558091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Top:lcd\|tiempo\[4\] " "Destination node LCD_Top:lcd\|tiempo\[4\]" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630022558091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Top:lcd\|tiempo\[5\] " "Destination node LCD_Top:lcd\|tiempo\[5\]" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630022558091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Top:lcd\|tiempo\[6\] " "Destination node LCD_Top:lcd\|tiempo\[6\]" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630022558091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Top:lcd\|tiempo\[7\] " "Destination node LCD_Top:lcd\|tiempo\[7\]" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630022558091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Top:lcd\|tiempo\[8\] " "Destination node LCD_Top:lcd\|tiempo\[8\]" {  } { { "../LCD 16x2/LCD_Top.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/LCD_Top.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630022558091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Top:lcd\|Reset_Delay:r0\|clk1hz~0 " "Destination node LCD_Top:lcd\|Reset_Delay:r0\|clk1hz~0" {  } { { "../LCD 16x2/Reset_Delay.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Reset_Delay.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 1341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1630022558091 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1630022558091 ""}  } { { "../LCD 16x2/Reset_Delay.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/LCD 16x2/Reset_Delay.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1630022558091 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1630022558425 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1630022558429 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1630022558429 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1630022558431 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1630022558434 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1630022558437 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1630022558437 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1630022558438 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1630022558510 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1630022558512 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1630022558512 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630022558573 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1630022558589 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1630022559233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630022559494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1630022559524 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1630022561882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630022561882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1630022562238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1630022563633 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1630022563633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1630022566860 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1630022566860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630022566864 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.52 " "Total time spent on timing analysis during the Fitter is 1.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1630022567010 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1630022567023 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1630022567265 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1630022567265 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1630022567570 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1630022568083 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently enabled " "Pin LCD_DATA\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1630022568383 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently enabled " "Pin LCD_DATA\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1630022568383 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently enabled " "Pin LCD_DATA\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1630022568383 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently enabled " "Pin LCD_DATA\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1630022568383 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently enabled " "Pin LCD_DATA\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1630022568383 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently enabled " "Pin LCD_DATA\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1630022568383 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently enabled " "Pin LCD_DATA\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1630022568383 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently enabled " "Pin LCD_DATA\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "Camara_Desinfeccion.v" "" { Text "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/Camara_Desinfeccion.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1630022568383 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1630022568383 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/output_files/Camara_Desinfeccion.fit.smsg " "Generated suppressed messages file C:/Users/USER/OneDrive/Documentos/Lab Electronica Digital I/Proyecto Final - Electrónica Digital I 2021-1/Camara_Desinfección/output_files/Camara_Desinfeccion.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1630022568500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5809 " "Peak virtual memory: 5809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630022569054 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 26 19:02:49 2021 " "Processing ended: Thu Aug 26 19:02:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630022569054 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630022569054 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630022569054 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1630022569054 ""}
