// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="convolution_filter,hls_ip_2016_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.249000,HLS_SYN_LAT=1849960,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=9,HLS_SYN_FF=4933,HLS_SYN_LUT=4758}" *)

module convolution_filter (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        filter_V_TDATA,
        filter_V_TVALID,
        filter_V_TREADY,
        in_img_V_TDATA,
        in_img_V_TVALID,
        in_img_V_TREADY,
        out_img_V_TDATA,
        out_img_V_TVALID,
        out_img_V_TREADY
);

parameter    ap_ST_st1_fsm_0 = 9'b1;
parameter    ap_ST_st2_fsm_1 = 9'b10;
parameter    ap_ST_pp0_stg0_fsm_2 = 9'b100;
parameter    ap_ST_pp0_stg1_fsm_3 = 9'b1000;
parameter    ap_ST_pp0_stg2_fsm_4 = 9'b10000;
parameter    ap_ST_pp0_stg3_fsm_5 = 9'b100000;
parameter    ap_ST_pp0_stg4_fsm_6 = 9'b1000000;
parameter    ap_ST_pp0_stg5_fsm_7 = 9'b10000000;
parameter    ap_ST_st30_fsm_8 = 9'b100000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv19_0 = 19'b0000000000000000000;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv4_5 = 4'b101;
parameter    ap_const_lv4_7 = 4'b111;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv4_9 = 4'b1001;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv4_6 = 4'b110;
parameter    ap_const_lv4_A = 4'b1010;
parameter    ap_const_lv4_B = 4'b1011;
parameter    ap_const_lv19_4B461 = 19'b1001011010001100001;
parameter    ap_const_lv19_1 = 19'b1;
parameter    ap_const_lv10_281 = 10'b1010000001;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv9_1E0 = 9'b111100000;
parameter    ap_const_lv10_280 = 10'b1010000000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv32_8 = 32'b1000;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] filter_V_TDATA;
input   filter_V_TVALID;
output   filter_V_TREADY;
input  [7:0] in_img_V_TDATA;
input   in_img_V_TVALID;
output   in_img_V_TREADY;
output  [7:0] out_img_V_TDATA;
output   out_img_V_TVALID;
input   out_img_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg filter_V_TREADY;
reg in_img_V_TREADY;
reg out_img_V_TVALID;

reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_26;
reg   [7:0] window_V_0_2;
reg   [7:0] window_V_1_2;
reg   [7:0] window_V_2_2;
reg   [3:0] filter_weights_V_address0;
reg    filter_weights_V_ce0;
reg    filter_weights_V_we0;
wire   [7:0] filter_weights_V_q0;
reg   [3:0] filter_weights_V_address1;
reg    filter_weights_V_ce1;
wire   [7:0] filter_weights_V_q1;
reg   [9:0] line_buffer_V_0_address0;
reg    line_buffer_V_0_ce0;
reg    line_buffer_V_0_we0;
wire   [7:0] line_buffer_V_0_q0;
reg   [9:0] line_buffer_V_1_address0;
reg    line_buffer_V_1_ce0;
reg    line_buffer_V_1_we0;
wire   [7:0] line_buffer_V_1_q0;
reg   [7:0] window_V_0_1;
reg   [7:0] window_V_1_1;
reg   [7:0] window_V_2_1;
reg    filter_V_TDATA_blk_n;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_87;
wire   [0:0] exitcond1_fu_283_p2;
reg    in_img_V_TDATA_blk_n;
reg    ap_sig_cseq_ST_pp0_stg1_fsm_3;
reg    ap_sig_99;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
reg   [0:0] exitcond_flatten_reg_816;
reg   [0:0] tmp_s_reg_850;
reg    out_img_V_TDATA_blk_n;
reg    ap_sig_cseq_ST_pp0_stg2_fsm_4;
reg    ap_sig_125;
reg   [0:0] or_cond_reg_854;
reg   [0:0] ap_reg_ppstg_or_cond_reg_854_pp0_iter4;
reg   [18:0] indvar_flatten_reg_219;
reg   [8:0] row_reg_230;
reg   [9:0] col_reg_241;
reg   [7:0] reg_261;
reg    ap_sig_142;
reg    ap_sig_ioackin_out_img_V_TREADY;
reg    ap_sig_cseq_ST_pp0_stg3_fsm_5;
reg    ap_sig_163;
reg    ap_sig_cseq_ST_pp0_stg4_fsm_6;
reg    ap_sig_173;
reg    ap_sig_cseq_ST_pp0_stg5_fsm_7;
reg    ap_sig_183;
reg   [7:0] reg_266;
reg   [7:0] window_V_0_2_load_reg_753;
reg   [7:0] window_V_1_2_load_reg_758;
reg   [7:0] window_V_2_2_load_reg_763;
reg    ap_sig_201;
wire   [3:0] i_1_fu_289_p2;
reg   [7:0] in_temp_V_1_load_reg_798;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_2;
reg    ap_sig_213;
reg   [7:0] window_V_1_2_loc_1_load_reg_804;
reg   [7:0] window_V_0_2_loc_1_load_reg_810;
wire   [0:0] exitcond_flatten_fu_312_p2;
wire   [18:0] indvar_flatten_next_fu_318_p2;
reg   [18:0] indvar_flatten_next_reg_820;
wire   [9:0] col_mid2_fu_330_p3;
reg   [9:0] col_mid2_reg_825;
wire   [8:0] row_mid2_fu_384_p3;
reg   [8:0] row_mid2_reg_831;
wire   [0:0] tmp_6_fu_392_p2;
reg   [0:0] tmp_6_reg_836;
reg   [9:0] line_buffer_V_0_addr_reg_840;
wire   [0:0] tmp_s_fu_404_p2;
wire   [0:0] or_cond_fu_416_p2;
reg   [0:0] ap_reg_ppstg_or_cond_reg_854_pp0_iter1;
reg   [0:0] ap_reg_ppstg_or_cond_reg_854_pp0_iter2;
reg   [0:0] ap_reg_ppstg_or_cond_reg_854_pp0_iter3;
wire   [9:0] col_1_fu_459_p2;
reg   [9:0] col_1_reg_858;
wire   [15:0] r_V_s_fu_481_p2;
reg   [15:0] r_V_s_reg_863;
wire   [15:0] r_V_123_1_fu_494_p2;
reg   [15:0] r_V_123_1_reg_868;
wire   [15:0] p_i_cast_fu_514_p1;
reg   [15:0] p_i_cast_reg_873;
wire   [15:0] r_V_2_2_fu_536_p2;
reg   [15:0] r_V_2_2_reg_886;
wire   [15:0] r_V_fu_559_p2;
reg   [15:0] r_V_reg_891;
wire   [15:0] r_V_0_1_fu_572_p2;
reg   [15:0] r_V_0_1_reg_896;
wire   [15:0] r_V_0_2_fu_598_p2;
reg   [15:0] r_V_0_2_reg_901;
wire   [15:0] r_V_123_2_fu_612_p2;
reg   [15:0] r_V_123_2_reg_906;
wire   [15:0] r_V_2_fu_643_p2;
reg   [15:0] r_V_2_reg_911;
wire   [15:0] r_V_2_1_fu_656_p2;
reg   [15:0] r_V_2_1_reg_916;
wire   [7:0] tmp_13_fu_670_p1;
reg   [7:0] tmp_13_reg_921;
wire   [7:0] tmp_14_fu_674_p1;
reg   [7:0] tmp_14_reg_926;
wire   [7:0] tmp_18_fu_678_p1;
reg   [7:0] tmp_18_reg_931;
reg   [7:0] filter_weights_V_load_1_reg_936;
wire   [7:0] tmp_10_fu_682_p1;
reg   [7:0] tmp_10_reg_941;
wire   [7:0] tmp_11_fu_686_p1;
reg   [7:0] tmp_11_reg_946;
wire   [7:0] tmp_15_fu_694_p1;
reg   [7:0] tmp_15_reg_951;
wire   [7:0] tmp1_fu_712_p2;
reg   [7:0] tmp1_reg_956;
reg   [3:0] i_reg_208;
reg   [18:0] indvar_flatten_phi_fu_223_p4;
reg   [8:0] row_phi_fu_234_p4;
reg   [9:0] col_phi_fu_245_p4;
wire   [63:0] tmp_fu_295_p1;
wire   [63:0] tmp_8_fu_398_p1;
wire   [63:0] tmp_3_fu_450_p1;
reg   [7:0] in_temp_V_1_fu_116;
reg   [7:0] window_V_1_2_loc_1_fu_120;
reg   [7:0] window_V_0_2_loc_1_fu_124;
reg    ap_reg_ioackin_out_img_V_TREADY;
wire   [0:0] exitcond_fu_324_p2;
wire   [8:0] row_s_fu_338_p2;
wire   [0:0] tmp_2_mid1_fu_344_p2;
wire   [0:0] tmp_2_fu_350_p2;
wire   [0:0] tmp_4_mid1_fu_364_p2;
wire   [0:0] tmp_4_fu_370_p2;
wire   [0:0] tmp_2_mid2_fu_356_p3;
wire   [0:0] tmp_4_mid2_fu_376_p3;
wire   [0:0] tmp_7_fu_410_p2;
wire   [7:0] r_V_s_fu_481_p0;
wire   [7:0] r_V_s_fu_481_p1;
wire   [7:0] r_V_123_1_fu_494_p0;
wire   [7:0] r_V_123_1_fu_494_p1;
wire   [0:0] tmp_9_fu_500_p2;
wire   [7:0] p_i_fu_506_p3;
wire   [7:0] grp_fu_518_p1;
wire   [7:0] grp_fu_523_p1;
wire   [7:0] r_V_2_2_fu_536_p0;
wire   [7:0] r_V_2_2_fu_536_p1;
wire   [7:0] r_V_fu_559_p0;
wire   [7:0] r_V_fu_559_p1;
wire   [7:0] r_V_0_1_fu_572_p0;
wire   [7:0] r_V_0_1_fu_572_p1;
wire   [7:0] grp_fu_578_p1;
wire   [7:0] grp_fu_582_p1;
wire   [7:0] grp_fu_586_p1;
wire   [7:0] r_V_0_2_fu_598_p0;
wire   [7:0] r_V_0_2_fu_598_p1;
wire   [7:0] r_V_123_2_fu_612_p0;
wire   [7:0] r_V_123_2_fu_612_p1;
wire   [7:0] grp_fu_627_p1;
wire   [7:0] grp_fu_631_p1;
wire   [7:0] r_V_2_fu_643_p0;
wire   [7:0] r_V_2_fu_643_p1;
wire   [7:0] r_V_2_1_fu_656_p0;
wire   [7:0] r_V_2_1_fu_656_p1;
wire   [7:0] grp_fu_662_p1;
wire   [7:0] grp_fu_666_p1;
wire   [15:0] grp_fu_518_p2;
wire   [15:0] grp_fu_523_p2;
wire   [15:0] grp_fu_578_p2;
wire   [15:0] grp_fu_582_p2;
wire   [15:0] grp_fu_586_p2;
wire   [15:0] grp_fu_627_p2;
wire   [15:0] grp_fu_631_p2;
wire   [7:0] tmp4_fu_702_p2;
wire   [7:0] tmp_12_fu_690_p1;
wire   [7:0] tmp3_fu_706_p2;
wire   [7:0] tmp2_fu_698_p2;
wire   [15:0] grp_fu_662_p2;
wire   [15:0] grp_fu_666_p2;
wire   [7:0] tmp_16_fu_718_p1;
wire   [7:0] tmp8_fu_731_p2;
wire   [7:0] tmp_17_fu_722_p1;
wire   [7:0] tmp7_fu_735_p2;
wire   [7:0] tmp6_fu_726_p2;
wire   [7:0] tmp5_fu_741_p2;
reg    grp_fu_518_ce;
reg    grp_fu_523_ce;
reg    grp_fu_578_ce;
reg    grp_fu_582_ce;
reg    grp_fu_586_ce;
reg    grp_fu_627_ce;
reg    grp_fu_631_ce;
reg    grp_fu_662_ce;
reg    grp_fu_666_ce;
reg    ap_sig_cseq_ST_st30_fsm_8;
reg    ap_sig_752;
reg   [8:0] ap_NS_fsm;
wire   [15:0] r_V_0_1_fu_572_p00;
wire   [15:0] r_V_0_1_fu_572_p10;
wire   [15:0] r_V_0_2_fu_598_p00;
wire   [15:0] r_V_0_2_fu_598_p10;
wire   [15:0] r_V_123_1_fu_494_p00;
wire   [15:0] r_V_123_1_fu_494_p10;
wire   [15:0] r_V_123_2_fu_612_p00;
wire   [15:0] r_V_123_2_fu_612_p10;
wire   [15:0] r_V_2_1_fu_656_p00;
wire   [15:0] r_V_2_1_fu_656_p10;
wire   [15:0] r_V_2_2_fu_536_p00;
wire   [15:0] r_V_2_2_fu_536_p10;
wire   [15:0] r_V_2_fu_643_p00;
wire   [15:0] r_V_2_fu_643_p10;
wire   [15:0] r_V_fu_559_p00;
wire   [15:0] r_V_fu_559_p10;
wire   [15:0] r_V_s_fu_481_p00;
wire   [15:0] r_V_s_fu_481_p10;
reg    ap_sig_133;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'b1;
#0 window_V_0_2 = 8'b00000000;
#0 window_V_1_2 = 8'b00000000;
#0 window_V_2_2 = 8'b00000000;
#0 window_V_0_1 = 8'b00000000;
#0 window_V_1_1 = 8'b00000000;
#0 window_V_2_1 = 8'b00000000;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
#0 ap_reg_ppiten_pp0_it4 = 1'b0;
#0 ap_reg_ioackin_out_img_V_TREADY = 1'b0;
end

convolution_filter_filter_weights_V #(
    .DataWidth( 8 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
filter_weights_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(filter_weights_V_address0),
    .ce0(filter_weights_V_ce0),
    .we0(filter_weights_V_we0),
    .d0(filter_V_TDATA),
    .q0(filter_weights_V_q0),
    .address1(filter_weights_V_address1),
    .ce1(filter_weights_V_ce1),
    .q1(filter_weights_V_q1)
);

convolution_filter_line_buffer_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
line_buffer_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_V_0_address0),
    .ce0(line_buffer_V_0_ce0),
    .we0(line_buffer_V_0_we0),
    .d0(line_buffer_V_1_q0),
    .q0(line_buffer_V_0_q0)
);

convolution_filter_line_buffer_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 640 ),
    .AddressWidth( 10 ))
line_buffer_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_V_1_address0),
    .ce0(line_buffer_V_1_ce0),
    .we0(line_buffer_V_1_we0),
    .d0(in_img_V_TDATA),
    .q0(line_buffer_V_1_q0)
);

convolution_filter_udiv_16ns_8ns_16_20 #(
    .ID( 1 ),
    .NUM_STAGE( 20 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_udiv_16ns_8ns_16_20_U0(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(r_V_s_reg_863),
    .din1(grp_fu_518_p1),
    .ce(grp_fu_518_ce),
    .dout(grp_fu_518_p2)
);

convolution_filter_udiv_16ns_8ns_16_20 #(
    .ID( 1 ),
    .NUM_STAGE( 20 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_udiv_16ns_8ns_16_20_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(r_V_123_1_reg_868),
    .din1(grp_fu_523_p1),
    .ce(grp_fu_523_ce),
    .dout(grp_fu_523_p2)
);

convolution_filter_udiv_16ns_8ns_16_20 #(
    .ID( 1 ),
    .NUM_STAGE( 20 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_udiv_16ns_8ns_16_20_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(r_V_2_2_reg_886),
    .din1(grp_fu_578_p1),
    .ce(grp_fu_578_ce),
    .dout(grp_fu_578_p2)
);

convolution_filter_udiv_16ns_8ns_16_20 #(
    .ID( 1 ),
    .NUM_STAGE( 20 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_udiv_16ns_8ns_16_20_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(r_V_reg_891),
    .din1(grp_fu_582_p1),
    .ce(grp_fu_582_ce),
    .dout(grp_fu_582_p2)
);

convolution_filter_udiv_16ns_8ns_16_20 #(
    .ID( 1 ),
    .NUM_STAGE( 20 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_udiv_16ns_8ns_16_20_U4(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(r_V_0_1_reg_896),
    .din1(grp_fu_586_p1),
    .ce(grp_fu_586_ce),
    .dout(grp_fu_586_p2)
);

convolution_filter_udiv_16ns_8ns_16_20 #(
    .ID( 1 ),
    .NUM_STAGE( 20 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_udiv_16ns_8ns_16_20_U5(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(r_V_0_2_reg_901),
    .din1(grp_fu_627_p1),
    .ce(grp_fu_627_ce),
    .dout(grp_fu_627_p2)
);

convolution_filter_udiv_16ns_8ns_16_20 #(
    .ID( 1 ),
    .NUM_STAGE( 20 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_udiv_16ns_8ns_16_20_U6(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(r_V_123_2_reg_906),
    .din1(grp_fu_631_p1),
    .ce(grp_fu_631_ce),
    .dout(grp_fu_631_p2)
);

convolution_filter_udiv_16ns_8ns_16_20 #(
    .ID( 1 ),
    .NUM_STAGE( 20 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_udiv_16ns_8ns_16_20_U7(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(r_V_2_reg_911),
    .din1(grp_fu_662_p1),
    .ce(grp_fu_662_ce),
    .dout(grp_fu_662_p2)
);

convolution_filter_udiv_16ns_8ns_16_20 #(
    .ID( 1 ),
    .NUM_STAGE( 20 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
convolution_filter_udiv_16ns_8ns_16_20_U8(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(r_V_2_1_reg_916),
    .din1(grp_fu_666_p1),
    .ce(grp_fu_666_ce),
    .dout(grp_fu_666_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_out_img_V_TREADY <= 1'b0;
    end else begin
        if (ap_sig_133) begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_854_pp0_iter4) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) begin
                ap_reg_ioackin_out_img_V_TREADY <= 1'b0;
            end else if ((1'b1 == out_img_V_TREADY)) begin
                ap_reg_ioackin_out_img_V_TREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(1'b0 == exitcond_flatten_fu_312_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~ap_sig_201 & ~(exitcond1_fu_283_p2 == 1'b0))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b0 == exitcond_flatten_reg_816) & (1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_7))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b1;
        end else if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~ap_sig_201 & ~(exitcond1_fu_283_p2 == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_7) & ~(1'b0 == exitcond_flatten_reg_816)))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_7)) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_7)) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_7)) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~ap_sig_201 & ~(exitcond1_fu_283_p2 == 1'b0))) begin
            ap_reg_ppiten_pp0_it4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~ap_sig_201 & ~(exitcond1_fu_283_p2 == 1'b0))) begin
        col_reg_241 <= ap_const_lv10_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b0 == exitcond_flatten_reg_816) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        col_reg_241 <= col_1_reg_858;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_283_p2 == 1'b0) & ~ap_sig_201)) begin
        i_reg_208 <= i_1_fu_289_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        i_reg_208 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & (1'b0 == exitcond_flatten_reg_816) & ~(1'b0 == tmp_s_reg_850) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_142))) begin
        in_temp_V_1_fu_116 <= in_img_V_TDATA;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~ap_sig_201 & ~(exitcond1_fu_283_p2 == 1'b0))) begin
        in_temp_V_1_fu_116 <= window_V_2_2_load_reg_763;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~ap_sig_201 & ~(exitcond1_fu_283_p2 == 1'b0))) begin
        indvar_flatten_reg_219 <= ap_const_lv19_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b0 == exitcond_flatten_reg_816) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        indvar_flatten_reg_219 <= indvar_flatten_next_reg_820;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b0 == exitcond_flatten_reg_816) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & ~(1'b0 == or_cond_reg_854) & ~((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_854_pp0_iter4) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b0 == exitcond_flatten_reg_816) & ~(1'b0 == or_cond_reg_854) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b0 == exitcond_flatten_reg_816) & ~(1'b0 == or_cond_reg_854) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b0 == exitcond_flatten_reg_816) & ~(1'b0 == or_cond_reg_854) & (1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_7)))) begin
        reg_261 <= filter_weights_V_q1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & (1'b0 == exitcond_flatten_reg_816) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_142) & ~(1'b0 == or_cond_reg_854))) begin
        reg_261 <= filter_weights_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b0 == exitcond_flatten_reg_816) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & ~(1'b0 == or_cond_reg_854) & ~((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_854_pp0_iter4) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b0 == exitcond_flatten_reg_816) & ~(1'b0 == or_cond_reg_854) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b0 == exitcond_flatten_reg_816) & ~(1'b0 == or_cond_reg_854) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b0 == exitcond_flatten_reg_816) & ~(1'b0 == or_cond_reg_854) & (1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_7)))) begin
        reg_266 <= filter_weights_V_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & (1'b0 == exitcond_flatten_reg_816) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_142) & ~(1'b0 == or_cond_reg_854))) begin
        reg_266 <= filter_weights_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~ap_sig_201 & ~(exitcond1_fu_283_p2 == 1'b0))) begin
        row_reg_230 <= ap_const_lv9_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b0 == exitcond_flatten_reg_816) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        row_reg_230 <= row_mid2_reg_831;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & (1'b0 == exitcond_flatten_reg_816) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_142) & ~(1'b0 == tmp_6_reg_836))) begin
        window_V_0_2_loc_1_fu_124 <= line_buffer_V_0_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~ap_sig_201 & ~(exitcond1_fu_283_p2 == 1'b0))) begin
        window_V_0_2_loc_1_fu_124 <= window_V_0_2_load_reg_753;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & (1'b0 == exitcond_flatten_reg_816) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_142) & ~(1'b0 == tmp_6_reg_836))) begin
        window_V_1_2_loc_1_fu_120 <= line_buffer_V_1_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~ap_sig_201 & ~(exitcond1_fu_283_p2 == 1'b0))) begin
        window_V_1_2_loc_1_fu_120 <= window_V_1_2_load_reg_758;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)) begin
        ap_reg_ppstg_or_cond_reg_854_pp0_iter1 <= or_cond_reg_854;
        ap_reg_ppstg_or_cond_reg_854_pp0_iter2 <= ap_reg_ppstg_or_cond_reg_854_pp0_iter1;
        ap_reg_ppstg_or_cond_reg_854_pp0_iter3 <= ap_reg_ppstg_or_cond_reg_854_pp0_iter2;
        ap_reg_ppstg_or_cond_reg_854_pp0_iter4 <= ap_reg_ppstg_or_cond_reg_854_pp0_iter3;
        exitcond_flatten_reg_816 <= exitcond_flatten_fu_312_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & (1'b0 == exitcond_flatten_reg_816) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_142))) begin
        col_1_reg_858 <= col_1_fu_459_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b0 == exitcond_flatten_fu_312_p2))) begin
        col_mid2_reg_825 <= col_mid2_fu_330_p3;
        or_cond_reg_854 <= or_cond_fu_416_p2;
        tmp_6_reg_836 <= tmp_6_fu_392_p2;
        tmp_s_reg_850 <= tmp_s_fu_404_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_854_pp0_iter3))) begin
        filter_weights_V_load_1_reg_936 <= filter_weights_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        in_temp_V_1_load_reg_798 <= in_temp_V_1_fu_116;
        indvar_flatten_next_reg_820 <= indvar_flatten_next_fu_318_p2;
        window_V_0_2_loc_1_load_reg_810 <= window_V_0_2_loc_1_fu_124;
        window_V_1_2_loc_1_load_reg_804 <= window_V_1_2_loc_1_fu_120;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b0 == exitcond_flatten_fu_312_p2) & ~(1'b0 == tmp_6_fu_392_p2))) begin
        line_buffer_V_0_addr_reg_840 <= tmp_8_fu_398_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond_flatten_reg_816) & ~(1'b0 == or_cond_reg_854) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        p_i_cast_reg_873[7 : 0] <= p_i_cast_fu_514_p1[7 : 0];
        r_V_2_2_reg_886 <= r_V_2_2_fu_536_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond_flatten_reg_816) & ~(1'b0 == or_cond_reg_854) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        r_V_0_1_reg_896 <= r_V_0_1_fu_572_p2;
        r_V_reg_891 <= r_V_fu_559_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond_flatten_reg_816) & ~(1'b0 == or_cond_reg_854) & (1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_7))) begin
        r_V_0_2_reg_901 <= r_V_0_2_fu_598_p2;
        r_V_123_2_reg_906 <= r_V_123_2_fu_612_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == exitcond_flatten_reg_816) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & ~(1'b0 == or_cond_reg_854) & ~((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_854_pp0_iter4) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
        r_V_123_1_reg_868 <= r_V_123_1_fu_494_p2;
        r_V_s_reg_863 <= r_V_s_fu_481_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(1'b0 == or_cond_reg_854) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        r_V_2_1_reg_916 <= r_V_2_1_fu_656_p2;
        r_V_2_reg_911 <= r_V_2_fu_643_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b0 == exitcond_flatten_fu_312_p2))) begin
        row_mid2_reg_831 <= row_mid2_fu_384_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_854_pp0_iter4) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_142))) begin
        tmp1_reg_956 <= tmp1_fu_712_p2;
        tmp_15_reg_951 <= tmp_15_fu_694_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_854_pp0_iter3))) begin
        tmp_10_reg_941 <= tmp_10_fu_682_p1;
        tmp_11_reg_946 <= tmp_11_fu_686_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_854_pp0_iter3))) begin
        tmp_13_reg_921 <= tmp_13_fu_670_p1;
        tmp_14_reg_926 <= tmp_14_fu_674_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_7) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_854_pp0_iter3))) begin
        tmp_18_reg_931 <= tmp_18_fu_678_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b0 == exitcond_flatten_reg_816) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        window_V_0_1 <= window_V_0_2_loc_1_load_reg_810;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & (1'b0 == exitcond_flatten_reg_816) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_142) & ~(1'b0 == tmp_6_reg_836))) begin
        window_V_0_2 <= line_buffer_V_0_q0;
        window_V_1_2 <= line_buffer_V_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        window_V_0_2_load_reg_753 <= window_V_0_2;
        window_V_1_2_load_reg_758 <= window_V_1_2;
        window_V_2_2_load_reg_763 <= window_V_2_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b0 == exitcond_flatten_reg_816) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & ~((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_854_pp0_iter4) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)))) begin
        window_V_1_1 <= window_V_1_2_loc_1_load_reg_804;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b0 == exitcond_flatten_reg_816) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        window_V_2_1 <= in_temp_V_1_load_reg_798;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & (1'b0 == exitcond_flatten_reg_816) & ~(1'b0 == tmp_s_reg_850) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_142))) begin
        window_V_2_2 <= in_img_V_TDATA;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st30_fsm_8)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st30_fsm_8)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_213) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_99) begin
        ap_sig_cseq_ST_pp0_stg1_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg1_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_125) begin
        ap_sig_cseq_ST_pp0_stg2_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg2_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_163) begin
        ap_sig_cseq_ST_pp0_stg3_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg3_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_173) begin
        ap_sig_cseq_ST_pp0_stg4_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg4_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_183) begin
        ap_sig_cseq_ST_pp0_stg5_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg5_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_26) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_87) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_752) begin
        ap_sig_cseq_ST_st30_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st30_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_out_img_V_TREADY)) begin
        ap_sig_ioackin_out_img_V_TREADY = out_img_V_TREADY;
    end else begin
        ap_sig_ioackin_out_img_V_TREADY = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b0 == exitcond_flatten_reg_816) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        col_phi_fu_245_p4 = col_1_reg_858;
    end else begin
        col_phi_fu_245_p4 = col_reg_241;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_283_p2 == 1'b0))) begin
        filter_V_TDATA_blk_n = filter_V_TVALID;
    end else begin
        filter_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_283_p2 == 1'b0) & ~ap_sig_201)) begin
        filter_V_TREADY = 1'b1;
    end else begin
        filter_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        filter_weights_V_address0 = tmp_fu_295_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        filter_weights_V_address0 = ap_const_lv4_7;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        filter_weights_V_address0 = ap_const_lv4_5;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4))) begin
        filter_weights_V_address0 = ap_const_lv4_1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        filter_weights_V_address0 = ap_const_lv4_8;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        filter_weights_V_address0 = ap_const_lv4_3;
    end else begin
        filter_weights_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_7))) begin
        filter_weights_V_address1 = ap_const_lv4_A;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        filter_weights_V_address1 = ap_const_lv4_6;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        filter_weights_V_address1 = ap_const_lv4_2;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4))) begin
        filter_weights_V_address1 = ap_const_lv4_0;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        filter_weights_V_address1 = ap_const_lv4_9;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        filter_weights_V_address1 = ap_const_lv4_4;
    end else begin
        filter_weights_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_142)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & ~((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_854_pp0_iter4) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~ap_sig_201) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)))) begin
        filter_weights_V_ce0 = 1'b1;
    end else begin
        filter_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_142)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & ~((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_854_pp0_iter4) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_7)))) begin
        filter_weights_V_ce1 = 1'b1;
    end else begin
        filter_weights_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_283_p2 == 1'b0) & ~ap_sig_201)) begin
        filter_weights_V_we0 = 1'b1;
    end else begin
        filter_weights_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) | (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) | (1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_7) | (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & ~((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_854_pp0_iter4) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_142)))) begin
        grp_fu_518_ce = 1'b1;
    end else begin
        grp_fu_518_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) | (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) | (1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_7) | (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & ~((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_854_pp0_iter4) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_142)))) begin
        grp_fu_523_ce = 1'b1;
    end else begin
        grp_fu_523_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) | (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) | (1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_7) | (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & ~((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_854_pp0_iter4) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_142)))) begin
        grp_fu_578_ce = 1'b1;
    end else begin
        grp_fu_578_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) | (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) | (1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_7) | (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & ~((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_854_pp0_iter4) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_142)))) begin
        grp_fu_582_ce = 1'b1;
    end else begin
        grp_fu_582_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) | (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) | (1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_7) | (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & ~((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_854_pp0_iter4) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_142)))) begin
        grp_fu_586_ce = 1'b1;
    end else begin
        grp_fu_586_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) | (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) | (1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_7) | (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & ~((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_854_pp0_iter4) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_142)))) begin
        grp_fu_627_ce = 1'b1;
    end else begin
        grp_fu_627_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) | (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) | (1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_7) | (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & ~((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_854_pp0_iter4) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_142)))) begin
        grp_fu_631_ce = 1'b1;
    end else begin
        grp_fu_631_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) | (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) | (1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_7) | (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & ~((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_854_pp0_iter4) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_142)))) begin
        grp_fu_662_ce = 1'b1;
    end else begin
        grp_fu_662_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) | (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) | (1'b1 == ap_sig_cseq_ST_pp0_stg5_fsm_7) | (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & ~((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_854_pp0_iter4) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_142)))) begin
        grp_fu_666_ce = 1'b1;
    end else begin
        grp_fu_666_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & (1'b0 == exitcond_flatten_reg_816) & ~(1'b0 == tmp_s_reg_850))) begin
        in_img_V_TDATA_blk_n = in_img_V_TVALID;
    end else begin
        in_img_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & (1'b0 == exitcond_flatten_reg_816) & ~(1'b0 == tmp_s_reg_850) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_142))) begin
        in_img_V_TREADY = 1'b1;
    end else begin
        in_img_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b0 == exitcond_flatten_reg_816) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        indvar_flatten_phi_fu_223_p4 = indvar_flatten_next_reg_820;
    end else begin
        indvar_flatten_phi_fu_223_p4 = indvar_flatten_reg_219;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) begin
            line_buffer_V_0_address0 = line_buffer_V_0_addr_reg_840;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)) begin
            line_buffer_V_0_address0 = tmp_8_fu_398_p1;
        end else begin
            line_buffer_V_0_address0 = 'bx;
        end
    end else begin
        line_buffer_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_142)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)))) begin
        line_buffer_V_0_ce0 = 1'b1;
    end else begin
        line_buffer_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & (1'b0 == exitcond_flatten_reg_816) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_142) & ~(1'b0 == tmp_6_reg_836))) begin
        line_buffer_V_0_we0 = 1'b1;
    end else begin
        line_buffer_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) begin
            line_buffer_V_1_address0 = tmp_3_fu_450_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)) begin
            line_buffer_V_1_address0 = tmp_8_fu_398_p1;
        end else begin
            line_buffer_V_1_address0 = 'bx;
        end
    end else begin
        line_buffer_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_142)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)))) begin
        line_buffer_V_1_ce0 = 1'b1;
    end else begin
        line_buffer_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & (1'b0 == exitcond_flatten_reg_816) & ~(1'b0 == tmp_s_reg_850) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_142))) begin
        line_buffer_V_1_we0 = 1'b1;
    end else begin
        line_buffer_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_854_pp0_iter4))) begin
        out_img_V_TDATA_blk_n = out_img_V_TREADY;
    end else begin
        out_img_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_854_pp0_iter4) & (1'b0 == ap_reg_ioackin_out_img_V_TREADY))) begin
        out_img_V_TVALID = 1'b1;
    end else begin
        out_img_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b0 == exitcond_flatten_reg_816) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        row_phi_fu_234_p4 = row_mid2_reg_831;
    end else begin
        row_phi_fu_234_p4 = row_reg_230;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if ((~ap_sig_201 & ~(exitcond1_fu_283_p2 == 1'b0))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if (((exitcond1_fu_283_p2 == 1'b0) & ~ap_sig_201)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_pp0_stg0_fsm_2 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == exitcond_flatten_fu_312_p2) & ~(1'b1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st30_fsm_8;
            end
        end
        ap_ST_pp0_stg1_fsm_3 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_142)) begin
                ap_NS_fsm = ap_ST_pp0_stg2_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_3;
            end
        end
        ap_ST_pp0_stg2_fsm_4 : begin
            if ((~((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_854_pp0_iter4) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)) & ~((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & ~((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_854_pp0_iter4) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)) & ~(1'b1 == ap_reg_ppiten_pp0_it3)))) begin
                ap_NS_fsm = ap_ST_pp0_stg3_fsm_5;
            end else if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & ~((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_854_pp0_iter4) & (1'b0 == ap_sig_ioackin_out_img_V_TREADY)) & ~(1'b1 == ap_reg_ppiten_pp0_it3))) begin
                ap_NS_fsm = ap_ST_st30_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg2_fsm_4;
            end
        end
        ap_ST_pp0_stg3_fsm_5 : begin
            ap_NS_fsm = ap_ST_pp0_stg4_fsm_6;
        end
        ap_ST_pp0_stg4_fsm_6 : begin
            ap_NS_fsm = ap_ST_pp0_stg5_fsm_7;
        end
        ap_ST_pp0_stg5_fsm_7 : begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
        end
        ap_ST_st30_fsm_8 : begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

always @ (*) begin
    ap_sig_125 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_133 = ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & ~(1'b0 == ap_reg_ppstg_or_cond_reg_854_pp0_iter4));
end

always @ (*) begin
    ap_sig_142 = ((1'b0 == exitcond_flatten_reg_816) & ~(1'b0 == tmp_s_reg_850) & (in_img_V_TVALID == 1'b0));
end

always @ (*) begin
    ap_sig_163 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_173 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_183 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_201 = ((exitcond1_fu_283_p2 == 1'b0) & (filter_V_TVALID == 1'b0));
end

always @ (*) begin
    ap_sig_213 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_26 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_752 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

always @ (*) begin
    ap_sig_87 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_99 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

assign col_1_fu_459_p2 = (col_mid2_reg_825 + ap_const_lv10_1);

assign col_mid2_fu_330_p3 = ((exitcond_fu_324_p2[0:0] === 1'b1) ? ap_const_lv10_0 : col_phi_fu_245_p4);

assign exitcond1_fu_283_p2 = ((i_reg_208 == ap_const_lv4_B) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_312_p2 = ((indvar_flatten_phi_fu_223_p4 == ap_const_lv19_4B461) ? 1'b1 : 1'b0);

assign exitcond_fu_324_p2 = ((col_phi_fu_245_p4 == ap_const_lv10_281) ? 1'b1 : 1'b0);

assign grp_fu_518_p1 = p_i_cast_fu_514_p1;

assign grp_fu_523_p1 = p_i_cast_fu_514_p1;

assign grp_fu_578_p1 = p_i_cast_reg_873;

assign grp_fu_582_p1 = p_i_cast_reg_873;

assign grp_fu_586_p1 = p_i_cast_reg_873;

assign grp_fu_627_p1 = p_i_cast_reg_873;

assign grp_fu_631_p1 = p_i_cast_reg_873;

assign grp_fu_662_p1 = p_i_cast_reg_873;

assign grp_fu_666_p1 = p_i_cast_reg_873;

assign i_1_fu_289_p2 = (i_reg_208 + ap_const_lv4_1);

assign indvar_flatten_next_fu_318_p2 = (indvar_flatten_phi_fu_223_p4 + ap_const_lv19_1);

assign or_cond_fu_416_p2 = (tmp_4_mid2_fu_376_p3 & tmp_7_fu_410_p2);

assign out_img_V_TDATA = (tmp1_reg_956 + tmp5_fu_741_p2);

assign p_i_cast_fu_514_p1 = p_i_fu_506_p3;

assign p_i_fu_506_p3 = ((tmp_9_fu_500_p2[0:0] === 1'b1) ? ap_const_lv8_1 : reg_261);

assign r_V_0_1_fu_572_p0 = r_V_0_1_fu_572_p00;

assign r_V_0_1_fu_572_p00 = window_V_0_2_loc_1_load_reg_810;

assign r_V_0_1_fu_572_p1 = r_V_0_1_fu_572_p10;

assign r_V_0_1_fu_572_p10 = reg_266;

assign r_V_0_1_fu_572_p2 = (r_V_0_1_fu_572_p0 * r_V_0_1_fu_572_p1);

assign r_V_0_2_fu_598_p0 = r_V_0_2_fu_598_p00;

assign r_V_0_2_fu_598_p00 = window_V_0_2_loc_1_fu_124;

assign r_V_0_2_fu_598_p1 = r_V_0_2_fu_598_p10;

assign r_V_0_2_fu_598_p10 = reg_261;

assign r_V_0_2_fu_598_p2 = (r_V_0_2_fu_598_p0 * r_V_0_2_fu_598_p1);

assign r_V_123_1_fu_494_p0 = r_V_123_1_fu_494_p00;

assign r_V_123_1_fu_494_p00 = window_V_1_2_loc_1_load_reg_804;

assign r_V_123_1_fu_494_p1 = r_V_123_1_fu_494_p10;

assign r_V_123_1_fu_494_p10 = reg_266;

assign r_V_123_1_fu_494_p2 = (r_V_123_1_fu_494_p0 * r_V_123_1_fu_494_p1);

assign r_V_123_2_fu_612_p0 = r_V_123_2_fu_612_p00;

assign r_V_123_2_fu_612_p00 = window_V_1_2_loc_1_fu_120;

assign r_V_123_2_fu_612_p1 = r_V_123_2_fu_612_p10;

assign r_V_123_2_fu_612_p10 = reg_266;

assign r_V_123_2_fu_612_p2 = (r_V_123_2_fu_612_p0 * r_V_123_2_fu_612_p1);

assign r_V_2_1_fu_656_p0 = r_V_2_1_fu_656_p00;

assign r_V_2_1_fu_656_p00 = in_temp_V_1_load_reg_798;

assign r_V_2_1_fu_656_p1 = r_V_2_1_fu_656_p10;

assign r_V_2_1_fu_656_p10 = reg_266;

assign r_V_2_1_fu_656_p2 = (r_V_2_1_fu_656_p0 * r_V_2_1_fu_656_p1);

assign r_V_2_2_fu_536_p0 = r_V_2_2_fu_536_p00;

assign r_V_2_2_fu_536_p00 = in_temp_V_1_fu_116;

assign r_V_2_2_fu_536_p1 = r_V_2_2_fu_536_p10;

assign r_V_2_2_fu_536_p10 = reg_266;

assign r_V_2_2_fu_536_p2 = (r_V_2_2_fu_536_p0 * r_V_2_2_fu_536_p1);

assign r_V_2_fu_643_p0 = r_V_2_fu_643_p00;

assign r_V_2_fu_643_p00 = window_V_2_1;

assign r_V_2_fu_643_p1 = r_V_2_fu_643_p10;

assign r_V_2_fu_643_p10 = reg_261;

assign r_V_2_fu_643_p2 = (r_V_2_fu_643_p0 * r_V_2_fu_643_p1);

assign r_V_fu_559_p0 = r_V_fu_559_p00;

assign r_V_fu_559_p00 = window_V_0_1;

assign r_V_fu_559_p1 = r_V_fu_559_p10;

assign r_V_fu_559_p10 = reg_261;

assign r_V_fu_559_p2 = (r_V_fu_559_p0 * r_V_fu_559_p1);

assign r_V_s_fu_481_p0 = r_V_s_fu_481_p00;

assign r_V_s_fu_481_p00 = window_V_1_1;

assign r_V_s_fu_481_p1 = r_V_s_fu_481_p10;

assign r_V_s_fu_481_p10 = reg_261;

assign r_V_s_fu_481_p2 = (r_V_s_fu_481_p0 * r_V_s_fu_481_p1);

assign row_mid2_fu_384_p3 = ((exitcond_fu_324_p2[0:0] === 1'b1) ? row_s_fu_338_p2 : row_phi_fu_234_p4);

assign row_s_fu_338_p2 = (row_phi_fu_234_p4 + ap_const_lv9_1);

assign tmp1_fu_712_p2 = (tmp3_fu_706_p2 + tmp2_fu_698_p2);

assign tmp2_fu_698_p2 = (tmp_10_reg_941 + tmp_11_reg_946);

assign tmp3_fu_706_p2 = (tmp4_fu_702_p2 + tmp_12_fu_690_p1);

assign tmp4_fu_702_p2 = (tmp_13_reg_921 + tmp_14_reg_926);

assign tmp5_fu_741_p2 = (tmp7_fu_735_p2 + tmp6_fu_726_p2);

assign tmp6_fu_726_p2 = (tmp_15_reg_951 + tmp_16_fu_718_p1);

assign tmp7_fu_735_p2 = (tmp8_fu_731_p2 + tmp_17_fu_722_p1);

assign tmp8_fu_731_p2 = (tmp_18_reg_931 + filter_weights_V_load_1_reg_936);

assign tmp_10_fu_682_p1 = grp_fu_582_p2[7:0];

assign tmp_11_fu_686_p1 = grp_fu_586_p2[7:0];

assign tmp_12_fu_690_p1 = grp_fu_627_p2[7:0];

assign tmp_13_fu_670_p1 = grp_fu_518_p2[7:0];

assign tmp_14_fu_674_p1 = grp_fu_523_p2[7:0];

assign tmp_15_fu_694_p1 = grp_fu_631_p2[7:0];

assign tmp_16_fu_718_p1 = grp_fu_662_p2[7:0];

assign tmp_17_fu_722_p1 = grp_fu_666_p2[7:0];

assign tmp_18_fu_678_p1 = grp_fu_578_p2[7:0];

assign tmp_2_fu_350_p2 = ((row_phi_fu_234_p4 < ap_const_lv9_1E0) ? 1'b1 : 1'b0);

assign tmp_2_mid1_fu_344_p2 = ((row_s_fu_338_p2 < ap_const_lv9_1E0) ? 1'b1 : 1'b0);

assign tmp_2_mid2_fu_356_p3 = ((exitcond_fu_324_p2[0:0] === 1'b1) ? tmp_2_mid1_fu_344_p2 : tmp_2_fu_350_p2);

assign tmp_3_fu_450_p1 = col_mid2_reg_825;

assign tmp_4_fu_370_p2 = ((row_phi_fu_234_p4 != ap_const_lv9_0) ? 1'b1 : 1'b0);

assign tmp_4_mid1_fu_364_p2 = ((row_s_fu_338_p2 != ap_const_lv9_0) ? 1'b1 : 1'b0);

assign tmp_4_mid2_fu_376_p3 = ((exitcond_fu_324_p2[0:0] === 1'b1) ? tmp_4_mid1_fu_364_p2 : tmp_4_fu_370_p2);

assign tmp_6_fu_392_p2 = ((col_mid2_fu_330_p3 < ap_const_lv10_280) ? 1'b1 : 1'b0);

assign tmp_7_fu_410_p2 = ((col_mid2_fu_330_p3 != ap_const_lv10_0) ? 1'b1 : 1'b0);

assign tmp_8_fu_398_p1 = col_mid2_fu_330_p3;

assign tmp_9_fu_500_p2 = ((reg_261 == ap_const_lv8_0) ? 1'b1 : 1'b0);

assign tmp_fu_295_p1 = i_reg_208;

assign tmp_s_fu_404_p2 = (tmp_6_fu_392_p2 & tmp_2_mid2_fu_356_p3);

always @ (posedge ap_clk) begin
    p_i_cast_reg_873[15:8] <= 8'b00000000;
end

endmodule //convolution_filter
