vendor_name = ModelSim
source_file = 1, H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/ROMFile.cmp
source_file = 1, H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/RAMFile.cmp
source_file = 1, H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/subtractor8bit.vhd
source_file = 1, H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/RegisterFile_8x8.vhd
source_file = 1, H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/register8bit.vhd
source_file = 1, H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/onebitcomparator.vhd
source_file = 1, H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/instrMem.vhd
source_file = 1, H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/enardFF_2.vhd
source_file = 1, H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/dataMem.vhd
source_file = 1, H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/8bitadder.vhd
source_file = 1, H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/lsh2bitReg_32.vhd
source_file = 1, H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/adder32bit.vhd
source_file = 1, H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/onebitadder.vhd
source_file = 1, H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/singleCycleProc.vhd
source_file = 1, H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/signExtend16to32.vhd
source_file = 1, H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/mux2to1.vhd
source_file = 1, H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/mux8_2to1.vhd
source_file = 1, H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/mux32_2to1.vhd
source_file = 1, H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/ALU.vhd
source_file = 1, H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/eightBitComparator.vhd
source_file = 1, H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/mux8to1.vhd
source_file = 1, H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/mux8_8to1.vhd
source_file = 1, H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/controlUnit.vhd
source_file = 1, H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/ALUControlUnit.vhd
source_file = 1, H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/ROMFile.qip
source_file = 1, H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/ROMFile.vhd
source_file = 1, H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/RAMFile.qip
source_file = 1, H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/RAMFile.vhd
source_file = 1, H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/Decoder_3x8.vhd
source_file = 1, H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/singleCycleProc.cbx.xml
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/cbx.lst
source_file = 1, H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_h3g1.tdf
source_file = 1, ram.mif
source_file = 1, H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/db/altsyncram_dc91.tdf
source_file = 1, H:/hmanh018/Documents/CEG 3156/Lab 2/Lab 2/ramfile.mif
design_name = singleCycleProc
instance = comp, \MuxOut[0]~output\, MuxOut[0]~output, singleCycleProc, 1
instance = comp, \MuxOut[1]~output\, MuxOut[1]~output, singleCycleProc, 1
instance = comp, \MuxOut[2]~output\, MuxOut[2]~output, singleCycleProc, 1
instance = comp, \MuxOut[3]~output\, MuxOut[3]~output, singleCycleProc, 1
instance = comp, \MuxOut[4]~output\, MuxOut[4]~output, singleCycleProc, 1
instance = comp, \MuxOut[5]~output\, MuxOut[5]~output, singleCycleProc, 1
instance = comp, \MuxOut[6]~output\, MuxOut[6]~output, singleCycleProc, 1
instance = comp, \MuxOut[7]~output\, MuxOut[7]~output, singleCycleProc, 1
instance = comp, \InstructionOut[0]~output\, InstructionOut[0]~output, singleCycleProc, 1
instance = comp, \InstructionOut[1]~output\, InstructionOut[1]~output, singleCycleProc, 1
instance = comp, \InstructionOut[2]~output\, InstructionOut[2]~output, singleCycleProc, 1
instance = comp, \InstructionOut[3]~output\, InstructionOut[3]~output, singleCycleProc, 1
instance = comp, \InstructionOut[4]~output\, InstructionOut[4]~output, singleCycleProc, 1
instance = comp, \InstructionOut[5]~output\, InstructionOut[5]~output, singleCycleProc, 1
instance = comp, \InstructionOut[6]~output\, InstructionOut[6]~output, singleCycleProc, 1
instance = comp, \InstructionOut[7]~output\, InstructionOut[7]~output, singleCycleProc, 1
instance = comp, \InstructionOut[8]~output\, InstructionOut[8]~output, singleCycleProc, 1
instance = comp, \InstructionOut[9]~output\, InstructionOut[9]~output, singleCycleProc, 1
instance = comp, \InstructionOut[10]~output\, InstructionOut[10]~output, singleCycleProc, 1
instance = comp, \InstructionOut[11]~output\, InstructionOut[11]~output, singleCycleProc, 1
instance = comp, \InstructionOut[12]~output\, InstructionOut[12]~output, singleCycleProc, 1
instance = comp, \InstructionOut[13]~output\, InstructionOut[13]~output, singleCycleProc, 1
instance = comp, \InstructionOut[14]~output\, InstructionOut[14]~output, singleCycleProc, 1
instance = comp, \InstructionOut[15]~output\, InstructionOut[15]~output, singleCycleProc, 1
instance = comp, \InstructionOut[16]~output\, InstructionOut[16]~output, singleCycleProc, 1
instance = comp, \InstructionOut[17]~output\, InstructionOut[17]~output, singleCycleProc, 1
instance = comp, \InstructionOut[18]~output\, InstructionOut[18]~output, singleCycleProc, 1
instance = comp, \InstructionOut[19]~output\, InstructionOut[19]~output, singleCycleProc, 1
instance = comp, \InstructionOut[20]~output\, InstructionOut[20]~output, singleCycleProc, 1
instance = comp, \InstructionOut[21]~output\, InstructionOut[21]~output, singleCycleProc, 1
instance = comp, \InstructionOut[22]~output\, InstructionOut[22]~output, singleCycleProc, 1
instance = comp, \InstructionOut[23]~output\, InstructionOut[23]~output, singleCycleProc, 1
instance = comp, \InstructionOut[24]~output\, InstructionOut[24]~output, singleCycleProc, 1
instance = comp, \InstructionOut[25]~output\, InstructionOut[25]~output, singleCycleProc, 1
instance = comp, \InstructionOut[26]~output\, InstructionOut[26]~output, singleCycleProc, 1
instance = comp, \InstructionOut[27]~output\, InstructionOut[27]~output, singleCycleProc, 1
instance = comp, \InstructionOut[28]~output\, InstructionOut[28]~output, singleCycleProc, 1
instance = comp, \InstructionOut[29]~output\, InstructionOut[29]~output, singleCycleProc, 1
instance = comp, \InstructionOut[30]~output\, InstructionOut[30]~output, singleCycleProc, 1
instance = comp, \InstructionOut[31]~output\, InstructionOut[31]~output, singleCycleProc, 1
instance = comp, \BranchOut~output\, BranchOut~output, singleCycleProc, 1
instance = comp, \ZeroOut~output\, ZeroOut~output, singleCycleProc, 1
instance = comp, \MemWriteOut~output\, MemWriteOut~output, singleCycleProc, 1
instance = comp, \RegWriteOut~output\, RegWriteOut~output, singleCycleProc, 1
instance = comp, \ValueSelect[0]~input\, ValueSelect[0]~input, singleCycleProc, 1
instance = comp, \ValueSelect[1]~input\, ValueSelect[1]~input, singleCycleProc, 1
instance = comp, \ValueSelect[2]~input\, ValueSelect[2]~input, singleCycleProc, 1
instance = comp, \GClock~input\, GClock~input, singleCycleProc, 1
instance = comp, \GReset~input\, GReset~input, singleCycleProc, 1
