###############################################################################
#
# IAR ELF Linker V8.50.9.278/W32 for ARM                  14/Jan/2021  12:36:37
# Copyright 2007-2020 IAR Systems AB.
#
#    Output file  =
#        C:\Users\dvone\Desktop\Divigraph\Embedded_Programming\lesson12\Debug\Exe\project.out
#    Map file     =
#        C:\Users\dvone\Desktop\Divigraph\Embedded_Programming\lesson12\Debug\List\project.map
#    Command line =
#        -f C:\Users\dvone\AppData\Local\Temp\EWC7BB.tmp
#        (C:\Users\dvone\Desktop\Divigraph\Embedded_Programming\lesson12\Debug\Obj\delay.o
#        C:\Users\dvone\Desktop\Divigraph\Embedded_Programming\lesson12\Debug\Obj\main.o
#        --no_out_extension -o
#        C:\Users\dvone\Desktop\Divigraph\Embedded_Programming\lesson12\Debug\Exe\project.out
#        --redirect _Printf=_PrintfFullNoMb --redirect _Scanf=_ScanfFullNoMb
#        --map
#        C:\Users\dvone\Desktop\Divigraph\Embedded_Programming\lesson12\Debug\List\project.map
#        --config
#        C:\Users\dvone\Desktop\Divigraph\Embedded_Programming\lesson12\project.icf
#        --semihosting --entry __iar_program_start --vfe --text_out locale)
#
###############################################################################

*******************************************************************************
*** RUNTIME MODEL ATTRIBUTES
***

CppFlavor       = *
__SystemLibrary = DLib
__dlib_version  = 6


*******************************************************************************
*** HEAP SELECTION
***

The basic heap was selected because no calls to memory allocation
functions were found in the application outside of system library
functions, and there are calls to deallocation functions in the
application.


*******************************************************************************
*** PLACEMENT SUMMARY
***

"A0":  place at address 0x0 { ro section .intvec };
"P1":  place in [from 0x0 to 0x3'ffff] { ro };
define block CSTACK with size = 1K, alignment = 8 { };
define block HEAP with size = 0, alignment = 8 { };
"P2":  place in [from 0x2000'0000 to 0x2000'7fff] {
          rw, block CSTACK, block HEAP };

No sections matched the following patterns:

  rw  in "P2"


  Section   Kind         Address   Size  Object
  -------   ----         -------   ----  ------
"A0":                              0x40
  .intvec   ro code          0x0   0x40  vector_table_M.o [3]
                          - 0x40   0x40

"P1":                              0xe0
  .text     ro code         0x40   0x68  main.o [1]
  .text     ro code         0xa8   0x14  delay.o [1]
  .text     ro code         0xbc   0x1e  cmain.o [3]
  .text     ro code         0xda    0x4  low_level_init.o [2]
  .text     ro code         0xde    0x4  exit.o [2]
  .text     ro code         0xe2    0x2  vector_table_M.o [3]
  .text     ro code         0xe4    0xa  cexit.o [3]
  .text     ro code         0xf0   0x14  exit.o [4]
  .text     ro code        0x104   0x1c  cstartup_M.o [3]
                         - 0x120   0xe0

"P2":                             0x400
  CSTACK             0x2000'0000  0x400  <Block>
    CSTACK  uninit   0x2000'0000  0x400  <Block tail>
                   - 0x2000'0400  0x400

Unused ranges:

         From           To      Size
         ----           --      ----
        0x120     0x3'ffff  0x3'fee0
  0x2000'0400  0x2000'7fff    0x7c00



*******************************************************************************
*** MODULE SUMMARY
***

    Module            ro code  rw data
    ------            -------  -------
command line/config:
    ----------------------------------
    Total:

C:\Users\dvone\Desktop\Divigraph\Embedded_Programming\lesson12\Debug\Obj: [1]
    delay.o                20
    main.o                104
    ----------------------------------
    Total:                124

dl7M_tln.a: [2]
    exit.o                  4
    low_level_init.o        4
    ----------------------------------
    Total:                  8

rt7M_tl.a: [3]
    cexit.o                10
    cmain.o                30
    cstartup_M.o           28
    vector_table_M.o       66
    ----------------------------------
    Total:                134

shb_l.a: [4]
    exit.o                 20
    ----------------------------------
    Total:                 20

    Gaps                    2
    Linker created               1'024
--------------------------------------
    Grand Total:          288    1'024


*******************************************************************************
*** ENTRY LIST
***

Entry                     Address  Size  Type      Object
-----                     -------  ----  ----      ------
?main                        0xbd        Code  Gb  cmain.o [3]
CSTACK$$Base          0x2000'0000         --   Gb  - Linker created -
CSTACK$$Limit         0x2000'0400         --   Gb  - Linker created -
Region$$Table$$Base           0x0         --   Gb  - Linker created -
Region$$Table$$Limit          0x0         --   Gb  - Linker created -
__cmain                      0xbd        Code  Gb  cmain.o [3]
__exit                       0xf1  0x14  Code  Gb  exit.o [4]
__iar_program_start         0x105        Code  Gb  cstartup_M.o [3]
__low_level_init             0xdb   0x4  Code  Gb  low_level_init.o [2]
__vector_table                0x0        Data  Gb  vector_table_M.o [3]
_call_main                   0xc9        Code  Gb  cmain.o [3]
_exit                        0xe5        Code  Gb  cexit.o [3]
_main                        0xd3        Code  Gb  cmain.o [3]
delay                        0xa9  0x14  Code  Gb  delay.o [1]
exit                         0xdf   0x4  Code  Gb  exit.o [2]
main                         0x41  0x68  Code  Gb  main.o [1]


[1] = C:\Users\dvone\Desktop\Divigraph\Embedded_Programming\lesson12\Debug\Obj
[2] = dl7M_tln.a
[3] = rt7M_tl.a
[4] = shb_l.a

    288 bytes of readonly  code memory
  1'024 bytes of readwrite data memory

Errors: none
Warnings: none
