INFO: [HLS 200-10] Running '/home/ytq/source/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'ytq' on host 'ytq' (Linux_x86_64 version 5.4.0-152-generic) on Tue May 21 20:47:59 CST 2024
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS'
Sourcing Tcl script '/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/Sparse_HLS/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: source /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/Sparse_HLS/solution1/csim.tcl
INFO: [HLS 200-1510] Running: open_project Sparse_HLS 
INFO: [HLS 200-10] Opening project '/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/Sparse_HLS'.
INFO: [HLS 200-1510] Running: add_files src/sparse.cpp 
INFO: [HLS 200-10] Adding design file 'src/sparse.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/sparse.hpp 
INFO: [HLS 200-10] Adding design file 'src/sparse.hpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb testbench/sparse_tb.cpp -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'testbench/sparse_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/Sparse_HLS/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Running Dispatch Server on port: 41505
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../testbench/sparse_tb.cpp in debug mode
   Compiling ../../../../src/sparse.cpp in debug mode
   Generating csim.exe
make: Warning: File '/dev/null' has modification time 2370 s in the future
make: warning:  Clock skew detected.  Your build may be incomplete.
WARNNING: file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/DATA/data/dram_before.bin size 167809024 doesn't match required size 17408
WARNNING: file /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/DATA/data/dram_after.bin size 167809024 doesn't match required size 16384
Pass!
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 512
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.55 seconds. CPU system time: 0.38 seconds. Elapsed time: 7 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 8.04 seconds. Total CPU system time: 0.58 seconds. Total elapsed time: 18.62 seconds; peak allocated memory: 756.375 MB.
