// Seed: 907602942
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  tri0 id_4;
  tri1 id_5;
  wire id_6;
  assign id_2 = 1 && id_5 && id_4 == 1'b0;
  wire id_7;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri0  id_1,
    output logic id_2
    , id_6,
    input  tri0  id_3,
    output wand  id_4
);
  wire id_7 = id_0;
  initial begin
    id_2 <= 1;
    id_6 = 1;
  end
  or (id_4, id_0, id_3, id_1);
  module_0(
      id_6, id_6, id_6
  );
endmodule
