<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="datasheet.xsl"?>
<datasheet>
  <header>top</header>
  <project-settings>
    <fam>IGLOO</fam>
    <die>AGLN250V2</die>
    <package>100 VQFP</package>
    <speed-grade>STD</speed-grade>
    <voltage>1.2</voltage>
    <hdl-type>Verilog</hdl-type>
    <project-description>
    </project-description>
    <location>Z:/Desktop/tag_mac_experiments/ofdm_backscatter_mac_random/component/work/top</location>
    <state>GENERATED ( Tue May 30 17:26:09 2017 )</state>
    <swide-toolchain>SoftConsole workspace has not been generated</swide-toolchain>
  </project-settings>
  <site-map>
  </site-map>
  <fileset>
    <name>HDL File(s)</name>
    <file>Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\component\work\top\top.v</file>
    <file>Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\baseband_signal.v</file>
    <file>Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\clock_divider.v</file>
    <file>Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\counter_tmp.v</file>
    <file>Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_dqpsk_generator.v</file>
    <file>Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_rate.v</file>
    <file>Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\data_source.v</file>
    <file>Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\dbpsk_modulator.v</file>
    <file>Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\dqpsk_modulator.v</file>
    <file>Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\main_clock.v</file>
    <file>Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\modulator.v</file>
    <file>Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\phaser_modulator.v</file>
    <file>Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\sigen_trigger.v</file>
    <file>Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\switching_circuit.v</file>
    <file>Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\tag_ant_control.v</file>
    <file>Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\ten_mhz_clock.v</file>
    <file>Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\trigger_signal_gen.v</file>
    <file>Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\two_mhz_clock.v</file>
    <file>Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\hdl\whitening.v</file>
    <file>Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\smartgen\delay\delay.v</file>
    <file>Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\smartgen\delay_five_ns\delay_five_ns.v</file>
    <file>Z:\Desktop\tag_mac_experiments\ofdm_backscatter_mac_random\smartgen\pll_core\pll_core.v</file>
  </fileset>
  <io>
    <port-name>output_signal[4]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>output_signal[19]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>output_signal[11]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>output_signal[9]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>output_signal[3]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>output_signal[17]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>output_signal[10]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>output_signal[2]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>output_signal[14]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>clock</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>output_signal[6]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>output_signal[5]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>output_signal[16]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>signal_into_switch</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>output_signal[13]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>mac_control_signal</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>output_signal[12]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>output_signal[1]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>reset</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>output_signal[18]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>output_signal[7]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>output_signal[8]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>trigger_signal</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>output_signal[15]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>output_signal[0]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AND2</core-exttype>
    <core-name>AND2_0</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>baseband_signal</core-exttype>
    <core-location>hdl\baseband_signal.v</core-location>
    <core-name>baseband_signal_0</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>data_source</core-exttype>
    <core-location>hdl\data_source.v</core-location>
    <core-name>data_source_0</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>main_clock</core-exttype>
    <core-location>hdl\main_clock.v</core-location>
    <core-name>main_clock_0</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>modulator</core-exttype>
    <core-location>hdl\modulator.v</core-location>
    <core-name>modulator_0</core-name>
  </core>
  <core type="ComponentModule">
    <core-type>ComponentModule</core-type>
    <core-exttype>SmartGen</core-exttype>
    <core-location>Z:/Desktop/tag_mac_experiments/ofdm_backscatter_mac_random/smartgen/pll_core</core-location>
    <core-name>pll_core_0</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>switching_circuit</core-exttype>
    <core-location>hdl\switching_circuit.v</core-location>
    <core-name>switching_circuit_0</core-name>
  </core>
  <memorysystem>
    <title>Memory Map for top</title>
    <description>The project does not contain any subsystems.</description>
  </memorysystem>
</datasheet>
