.data
# Allocated labels for virtual registers
# Allocated labels for virtual registers
label_47_v0:
.space 4
# Allocated labels for virtual registers
label_49_v1:
.space 4
# Allocated labels for virtual registers
label_51_v2:
.space 4
# Allocated labels for virtual registers
label_53_v3:
.space 4
# Allocated labels for virtual registers
label_55_v4:
.space 4
# Allocated labels for virtual registers
label_57_v5:
.space 4
# Allocated labels for virtual registers
label_93_v21:
.space 4
label_73_v14:
.space 4
label_71_v13:
.space 4
label_105_v24:
.space 4
label_125_v6:
.space 4
label_77_v16:
.space 4
label_81_v17:
.space 4
label_85_v18:
.space 4
label_115_v31:
.space 4
label_61_v7:
.space 4
label_101_v25:
.space 4
label_103_v26:
.space 4
label_89_v19:
.space 4
label_97_v20:
.space 4
label_124_v29:
.space 4
label_106_v27:
.space 4
label_67_v10:
.space 4
label_119_v32:
.space 4
label_62_v8:
.space 4
label_87_v12:
.space 4
label_98_v23:
.space 4
label_90_v15:
.space 4
label_111_v30:
.space 4
label_64_v9:
.space 4
label_68_v11:
.space 4
label_95_v22:
.space 4
label_121_v28:
.space 4
label_123_v33:
.space 4
# Allocated labels for virtual registers
label_261_v82:
.space 4
label_243_v84:
.space 4
label_290_v97:
.space 4
label_216_v73:
.space 4
label_251_v88:
.space 4
label_199_v67:
.space 4
label_155_v46:
.space 4
label_267_v92:
.space 4
label_221_v76:
.space 4
label_245_v85:
.space 4
label_168_v52:
.space 4
label_233_v80:
.space 4
label_237_v81:
.space 4
label_166_v51:
.space 4
label_177_v57:
.space 4
label_132_v37:
.space 4
label_164_v50:
.space 4
label_207_v69:
.space 4
label_259_v90:
.space 4
label_287_v96:
.space 4
label_138_v40:
.space 4
label_264_v87:
.space 4
label_134_v38:
.space 4
label_170_v53:
.space 4
label_186_v61:
.space 4
label_173_v55:
.space 4
label_130_v36:
.space 4
label_129_v35:
.space 4
label_137_v39:
.space 4
label_156_v42:
.space 4
label_175_v56:
.space 4
label_219_v75:
.space 4
label_268_v93:
.space 4
label_238_v77:
.space 4
label_151_v45:
.space 4
label_190_v63:
.space 4
label_195_v66:
.space 4
label_203_v68:
.space 4
label_285_v100:
.space 4
label_270_v94:
.space 4
label_277_v98:
.space 4
label_263_v91:
.space 4
label_188_v62:
.space 4
label_255_v89:
.space 4
label_225_v78:
.space 4
label_229_v79:
.space 4
label_208_v65:
.space 4
label_160_v48:
.space 4
label_205_v64:
.space 4
label_143_v43:
.space 4
label_235_v74:
.space 4
label_291_v34:
.space 4
label_147_v44:
.space 4
label_181_v59:
.space 4
label_214_v72:
.space 4
label_162_v49:
.space 4
label_183_v60:
.space 4
label_247_v86:
.space 4
label_272_v95:
.space 4
label_281_v99:
.space 4
label_158_v47:
.space 4
label_210_v70:
.space 4
label_184_v54:
.space 4
label_153_v41:
.space 4
label_289_v101:
.space 4
label_212_v71:
.space 4
label_179_v58:
.space 4
label_241_v83:
.space 4
# Allocated labels for virtual registers
label_340_v120:
.space 4
label_353_v125:
.space 4
label_362_v128:
.space 4
label_518_v189:
.space 4
label_435_v156:
.space 4
label_534_v194:
.space 4
label_554_v205:
.space 4
label_467_v169:
.space 4
label_498_v181:
.space 4
label_532_v193:
.space 4
label_502_v182:
.space 4
label_544_v199:
.space 4
label_336_v114:
.space 4
label_407_v145:
.space 4
label_567_v204:
.space 4
label_485_v171:
.space 4
label_440_v158:
.space 4
label_522_v190:
.space 4
label_309_v109:
.space 4
label_349_v124:
.space 4
label_543_v198:
.space 4
label_327_v116:
.space 4
label_509_v184:
.space 4
label_410_v146:
.space 4
label_295_v103:
.space 4
label_413_v148:
.space 4
label_393_v140:
.space 4
label_457_v165:
.space 4
label_540_v197:
.space 4
label_479_v174:
.space 4
label_333_v113:
.space 4
label_296_v104:
.space 4
label_409_v143:
.space 4
label_526_v191:
.space 4
label_445_v161:
.space 4
label_489_v177:
.space 4
label_415_v149:
.space 4
label_432_v150:
.space 4
label_371_v132:
.space 4
label_530_v192:
.space 4
label_538_v196:
.space 4
label_513_v186:
.space 4
label_317_v111:
.space 4
label_389_v139:
.space 4
label_355_v121:
.space 4
label_470_v170:
.space 4
label_549_v202:
.space 4
label_358_v122:
.space 4
label_459_v159:
.space 4
label_313_v110:
.space 4
label_528_v187:
.space 4
label_429_v147:
.space 4
label_443_v160:
.space 4
label_536_v195:
.space 4
label_405_v144:
.space 4
label_357_v126:
.space 4
label_345_v123:
.space 4
label_401_v142:
.space 4
label_475_v173:
.space 4
label_562_v207:
.space 4
label_439_v155:
.space 4
label_311_v105:
.space 4
label_379_v134:
.space 4
label_305_v108:
.space 4
label_427_v153:
.space 4
label_564_v203:
.space 4
label_380_v130:
.space 4
label_431_v154:
.space 4
label_507_v179:
.space 4
label_335_v118:
.space 4
label_545_v200:
.space 4
label_465_v168:
.space 4
label_423_v152:
.space 4
label_449_v163:
.space 4
label_461_v166:
.space 4
label_419_v151:
.space 4
label_375_v133:
.space 4
label_383_v136:
.space 4
label_377_v129:
.space 4
label_506_v183:
.space 4
label_453_v164:
.space 4
label_339_v119:
.space 4
label_361_v127:
.space 4
label_483_v175:
.space 4
label_367_v131:
.space 4
label_487_v176:
.space 4
label_504_v178:
.space 4
label_558_v206:
.space 4
label_566_v208:
.space 4
label_511_v185:
.space 4
label_494_v180:
.space 4
label_462_v162:
.space 4
label_437_v157:
.space 4
label_397_v141:
.space 4
label_399_v135:
.space 4
label_331_v117:
.space 4
label_469_v167:
.space 4
label_488_v172:
.space 4
label_531_v188:
.space 4
label_570_v209:
.space 4
label_301_v107:
.space 4
label_323_v115:
.space 4
label_572_v102:
.space 4
label_547_v201:
.space 4
label_385_v137:
.space 4
label_318_v112:
.space 4
label_402_v138:
.space 4
label_571_v210:
.space 4
label_314_v106:
.space 4

.text
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: jal main
jal main
# Original instruction: li $v0,10
li $v0,10
# Original instruction: syscall
syscall

.text
# BEGIN PROLOGUE
mcmalloc:
# Clearing entire allocated stack frame of size 8
# Original instruction: li $t0,1
li $t0,1
label_2_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,9
slti $t2,$t0,9
# Original instruction: bne $t2,$zero,label_2_clean_loop
bne $t2,$zero,label_2_clean_loop
label_3_clean_loop_end:
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-8
addiu $sp,$fp,-8
# Original instruction: pushRegisters
la $t0,label_47_v0
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v0,$sp,0
addi $t5,$sp,0
la $t0,label_47_v0
sw $t5,0($t0)
# END PROLOGUE
# Original instruction: lw $a0,4($fp)
lw $a0,4($fp)
# Original instruction: addi $v0,$zero,9
addi $v0,$zero,9
# Original instruction: syscall
syscall
# Original instruction: sw $v0,0($fp)
sw $v0,0($fp)
# BEGIN EPILOGUE
mcmallocEND:
# Original instruction: addi $sp,v0,0
la $t5,label_47_v0
lw $t5,0($t5)
addi $sp,$t5,0
# Original instruction: popRegisters
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_47_v0
sw $t0,0($t1)
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

.text
# BEGIN PROLOGUE
read_i:
# Clearing entire allocated stack frame of size 8
# Original instruction: li $t0,1
li $t0,1
label_6_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,9
slti $t2,$t0,9
# Original instruction: bne $t2,$zero,label_6_clean_loop
bne $t2,$zero,label_6_clean_loop
label_7_clean_loop_end:
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-8
addiu $sp,$fp,-8
# Original instruction: pushRegisters
la $t0,label_49_v1
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v1,$sp,0
addi $t5,$sp,0
la $t0,label_49_v1
sw $t5,0($t0)
# END PROLOGUE
# Original instruction: addi $v0,$zero,5
addi $v0,$zero,5
# Original instruction: syscall
syscall
# Original instruction: sw $v0,0($fp)
sw $v0,0($fp)
# BEGIN EPILOGUE
read_iEND:
# Original instruction: addi $sp,v1,0
la $t5,label_49_v1
lw $t5,0($t5)
addi $sp,$t5,0
# Original instruction: popRegisters
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_49_v1
sw $t0,0($t1)
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

.text
# BEGIN PROLOGUE
read_c:
# Clearing entire allocated stack frame of size 8
# Original instruction: li $t0,1
li $t0,1
label_10_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,9
slti $t2,$t0,9
# Original instruction: bne $t2,$zero,label_10_clean_loop
bne $t2,$zero,label_10_clean_loop
label_11_clean_loop_end:
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-8
addiu $sp,$fp,-8
# Original instruction: pushRegisters
la $t0,label_51_v2
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v2,$sp,0
addi $t5,$sp,0
la $t0,label_51_v2
sw $t5,0($t0)
# END PROLOGUE
# Original instruction: addi $v0,$zero,12
addi $v0,$zero,12
# Original instruction: syscall
syscall
# Original instruction: sw $v0,0($fp)
sw $v0,0($fp)
# BEGIN EPILOGUE
read_cEND:
# Original instruction: addi $sp,v2,0
la $t5,label_51_v2
lw $t5,0($t5)
addi $sp,$t5,0
# Original instruction: popRegisters
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_51_v2
sw $t0,0($t1)
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

.text
# BEGIN PROLOGUE
print_c:
# Clearing entire allocated stack frame of size 8
# Original instruction: li $t0,1
li $t0,1
label_14_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,9
slti $t2,$t0,9
# Original instruction: bne $t2,$zero,label_14_clean_loop
bne $t2,$zero,label_14_clean_loop
label_15_clean_loop_end:
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-8
addiu $sp,$fp,-8
# Original instruction: pushRegisters
la $t0,label_53_v3
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v3,$sp,0
addi $t5,$sp,0
la $t0,label_53_v3
sw $t5,0($t0)
# END PROLOGUE
# Original instruction: lb $a0,0($fp)
lb $a0,0($fp)
# Original instruction: addi $v0,$zero,11
addi $v0,$zero,11
# Original instruction: syscall
syscall
# BEGIN EPILOGUE
print_cEND:
# Original instruction: addi $sp,v3,0
la $t5,label_53_v3
lw $t5,0($t5)
addi $sp,$t5,0
# Original instruction: popRegisters
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_53_v3
sw $t0,0($t1)
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

.text
# BEGIN PROLOGUE
print_i:
# Clearing entire allocated stack frame of size 8
# Original instruction: li $t0,1
li $t0,1
label_18_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,9
slti $t2,$t0,9
# Original instruction: bne $t2,$zero,label_18_clean_loop
bne $t2,$zero,label_18_clean_loop
label_19_clean_loop_end:
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-8
addiu $sp,$fp,-8
# Original instruction: pushRegisters
la $t0,label_55_v4
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v4,$sp,0
addi $t5,$sp,0
la $t0,label_55_v4
sw $t5,0($t0)
# END PROLOGUE
# Original instruction: lw $a0,0($fp)
lw $a0,0($fp)
# Original instruction: addi $v0,$zero,1
addi $v0,$zero,1
# Original instruction: syscall
syscall
# BEGIN EPILOGUE
print_iEND:
# Original instruction: addi $sp,v4,0
la $t5,label_55_v4
lw $t5,0($t5)
addi $sp,$t5,0
# Original instruction: popRegisters
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_55_v4
sw $t0,0($t1)
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

.text
# BEGIN PROLOGUE
print_s:
# Clearing entire allocated stack frame of size 8
# Original instruction: li $t0,1
li $t0,1
label_22_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,9
slti $t2,$t0,9
# Original instruction: bne $t2,$zero,label_22_clean_loop
bne $t2,$zero,label_22_clean_loop
label_23_clean_loop_end:
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-8
addiu $sp,$fp,-8
# Original instruction: pushRegisters
la $t0,label_57_v5
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v5,$sp,0
addi $t5,$sp,0
la $t0,label_57_v5
sw $t5,0($t0)
# END PROLOGUE
# Original instruction: lw $a0,0($fp)
lw $a0,0($fp)
# Original instruction: addi $v0,$zero,4
addi $v0,$zero,4
# Original instruction: syscall
syscall
# BEGIN EPILOGUE
print_sEND:
# Original instruction: addi $sp,v5,0
la $t5,label_57_v5
lw $t5,0($t5)
addi $sp,$t5,0
# Original instruction: popRegisters
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_57_v5
sw $t0,0($t1)
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

.text
# BEGIN PROLOGUE
newNode:
# Clearing entire allocated stack frame of size 12
# Original instruction: li $t0,1
li $t0,1
label_26_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,13
slti $t2,$t0,13
# Original instruction: bne $t2,$zero,label_26_clean_loop
bne $t2,$zero,label_26_clean_loop
label_27_clean_loop_end:
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-12
addiu $sp,$fp,-12
# Original instruction: pushRegisters
la $t0,label_93_v21
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_73_v14
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_71_v13
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_105_v24
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_125_v6
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_77_v16
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_81_v17
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_85_v18
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_115_v31
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_61_v7
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_101_v25
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_103_v26
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_89_v19
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_97_v20
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_124_v29
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_106_v27
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_67_v10
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_119_v32
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_62_v8
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_87_v12
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_98_v23
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_90_v15
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_111_v30
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_64_v9
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_68_v11
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_95_v22
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_121_v28
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_123_v33
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v6,$sp,0
addi $t5,$sp,0
la $t0,label_125_v6
sw $t5,0($t0)
# END PROLOGUE
# BEGIN FUNCALL EXPR FOR mcmalloc
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addi v7,$zero,16
addi $t5,$zero,16
la $t0,label_61_v7
sw $t5,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v8,$sp,0
addi $t5,$sp,0
la $t0,label_62_v8
sw $t5,0($t0)
# Loading from v7 from reg into v8
# Original instruction: sw v7,0(v8)
la $t5,label_61_v7
lw $t5,0($t5)
la $t4,label_62_v8
lw $t4,0($t4)
sw $t5,0($t4)
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# GO TO FUNCTION
# Original instruction: jal mcmalloc
jal mcmalloc
# BACK FROM FUNCTION
# Original instruction: addi v9,$sp,0
addi $t5,$sp,0
la $t0,label_64_v9
sw $t5,0($t0)
# Original instruction: lw v10,0(v9)
la $t5,label_64_v9
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_67_v10
sw $t4,0($t0)
# Original instruction: addiu v11,$fp,-12
addiu $t5,$fp,-12
la $t0,label_68_v11
sw $t5,0($t0)
# Loading from v10 from reg into v11
# Original instruction: sw v10,0(v11)
la $t5,label_67_v10
lw $t5,0($t5)
la $t4,label_68_v11
lw $t4,0($t4)
sw $t5,0($t4)
# Original instruction: addiu v12,$fp,4
addiu $t5,$fp,4
la $t0,label_87_v12
sw $t5,0($t0)
# Original instruction: addiu v13,$fp,-12
addiu $t5,$fp,-12
la $t0,label_71_v13
sw $t5,0($t0)
# Original instruction: lw v14,0(v13)
la $t5,label_71_v13
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_73_v14
sw $t4,0($t0)
# Original instruction: addiu v15,v14,0
la $t5,label_73_v14
lw $t5,0($t5)
addiu $t4,$t5,0
la $t0,label_90_v15
sw $t4,0($t0)
# 
# Loading from v12 from stack into v15
# Original instruction: lb v16,0(v12)
la $t5,label_87_v12
lw $t5,0($t5)
lb $t4,0($t5)
la $t0,label_77_v16
sw $t4,0($t0)
# Original instruction: sb v16,0(v15)
la $t5,label_77_v16
lw $t5,0($t5)
la $t4,label_90_v15
lw $t4,0($t4)
sb $t5,0($t4)
# Original instruction: lb v17,1(v12)
la $t5,label_87_v12
lw $t5,0($t5)
lb $t4,1($t5)
la $t0,label_81_v17
sw $t4,0($t0)
# Original instruction: sb v17,1(v15)
la $t5,label_81_v17
lw $t5,0($t5)
la $t4,label_90_v15
lw $t4,0($t4)
sb $t5,1($t4)
# Original instruction: lb v18,2(v12)
la $t5,label_87_v12
lw $t5,0($t5)
lb $t4,2($t5)
la $t0,label_85_v18
sw $t4,0($t0)
# Original instruction: sb v18,2(v15)
la $t5,label_85_v18
lw $t5,0($t5)
la $t4,label_90_v15
lw $t4,0($t4)
sb $t5,2($t4)
# Original instruction: lb v19,3(v12)
la $t5,label_87_v12
lw $t5,0($t5)
lb $t4,3($t5)
la $t0,label_89_v19
sw $t4,0($t0)
# Original instruction: sb v19,3(v15)
la $t5,label_89_v19
lw $t5,0($t5)
la $t4,label_90_v15
lw $t4,0($t4)
sb $t5,3($t4)
# 
# Original instruction: addi v20,$zero,1
addi $t5,$zero,1
la $t0,label_97_v20
sw $t5,0($t0)
# Original instruction: addiu v21,$fp,-12
addiu $t5,$fp,-12
la $t0,label_93_v21
sw $t5,0($t0)
# Original instruction: lw v22,0(v21)
la $t5,label_93_v21
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_95_v22
sw $t4,0($t0)
# Original instruction: addiu v23,v22,8
la $t5,label_95_v22
lw $t5,0($t5)
addiu $t4,$t5,8
la $t0,label_98_v23
sw $t4,0($t0)
# Loading from v20 from reg into v23
# Original instruction: sw v20,0(v23)
la $t5,label_97_v20
lw $t5,0($t5)
la $t4,label_98_v23
lw $t4,0($t4)
sw $t5,0($t4)
# Original instruction: addi v24,$zero,0
addi $t5,$zero,0
la $t0,label_105_v24
sw $t5,0($t0)
# Original instruction: addiu v25,$fp,-12
addiu $t5,$fp,-12
la $t0,label_101_v25
sw $t5,0($t0)
# Original instruction: lw v26,0(v25)
la $t5,label_101_v25
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_103_v26
sw $t4,0($t0)
# Original instruction: addiu v27,v26,12
la $t5,label_103_v26
lw $t5,0($t5)
addiu $t4,$t5,12
la $t0,label_106_v27
sw $t4,0($t0)
# Loading from v24 from reg into v27
# Original instruction: sw v24,0(v27)
la $t5,label_105_v24
lw $t5,0($t5)
la $t4,label_106_v27
lw $t4,0($t4)
sw $t5,0($t4)
# Return statement start
# Original instruction: addiu v28,$fp,-12
addiu $t5,$fp,-12
la $t0,label_121_v28
sw $t5,0($t0)
# Original instruction: addiu v29,$fp,0
addiu $t5,$fp,0
la $t0,label_124_v29
sw $t5,0($t0)
# 
# Loading from v28 from stack into v29
# Original instruction: lb v30,0(v28)
la $t5,label_121_v28
lw $t5,0($t5)
lb $t4,0($t5)
la $t0,label_111_v30
sw $t4,0($t0)
# Original instruction: sb v30,0(v29)
la $t5,label_111_v30
lw $t5,0($t5)
la $t4,label_124_v29
lw $t4,0($t4)
sb $t5,0($t4)
# Original instruction: lb v31,1(v28)
la $t5,label_121_v28
lw $t5,0($t5)
lb $t4,1($t5)
la $t0,label_115_v31
sw $t4,0($t0)
# Original instruction: sb v31,1(v29)
la $t5,label_115_v31
lw $t5,0($t5)
la $t4,label_124_v29
lw $t4,0($t4)
sb $t5,1($t4)
# Original instruction: lb v32,2(v28)
la $t5,label_121_v28
lw $t5,0($t5)
lb $t4,2($t5)
la $t0,label_119_v32
sw $t4,0($t0)
# Original instruction: sb v32,2(v29)
la $t5,label_119_v32
lw $t5,0($t5)
la $t4,label_124_v29
lw $t4,0($t4)
sb $t5,2($t4)
# Original instruction: lb v33,3(v28)
la $t5,label_121_v28
lw $t5,0($t5)
lb $t4,3($t5)
la $t0,label_123_v33
sw $t4,0($t0)
# Original instruction: sb v33,3(v29)
la $t5,label_123_v33
lw $t5,0($t5)
la $t4,label_124_v29
lw $t4,0($t4)
sb $t5,3($t4)
# 
# Original instruction: jal newNodeEND
jal newNodeEND
# Return statement end
# BEGIN EPILOGUE
newNodeEND:
# Original instruction: addi $sp,v6,0
la $t5,label_125_v6
lw $t5,0($t5)
addi $sp,$t5,0
# Original instruction: popRegisters
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_123_v33
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_121_v28
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_95_v22
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_68_v11
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_64_v9
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_111_v30
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_90_v15
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_98_v23
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_87_v12
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_62_v8
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_119_v32
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_67_v10
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_106_v27
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_124_v29
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_97_v20
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_89_v19
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_103_v26
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_101_v25
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_61_v7
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_115_v31
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_85_v18
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_81_v17
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_77_v16
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_125_v6
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_105_v24
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_71_v13
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_73_v14
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_93_v21
sw $t0,0($t1)
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

.text
# BEGIN PROLOGUE
sortList:
# Clearing entire allocated stack frame of size 20
# Original instruction: li $t0,1
li $t0,1
label_30_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,21
slti $t2,$t0,21
# Original instruction: bne $t2,$zero,label_30_clean_loop
bne $t2,$zero,label_30_clean_loop
label_31_clean_loop_end:
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-20
addiu $sp,$fp,-20
# Original instruction: pushRegisters
la $t0,label_261_v82
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_243_v84
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_290_v97
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_216_v73
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_251_v88
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_199_v67
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_155_v46
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_267_v92
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_221_v76
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_245_v85
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_168_v52
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_233_v80
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_237_v81
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_166_v51
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_177_v57
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_132_v37
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_164_v50
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_207_v69
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_259_v90
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_287_v96
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_138_v40
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_264_v87
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_134_v38
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_170_v53
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_186_v61
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_173_v55
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_130_v36
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_129_v35
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_137_v39
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_156_v42
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_175_v56
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_219_v75
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_268_v93
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_238_v77
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_151_v45
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_190_v63
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_195_v66
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_203_v68
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_285_v100
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_270_v94
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_277_v98
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_263_v91
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_188_v62
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_255_v89
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_225_v78
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_229_v79
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_208_v65
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_160_v48
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_205_v64
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_143_v43
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_235_v74
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_291_v34
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_147_v44
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_181_v59
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_214_v72
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_162_v49
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_183_v60
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_247_v86
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_272_v95
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_281_v99
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_158_v47
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_210_v70
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_184_v54
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_153_v41
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_289_v101
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_212_v71
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_179_v58
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_241_v83
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v34,$sp,0
addi $t5,$sp,0
la $t0,label_291_v34
sw $t5,0($t0)
# END PROLOGUE
# Original instruction: addi v35,$zero,1
addi $t5,$zero,1
la $t0,label_129_v35
sw $t5,0($t0)
# Original instruction: addiu v36,$fp,-12
addiu $t5,$fp,-12
la $t0,label_130_v36
sw $t5,0($t0)
# Loading from v35 from reg into v36
# Original instruction: sw v35,0(v36)
la $t5,label_129_v35
lw $t5,0($t5)
la $t4,label_130_v36
lw $t4,0($t4)
sw $t5,0($t4)
label_32_while_start:
# Original instruction: addiu v37,$fp,-12
addiu $t5,$fp,-12
la $t0,label_132_v37
sw $t5,0($t0)
# Original instruction: lw v38,0(v37)
la $t5,label_132_v37
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_134_v38
sw $t4,0($t0)
# Original instruction: beqz v38,label_33_while_end
la $t5,label_134_v38
lw $t5,0($t5)
beqz $t5,label_33_while_end
# Original instruction: addi v39,$zero,0
addi $t5,$zero,0
la $t0,label_137_v39
sw $t5,0($t0)
# Original instruction: addiu v40,$fp,-12
addiu $t5,$fp,-12
la $t0,label_138_v40
sw $t5,0($t0)
# Loading from v39 from reg into v40
# Original instruction: sw v39,0(v40)
la $t5,label_137_v39
lw $t5,0($t5)
la $t4,label_138_v40
lw $t4,0($t4)
sw $t5,0($t4)
# Original instruction: addiu v41,$fp,0
addiu $t5,$fp,0
la $t0,label_153_v41
sw $t5,0($t0)
# Original instruction: addiu v42,$fp,-16
addiu $t5,$fp,-16
la $t0,label_156_v42
sw $t5,0($t0)
# 
# Loading from v41 from stack into v42
# Original instruction: lb v43,0(v41)
la $t5,label_153_v41
lw $t5,0($t5)
lb $t4,0($t5)
la $t0,label_143_v43
sw $t4,0($t0)
# Original instruction: sb v43,0(v42)
la $t5,label_143_v43
lw $t5,0($t5)
la $t4,label_156_v42
lw $t4,0($t4)
sb $t5,0($t4)
# Original instruction: lb v44,1(v41)
la $t5,label_153_v41
lw $t5,0($t5)
lb $t4,1($t5)
la $t0,label_147_v44
sw $t4,0($t0)
# Original instruction: sb v44,1(v42)
la $t5,label_147_v44
lw $t5,0($t5)
la $t4,label_156_v42
lw $t4,0($t4)
sb $t5,1($t4)
# Original instruction: lb v45,2(v41)
la $t5,label_153_v41
lw $t5,0($t5)
lb $t4,2($t5)
la $t0,label_151_v45
sw $t4,0($t0)
# Original instruction: sb v45,2(v42)
la $t5,label_151_v45
lw $t5,0($t5)
la $t4,label_156_v42
lw $t4,0($t4)
sb $t5,2($t4)
# Original instruction: lb v46,3(v41)
la $t5,label_153_v41
lw $t5,0($t5)
lb $t4,3($t5)
la $t0,label_155_v46
sw $t4,0($t0)
# Original instruction: sb v46,3(v42)
la $t5,label_155_v46
lw $t5,0($t5)
la $t4,label_156_v42
lw $t4,0($t4)
sb $t5,3($t4)
# 
label_34_while_start:
# Original instruction: addiu v47,$fp,-16
addiu $t5,$fp,-16
la $t0,label_158_v47
sw $t5,0($t0)
# Original instruction: lw v48,0(v47)
la $t5,label_158_v47
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_160_v48
sw $t4,0($t0)
# Original instruction: addiu v49,v48,12
la $t5,label_160_v48
lw $t5,0($t5)
addiu $t4,$t5,12
la $t0,label_162_v49
sw $t4,0($t0)
# Original instruction: lw v50,0(v49)
la $t5,label_162_v49
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_164_v50
sw $t4,0($t0)
# Original instruction: beqz v50,label_35_while_end
la $t5,label_164_v50
lw $t5,0($t5)
beqz $t5,label_35_while_end
# Original instruction: addiu v51,$fp,-16
addiu $t5,$fp,-16
la $t0,label_166_v51
sw $t5,0($t0)
# Original instruction: lw v52,0(v51)
la $t5,label_166_v51
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_168_v52
sw $t4,0($t0)
# Original instruction: addiu v53,v52,0
la $t5,label_168_v52
lw $t5,0($t5)
addiu $t4,$t5,0
la $t0,label_170_v53
sw $t4,0($t0)
# Original instruction: lw v54,0(v53)
la $t5,label_170_v53
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_184_v54
sw $t4,0($t0)
# Original instruction: addiu v55,$fp,-16
addiu $t5,$fp,-16
la $t0,label_173_v55
sw $t5,0($t0)
# Original instruction: lw v56,0(v55)
la $t5,label_173_v55
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_175_v56
sw $t4,0($t0)
# Original instruction: addiu v57,v56,4
la $t5,label_175_v56
lw $t5,0($t5)
addiu $t4,$t5,4
la $t0,label_177_v57
sw $t4,0($t0)
# Original instruction: lw v58,0(v57)
la $t5,label_177_v57
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_179_v58
sw $t4,0($t0)
# Original instruction: addiu v59,v58,0
la $t5,label_179_v58
lw $t5,0($t5)
addiu $t4,$t5,0
la $t0,label_181_v59
sw $t4,0($t0)
# Original instruction: lw v60,0(v59)
la $t5,label_181_v59
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_183_v60
sw $t4,0($t0)
# Original instruction: slt v61,v60,v54
la $t5,label_183_v60
lw $t5,0($t5)
la $t4,label_184_v54
lw $t4,0($t4)
slt $t3,$t5,$t4
la $t0,label_186_v61
sw $t3,0($t0)
# Original instruction: beqz v61,label_36_else
la $t5,label_186_v61
lw $t5,0($t5)
beqz $t5,label_36_else
# Original instruction: addiu v62,$fp,-16
addiu $t5,$fp,-16
la $t0,label_188_v62
sw $t5,0($t0)
# Original instruction: lw v63,0(v62)
la $t5,label_188_v62
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_190_v63
sw $t4,0($t0)
# Original instruction: addiu v64,v63,0
la $t5,label_190_v63
lw $t5,0($t5)
addiu $t4,$t5,0
la $t0,label_205_v64
sw $t4,0($t0)
# Original instruction: addiu v65,$fp,-20
addiu $t5,$fp,-20
la $t0,label_208_v65
sw $t5,0($t0)
# 
# Loading from v64 from stack into v65
# Original instruction: lb v66,0(v64)
la $t5,label_205_v64
lw $t5,0($t5)
lb $t4,0($t5)
la $t0,label_195_v66
sw $t4,0($t0)
# Original instruction: sb v66,0(v65)
la $t5,label_195_v66
lw $t5,0($t5)
la $t4,label_208_v65
lw $t4,0($t4)
sb $t5,0($t4)
# Original instruction: lb v67,1(v64)
la $t5,label_205_v64
lw $t5,0($t5)
lb $t4,1($t5)
la $t0,label_199_v67
sw $t4,0($t0)
# Original instruction: sb v67,1(v65)
la $t5,label_199_v67
lw $t5,0($t5)
la $t4,label_208_v65
lw $t4,0($t4)
sb $t5,1($t4)
# Original instruction: lb v68,2(v64)
la $t5,label_205_v64
lw $t5,0($t5)
lb $t4,2($t5)
la $t0,label_203_v68
sw $t4,0($t0)
# Original instruction: sb v68,2(v65)
la $t5,label_203_v68
lw $t5,0($t5)
la $t4,label_208_v65
lw $t4,0($t4)
sb $t5,2($t4)
# Original instruction: lb v69,3(v64)
la $t5,label_205_v64
lw $t5,0($t5)
lb $t4,3($t5)
la $t0,label_207_v69
sw $t4,0($t0)
# Original instruction: sb v69,3(v65)
la $t5,label_207_v69
lw $t5,0($t5)
la $t4,label_208_v65
lw $t4,0($t4)
sb $t5,3($t4)
# 
# Original instruction: addiu v70,$fp,-16
addiu $t5,$fp,-16
la $t0,label_210_v70
sw $t5,0($t0)
# Original instruction: lw v71,0(v70)
la $t5,label_210_v70
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_212_v71
sw $t4,0($t0)
# Original instruction: addiu v72,v71,4
la $t5,label_212_v71
lw $t5,0($t5)
addiu $t4,$t5,4
la $t0,label_214_v72
sw $t4,0($t0)
# Original instruction: lw v73,0(v72)
la $t5,label_214_v72
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_216_v73
sw $t4,0($t0)
# Original instruction: addiu v74,v73,0
la $t5,label_216_v73
lw $t5,0($t5)
addiu $t4,$t5,0
la $t0,label_235_v74
sw $t4,0($t0)
# Original instruction: addiu v75,$fp,-16
addiu $t5,$fp,-16
la $t0,label_219_v75
sw $t5,0($t0)
# Original instruction: lw v76,0(v75)
la $t5,label_219_v75
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_221_v76
sw $t4,0($t0)
# Original instruction: addiu v77,v76,0
la $t5,label_221_v76
lw $t5,0($t5)
addiu $t4,$t5,0
la $t0,label_238_v77
sw $t4,0($t0)
# 
# Loading from v74 from stack into v77
# Original instruction: lb v78,0(v74)
la $t5,label_235_v74
lw $t5,0($t5)
lb $t4,0($t5)
la $t0,label_225_v78
sw $t4,0($t0)
# Original instruction: sb v78,0(v77)
la $t5,label_225_v78
lw $t5,0($t5)
la $t4,label_238_v77
lw $t4,0($t4)
sb $t5,0($t4)
# Original instruction: lb v79,1(v74)
la $t5,label_235_v74
lw $t5,0($t5)
lb $t4,1($t5)
la $t0,label_229_v79
sw $t4,0($t0)
# Original instruction: sb v79,1(v77)
la $t5,label_229_v79
lw $t5,0($t5)
la $t4,label_238_v77
lw $t4,0($t4)
sb $t5,1($t4)
# Original instruction: lb v80,2(v74)
la $t5,label_235_v74
lw $t5,0($t5)
lb $t4,2($t5)
la $t0,label_233_v80
sw $t4,0($t0)
# Original instruction: sb v80,2(v77)
la $t5,label_233_v80
lw $t5,0($t5)
la $t4,label_238_v77
lw $t4,0($t4)
sb $t5,2($t4)
# Original instruction: lb v81,3(v74)
la $t5,label_235_v74
lw $t5,0($t5)
lb $t4,3($t5)
la $t0,label_237_v81
sw $t4,0($t0)
# Original instruction: sb v81,3(v77)
la $t5,label_237_v81
lw $t5,0($t5)
la $t4,label_238_v77
lw $t4,0($t4)
sb $t5,3($t4)
# 
# Original instruction: addiu v82,$fp,-20
addiu $t5,$fp,-20
la $t0,label_261_v82
sw $t5,0($t0)
# Original instruction: addiu v83,$fp,-16
addiu $t5,$fp,-16
la $t0,label_241_v83
sw $t5,0($t0)
# Original instruction: lw v84,0(v83)
la $t5,label_241_v83
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_243_v84
sw $t4,0($t0)
# Original instruction: addiu v85,v84,4
la $t5,label_243_v84
lw $t5,0($t5)
addiu $t4,$t5,4
la $t0,label_245_v85
sw $t4,0($t0)
# Original instruction: lw v86,0(v85)
la $t5,label_245_v85
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_247_v86
sw $t4,0($t0)
# Original instruction: addiu v87,v86,0
la $t5,label_247_v86
lw $t5,0($t5)
addiu $t4,$t5,0
la $t0,label_264_v87
sw $t4,0($t0)
# 
# Loading from v82 from stack into v87
# Original instruction: lb v88,0(v82)
la $t5,label_261_v82
lw $t5,0($t5)
lb $t4,0($t5)
la $t0,label_251_v88
sw $t4,0($t0)
# Original instruction: sb v88,0(v87)
la $t5,label_251_v88
lw $t5,0($t5)
la $t4,label_264_v87
lw $t4,0($t4)
sb $t5,0($t4)
# Original instruction: lb v89,1(v82)
la $t5,label_261_v82
lw $t5,0($t5)
lb $t4,1($t5)
la $t0,label_255_v89
sw $t4,0($t0)
# Original instruction: sb v89,1(v87)
la $t5,label_255_v89
lw $t5,0($t5)
la $t4,label_264_v87
lw $t4,0($t4)
sb $t5,1($t4)
# Original instruction: lb v90,2(v82)
la $t5,label_261_v82
lw $t5,0($t5)
lb $t4,2($t5)
la $t0,label_259_v90
sw $t4,0($t0)
# Original instruction: sb v90,2(v87)
la $t5,label_259_v90
lw $t5,0($t5)
la $t4,label_264_v87
lw $t4,0($t4)
sb $t5,2($t4)
# Original instruction: lb v91,3(v82)
la $t5,label_261_v82
lw $t5,0($t5)
lb $t4,3($t5)
la $t0,label_263_v91
sw $t4,0($t0)
# Original instruction: sb v91,3(v87)
la $t5,label_263_v91
lw $t5,0($t5)
la $t4,label_264_v87
lw $t4,0($t4)
sb $t5,3($t4)
# 
# Original instruction: addi v92,$zero,1
addi $t5,$zero,1
la $t0,label_267_v92
sw $t5,0($t0)
# Original instruction: addiu v93,$fp,-12
addiu $t5,$fp,-12
la $t0,label_268_v93
sw $t5,0($t0)
# Loading from v92 from reg into v93
# Original instruction: sw v92,0(v93)
la $t5,label_267_v92
lw $t5,0($t5)
la $t4,label_268_v93
lw $t4,0($t4)
sw $t5,0($t4)
# Original instruction: j label_37_end
j label_37_end
label_36_else:
label_37_end:
# Original instruction: addiu v94,$fp,-16
addiu $t5,$fp,-16
la $t0,label_270_v94
sw $t5,0($t0)
# Original instruction: lw v95,0(v94)
la $t5,label_270_v94
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_272_v95
sw $t4,0($t0)
# Original instruction: addiu v96,v95,4
la $t5,label_272_v95
lw $t5,0($t5)
addiu $t4,$t5,4
la $t0,label_287_v96
sw $t4,0($t0)
# Original instruction: addiu v97,$fp,-16
addiu $t5,$fp,-16
la $t0,label_290_v97
sw $t5,0($t0)
# 
# Loading from v96 from stack into v97
# Original instruction: lb v98,0(v96)
la $t5,label_287_v96
lw $t5,0($t5)
lb $t4,0($t5)
la $t0,label_277_v98
sw $t4,0($t0)
# Original instruction: sb v98,0(v97)
la $t5,label_277_v98
lw $t5,0($t5)
la $t4,label_290_v97
lw $t4,0($t4)
sb $t5,0($t4)
# Original instruction: lb v99,1(v96)
la $t5,label_287_v96
lw $t5,0($t5)
lb $t4,1($t5)
la $t0,label_281_v99
sw $t4,0($t0)
# Original instruction: sb v99,1(v97)
la $t5,label_281_v99
lw $t5,0($t5)
la $t4,label_290_v97
lw $t4,0($t4)
sb $t5,1($t4)
# Original instruction: lb v100,2(v96)
la $t5,label_287_v96
lw $t5,0($t5)
lb $t4,2($t5)
la $t0,label_285_v100
sw $t4,0($t0)
# Original instruction: sb v100,2(v97)
la $t5,label_285_v100
lw $t5,0($t5)
la $t4,label_290_v97
lw $t4,0($t4)
sb $t5,2($t4)
# Original instruction: lb v101,3(v96)
la $t5,label_287_v96
lw $t5,0($t5)
lb $t4,3($t5)
la $t0,label_289_v101
sw $t4,0($t0)
# Original instruction: sb v101,3(v97)
la $t5,label_289_v101
lw $t5,0($t5)
la $t4,label_290_v97
lw $t4,0($t4)
sb $t5,3($t4)
# 
# Original instruction: j label_34_while_start
j label_34_while_start
label_35_while_end:
# Original instruction: j label_32_while_start
j label_32_while_start
label_33_while_end:
# BEGIN EPILOGUE
sortListEND:
# Original instruction: addi $sp,v34,0
la $t5,label_291_v34
lw $t5,0($t5)
addi $sp,$t5,0
# Original instruction: popRegisters
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_241_v83
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_179_v58
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_212_v71
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_289_v101
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_153_v41
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_184_v54
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_210_v70
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_158_v47
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_281_v99
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_272_v95
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_247_v86
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_183_v60
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_162_v49
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_214_v72
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_181_v59
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_147_v44
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_291_v34
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_235_v74
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_143_v43
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_205_v64
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_160_v48
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_208_v65
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_229_v79
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_225_v78
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_255_v89
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_188_v62
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_263_v91
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_277_v98
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_270_v94
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_285_v100
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_203_v68
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_195_v66
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_190_v63
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_151_v45
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_238_v77
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_268_v93
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_219_v75
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_175_v56
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_156_v42
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_137_v39
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_129_v35
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_130_v36
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_173_v55
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_186_v61
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_170_v53
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_134_v38
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_264_v87
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_138_v40
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_287_v96
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_259_v90
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_207_v69
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_164_v50
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_132_v37
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_177_v57
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_166_v51
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_237_v81
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_233_v80
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_168_v52
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_245_v85
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_221_v76
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_267_v92
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_155_v46
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_199_v67
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_251_v88
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_216_v73
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_290_v97
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_243_v84
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_261_v82
sw $t0,0($t1)
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

.text
# BEGIN PROLOGUE
main:
# Clearing entire allocated stack frame of size 28
# Original instruction: li $t0,1
li $t0,1
label_39_clean_loop:
# Original instruction: sub $t1,$sp,$t0
sub $t1,$sp,$t0
# Original instruction: sb $zero,0($t1)
sb $zero,0($t1)
# Original instruction: addi $t0,$t0,1
addi $t0,$t0,1
# Original instruction: slti $t2,$t0,29
slti $t2,$t0,29
# Original instruction: bne $t2,$zero,label_39_clean_loop
bne $t2,$zero,label_39_clean_loop
label_40_clean_loop_end:
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: sw $fp,0($sp)
sw $fp,0($sp)
# Original instruction: addiu $fp,$sp,4
addiu $fp,$sp,4
# Original instruction: sw $ra,-8($fp)
sw $ra,-8($fp)
# Original instruction: addiu $sp,$fp,-28
addiu $sp,$fp,-28
# Original instruction: pushRegisters
la $t0,label_340_v120
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_353_v125
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_362_v128
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_518_v189
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_435_v156
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_534_v194
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_554_v205
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_467_v169
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_498_v181
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_532_v193
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_502_v182
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_544_v199
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_336_v114
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_407_v145
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_567_v204
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_485_v171
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_440_v158
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_522_v190
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_309_v109
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_349_v124
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_543_v198
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_327_v116
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_509_v184
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_410_v146
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_295_v103
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_413_v148
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_393_v140
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_457_v165
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_540_v197
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_479_v174
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_333_v113
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_296_v104
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_409_v143
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_526_v191
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_445_v161
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_489_v177
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_415_v149
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_432_v150
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_371_v132
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_530_v192
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_538_v196
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_513_v186
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_317_v111
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_389_v139
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_355_v121
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_470_v170
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_549_v202
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_358_v122
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_459_v159
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_313_v110
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_528_v187
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_429_v147
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_443_v160
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_536_v195
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_405_v144
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_357_v126
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_345_v123
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_401_v142
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_475_v173
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_562_v207
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_439_v155
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_311_v105
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_379_v134
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_305_v108
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_427_v153
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_564_v203
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_380_v130
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_431_v154
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_507_v179
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_335_v118
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_545_v200
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_465_v168
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_423_v152
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_449_v163
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_461_v166
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_419_v151
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_375_v133
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_383_v136
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_377_v129
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_506_v183
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_453_v164
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_339_v119
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_361_v127
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_483_v175
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_367_v131
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_487_v176
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_504_v178
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_558_v206
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_566_v208
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_511_v185
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_494_v180
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_462_v162
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_437_v157
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_397_v141
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_399_v135
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_331_v117
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_469_v167
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_488_v172
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_531_v188
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_570_v209
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_301_v107
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_323_v115
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_572_v102
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_547_v201
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_385_v137
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_318_v112
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_402_v138
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_571_v210
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
la $t0,label_314_v106
lw $t0,0($t0)
addi $sp,$sp,-4
sw $t0,0($sp)
# Original instruction: addi v102,$sp,0
addi $t5,$sp,0
la $t0,label_572_v102
sw $t5,0($t0)
# END PROLOGUE
# BEGIN FUNCALL EXPR FOR newNode
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addi v103,$zero,3
addi $t5,$zero,3
la $t0,label_295_v103
sw $t5,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v104,$sp,0
addi $t5,$sp,0
la $t0,label_296_v104
sw $t5,0($t0)
# Loading from v103 from reg into v104
# Original instruction: sw v103,0(v104)
la $t5,label_295_v103
lw $t5,0($t5)
la $t4,label_296_v104
lw $t4,0($t4)
sw $t5,0($t4)
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# GO TO FUNCTION
# Original instruction: jal newNode
jal newNode
# BACK FROM FUNCTION
# Original instruction: addi v105,$sp,0
addi $t5,$sp,0
la $t0,label_311_v105
sw $t5,0($t0)
# Original instruction: addiu v106,$fp,-12
addiu $t5,$fp,-12
la $t0,label_314_v106
sw $t5,0($t0)
# 
# Loading from v105 from stack into v106
# Original instruction: lb v107,0(v105)
la $t5,label_311_v105
lw $t5,0($t5)
lb $t4,0($t5)
la $t0,label_301_v107
sw $t4,0($t0)
# Original instruction: sb v107,0(v106)
la $t5,label_301_v107
lw $t5,0($t5)
la $t4,label_314_v106
lw $t4,0($t4)
sb $t5,0($t4)
# Original instruction: lb v108,1(v105)
la $t5,label_311_v105
lw $t5,0($t5)
lb $t4,1($t5)
la $t0,label_305_v108
sw $t4,0($t0)
# Original instruction: sb v108,1(v106)
la $t5,label_305_v108
lw $t5,0($t5)
la $t4,label_314_v106
lw $t4,0($t4)
sb $t5,1($t4)
# Original instruction: lb v109,2(v105)
la $t5,label_311_v105
lw $t5,0($t5)
lb $t4,2($t5)
la $t0,label_309_v109
sw $t4,0($t0)
# Original instruction: sb v109,2(v106)
la $t5,label_309_v109
lw $t5,0($t5)
la $t4,label_314_v106
lw $t4,0($t4)
sb $t5,2($t4)
# Original instruction: lb v110,3(v105)
la $t5,label_311_v105
lw $t5,0($t5)
lb $t4,3($t5)
la $t0,label_313_v110
sw $t4,0($t0)
# Original instruction: sb v110,3(v106)
la $t5,label_313_v110
lw $t5,0($t5)
la $t4,label_314_v106
lw $t4,0($t4)
sb $t5,3($t4)
# 
# BEGIN FUNCALL EXPR FOR newNode
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addi v111,$zero,1
addi $t5,$zero,1
la $t0,label_317_v111
sw $t5,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v112,$sp,0
addi $t5,$sp,0
la $t0,label_318_v112
sw $t5,0($t0)
# Loading from v111 from reg into v112
# Original instruction: sw v111,0(v112)
la $t5,label_317_v111
lw $t5,0($t5)
la $t4,label_318_v112
lw $t4,0($t4)
sw $t5,0($t4)
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# GO TO FUNCTION
# Original instruction: jal newNode
jal newNode
# BACK FROM FUNCTION
# Original instruction: addi v113,$sp,0
addi $t5,$sp,0
la $t0,label_333_v113
sw $t5,0($t0)
# Original instruction: addiu v114,$fp,-16
addiu $t5,$fp,-16
la $t0,label_336_v114
sw $t5,0($t0)
# 
# Loading from v113 from stack into v114
# Original instruction: lb v115,0(v113)
la $t5,label_333_v113
lw $t5,0($t5)
lb $t4,0($t5)
la $t0,label_323_v115
sw $t4,0($t0)
# Original instruction: sb v115,0(v114)
la $t5,label_323_v115
lw $t5,0($t5)
la $t4,label_336_v114
lw $t4,0($t4)
sb $t5,0($t4)
# Original instruction: lb v116,1(v113)
la $t5,label_333_v113
lw $t5,0($t5)
lb $t4,1($t5)
la $t0,label_327_v116
sw $t4,0($t0)
# Original instruction: sb v116,1(v114)
la $t5,label_327_v116
lw $t5,0($t5)
la $t4,label_336_v114
lw $t4,0($t4)
sb $t5,1($t4)
# Original instruction: lb v117,2(v113)
la $t5,label_333_v113
lw $t5,0($t5)
lb $t4,2($t5)
la $t0,label_331_v117
sw $t4,0($t0)
# Original instruction: sb v117,2(v114)
la $t5,label_331_v117
lw $t5,0($t5)
la $t4,label_336_v114
lw $t4,0($t4)
sb $t5,2($t4)
# Original instruction: lb v118,3(v113)
la $t5,label_333_v113
lw $t5,0($t5)
lb $t4,3($t5)
la $t0,label_335_v118
sw $t4,0($t0)
# Original instruction: sb v118,3(v114)
la $t5,label_335_v118
lw $t5,0($t5)
la $t4,label_336_v114
lw $t4,0($t4)
sb $t5,3($t4)
# 
# BEGIN FUNCALL EXPR FOR newNode
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addi v119,$zero,4
addi $t5,$zero,4
la $t0,label_339_v119
sw $t5,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v120,$sp,0
addi $t5,$sp,0
la $t0,label_340_v120
sw $t5,0($t0)
# Loading from v119 from reg into v120
# Original instruction: sw v119,0(v120)
la $t5,label_339_v119
lw $t5,0($t5)
la $t4,label_340_v120
lw $t4,0($t4)
sw $t5,0($t4)
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# GO TO FUNCTION
# Original instruction: jal newNode
jal newNode
# BACK FROM FUNCTION
# Original instruction: addi v121,$sp,0
addi $t5,$sp,0
la $t0,label_355_v121
sw $t5,0($t0)
# Original instruction: addiu v122,$fp,-20
addiu $t5,$fp,-20
la $t0,label_358_v122
sw $t5,0($t0)
# 
# Loading from v121 from stack into v122
# Original instruction: lb v123,0(v121)
la $t5,label_355_v121
lw $t5,0($t5)
lb $t4,0($t5)
la $t0,label_345_v123
sw $t4,0($t0)
# Original instruction: sb v123,0(v122)
la $t5,label_345_v123
lw $t5,0($t5)
la $t4,label_358_v122
lw $t4,0($t4)
sb $t5,0($t4)
# Original instruction: lb v124,1(v121)
la $t5,label_355_v121
lw $t5,0($t5)
lb $t4,1($t5)
la $t0,label_349_v124
sw $t4,0($t0)
# Original instruction: sb v124,1(v122)
la $t5,label_349_v124
lw $t5,0($t5)
la $t4,label_358_v122
lw $t4,0($t4)
sb $t5,1($t4)
# Original instruction: lb v125,2(v121)
la $t5,label_355_v121
lw $t5,0($t5)
lb $t4,2($t5)
la $t0,label_353_v125
sw $t4,0($t0)
# Original instruction: sb v125,2(v122)
la $t5,label_353_v125
lw $t5,0($t5)
la $t4,label_358_v122
lw $t4,0($t4)
sb $t5,2($t4)
# Original instruction: lb v126,3(v121)
la $t5,label_355_v121
lw $t5,0($t5)
lb $t4,3($t5)
la $t0,label_357_v126
sw $t4,0($t0)
# Original instruction: sb v126,3(v122)
la $t5,label_357_v126
lw $t5,0($t5)
la $t4,label_358_v122
lw $t4,0($t4)
sb $t5,3($t4)
# 
# BEGIN FUNCALL EXPR FOR newNode
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addi v127,$zero,2
addi $t5,$zero,2
la $t0,label_361_v127
sw $t5,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v128,$sp,0
addi $t5,$sp,0
la $t0,label_362_v128
sw $t5,0($t0)
# Loading from v127 from reg into v128
# Original instruction: sw v127,0(v128)
la $t5,label_361_v127
lw $t5,0($t5)
la $t4,label_362_v128
lw $t4,0($t4)
sw $t5,0($t4)
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# GO TO FUNCTION
# Original instruction: jal newNode
jal newNode
# BACK FROM FUNCTION
# Original instruction: addi v129,$sp,0
addi $t5,$sp,0
la $t0,label_377_v129
sw $t5,0($t0)
# Original instruction: addiu v130,$fp,-24
addiu $t5,$fp,-24
la $t0,label_380_v130
sw $t5,0($t0)
# 
# Loading from v129 from stack into v130
# Original instruction: lb v131,0(v129)
la $t5,label_377_v129
lw $t5,0($t5)
lb $t4,0($t5)
la $t0,label_367_v131
sw $t4,0($t0)
# Original instruction: sb v131,0(v130)
la $t5,label_367_v131
lw $t5,0($t5)
la $t4,label_380_v130
lw $t4,0($t4)
sb $t5,0($t4)
# Original instruction: lb v132,1(v129)
la $t5,label_377_v129
lw $t5,0($t5)
lb $t4,1($t5)
la $t0,label_371_v132
sw $t4,0($t0)
# Original instruction: sb v132,1(v130)
la $t5,label_371_v132
lw $t5,0($t5)
la $t4,label_380_v130
lw $t4,0($t4)
sb $t5,1($t4)
# Original instruction: lb v133,2(v129)
la $t5,label_377_v129
lw $t5,0($t5)
lb $t4,2($t5)
la $t0,label_375_v133
sw $t4,0($t0)
# Original instruction: sb v133,2(v130)
la $t5,label_375_v133
lw $t5,0($t5)
la $t4,label_380_v130
lw $t4,0($t4)
sb $t5,2($t4)
# Original instruction: lb v134,3(v129)
la $t5,label_377_v129
lw $t5,0($t5)
lb $t4,3($t5)
la $t0,label_379_v134
sw $t4,0($t0)
# Original instruction: sb v134,3(v130)
la $t5,label_379_v134
lw $t5,0($t5)
la $t4,label_380_v130
lw $t4,0($t4)
sb $t5,3($t4)
# 
# Original instruction: addiu v135,$fp,-16
addiu $t5,$fp,-16
la $t0,label_399_v135
sw $t5,0($t0)
# Original instruction: addiu v136,$fp,-12
addiu $t5,$fp,-12
la $t0,label_383_v136
sw $t5,0($t0)
# Original instruction: lw v137,0(v136)
la $t5,label_383_v136
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_385_v137
sw $t4,0($t0)
# Original instruction: addiu v138,v137,4
la $t5,label_385_v137
lw $t5,0($t5)
addiu $t4,$t5,4
la $t0,label_402_v138
sw $t4,0($t0)
# 
# Loading from v135 from stack into v138
# Original instruction: lb v139,0(v135)
la $t5,label_399_v135
lw $t5,0($t5)
lb $t4,0($t5)
la $t0,label_389_v139
sw $t4,0($t0)
# Original instruction: sb v139,0(v138)
la $t5,label_389_v139
lw $t5,0($t5)
la $t4,label_402_v138
lw $t4,0($t4)
sb $t5,0($t4)
# Original instruction: lb v140,1(v135)
la $t5,label_399_v135
lw $t5,0($t5)
lb $t4,1($t5)
la $t0,label_393_v140
sw $t4,0($t0)
# Original instruction: sb v140,1(v138)
la $t5,label_393_v140
lw $t5,0($t5)
la $t4,label_402_v138
lw $t4,0($t4)
sb $t5,1($t4)
# Original instruction: lb v141,2(v135)
la $t5,label_399_v135
lw $t5,0($t5)
lb $t4,2($t5)
la $t0,label_397_v141
sw $t4,0($t0)
# Original instruction: sb v141,2(v138)
la $t5,label_397_v141
lw $t5,0($t5)
la $t4,label_402_v138
lw $t4,0($t4)
sb $t5,2($t4)
# Original instruction: lb v142,3(v135)
la $t5,label_399_v135
lw $t5,0($t5)
lb $t4,3($t5)
la $t0,label_401_v142
sw $t4,0($t0)
# Original instruction: sb v142,3(v138)
la $t5,label_401_v142
lw $t5,0($t5)
la $t4,label_402_v138
lw $t4,0($t4)
sb $t5,3($t4)
# 
# Original instruction: addi v143,$zero,1
addi $t5,$zero,1
la $t0,label_409_v143
sw $t5,0($t0)
# Original instruction: addiu v144,$fp,-12
addiu $t5,$fp,-12
la $t0,label_405_v144
sw $t5,0($t0)
# Original instruction: lw v145,0(v144)
la $t5,label_405_v144
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_407_v145
sw $t4,0($t0)
# Original instruction: addiu v146,v145,12
la $t5,label_407_v145
lw $t5,0($t5)
addiu $t4,$t5,12
la $t0,label_410_v146
sw $t4,0($t0)
# Loading from v143 from reg into v146
# Original instruction: sw v143,0(v146)
la $t5,label_409_v143
lw $t5,0($t5)
la $t4,label_410_v146
lw $t4,0($t4)
sw $t5,0($t4)
# Original instruction: addiu v147,$fp,-20
addiu $t5,$fp,-20
la $t0,label_429_v147
sw $t5,0($t0)
# Original instruction: addiu v148,$fp,-16
addiu $t5,$fp,-16
la $t0,label_413_v148
sw $t5,0($t0)
# Original instruction: lw v149,0(v148)
la $t5,label_413_v148
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_415_v149
sw $t4,0($t0)
# Original instruction: addiu v150,v149,4
la $t5,label_415_v149
lw $t5,0($t5)
addiu $t4,$t5,4
la $t0,label_432_v150
sw $t4,0($t0)
# 
# Loading from v147 from stack into v150
# Original instruction: lb v151,0(v147)
la $t5,label_429_v147
lw $t5,0($t5)
lb $t4,0($t5)
la $t0,label_419_v151
sw $t4,0($t0)
# Original instruction: sb v151,0(v150)
la $t5,label_419_v151
lw $t5,0($t5)
la $t4,label_432_v150
lw $t4,0($t4)
sb $t5,0($t4)
# Original instruction: lb v152,1(v147)
la $t5,label_429_v147
lw $t5,0($t5)
lb $t4,1($t5)
la $t0,label_423_v152
sw $t4,0($t0)
# Original instruction: sb v152,1(v150)
la $t5,label_423_v152
lw $t5,0($t5)
la $t4,label_432_v150
lw $t4,0($t4)
sb $t5,1($t4)
# Original instruction: lb v153,2(v147)
la $t5,label_429_v147
lw $t5,0($t5)
lb $t4,2($t5)
la $t0,label_427_v153
sw $t4,0($t0)
# Original instruction: sb v153,2(v150)
la $t5,label_427_v153
lw $t5,0($t5)
la $t4,label_432_v150
lw $t4,0($t4)
sb $t5,2($t4)
# Original instruction: lb v154,3(v147)
la $t5,label_429_v147
lw $t5,0($t5)
lb $t4,3($t5)
la $t0,label_431_v154
sw $t4,0($t0)
# Original instruction: sb v154,3(v150)
la $t5,label_431_v154
lw $t5,0($t5)
la $t4,label_432_v150
lw $t4,0($t4)
sb $t5,3($t4)
# 
# Original instruction: addi v155,$zero,1
addi $t5,$zero,1
la $t0,label_439_v155
sw $t5,0($t0)
# Original instruction: addiu v156,$fp,-16
addiu $t5,$fp,-16
la $t0,label_435_v156
sw $t5,0($t0)
# Original instruction: lw v157,0(v156)
la $t5,label_435_v156
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_437_v157
sw $t4,0($t0)
# Original instruction: addiu v158,v157,12
la $t5,label_437_v157
lw $t5,0($t5)
addiu $t4,$t5,12
la $t0,label_440_v158
sw $t4,0($t0)
# Loading from v155 from reg into v158
# Original instruction: sw v155,0(v158)
la $t5,label_439_v155
lw $t5,0($t5)
la $t4,label_440_v158
lw $t4,0($t4)
sw $t5,0($t4)
# Original instruction: addiu v159,$fp,-24
addiu $t5,$fp,-24
la $t0,label_459_v159
sw $t5,0($t0)
# Original instruction: addiu v160,$fp,-20
addiu $t5,$fp,-20
la $t0,label_443_v160
sw $t5,0($t0)
# Original instruction: lw v161,0(v160)
la $t5,label_443_v160
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_445_v161
sw $t4,0($t0)
# Original instruction: addiu v162,v161,4
la $t5,label_445_v161
lw $t5,0($t5)
addiu $t4,$t5,4
la $t0,label_462_v162
sw $t4,0($t0)
# 
# Loading from v159 from stack into v162
# Original instruction: lb v163,0(v159)
la $t5,label_459_v159
lw $t5,0($t5)
lb $t4,0($t5)
la $t0,label_449_v163
sw $t4,0($t0)
# Original instruction: sb v163,0(v162)
la $t5,label_449_v163
lw $t5,0($t5)
la $t4,label_462_v162
lw $t4,0($t4)
sb $t5,0($t4)
# Original instruction: lb v164,1(v159)
la $t5,label_459_v159
lw $t5,0($t5)
lb $t4,1($t5)
la $t0,label_453_v164
sw $t4,0($t0)
# Original instruction: sb v164,1(v162)
la $t5,label_453_v164
lw $t5,0($t5)
la $t4,label_462_v162
lw $t4,0($t4)
sb $t5,1($t4)
# Original instruction: lb v165,2(v159)
la $t5,label_459_v159
lw $t5,0($t5)
lb $t4,2($t5)
la $t0,label_457_v165
sw $t4,0($t0)
# Original instruction: sb v165,2(v162)
la $t5,label_457_v165
lw $t5,0($t5)
la $t4,label_462_v162
lw $t4,0($t4)
sb $t5,2($t4)
# Original instruction: lb v166,3(v159)
la $t5,label_459_v159
lw $t5,0($t5)
lb $t4,3($t5)
la $t0,label_461_v166
sw $t4,0($t0)
# Original instruction: sb v166,3(v162)
la $t5,label_461_v166
lw $t5,0($t5)
la $t4,label_462_v162
lw $t4,0($t4)
sb $t5,3($t4)
# 
# Original instruction: addi v167,$zero,1
addi $t5,$zero,1
la $t0,label_469_v167
sw $t5,0($t0)
# Original instruction: addiu v168,$fp,-20
addiu $t5,$fp,-20
la $t0,label_465_v168
sw $t5,0($t0)
# Original instruction: lw v169,0(v168)
la $t5,label_465_v168
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_467_v169
sw $t4,0($t0)
# Original instruction: addiu v170,v169,12
la $t5,label_467_v169
lw $t5,0($t5)
addiu $t4,$t5,12
la $t0,label_470_v170
sw $t4,0($t0)
# Loading from v167 from reg into v170
# Original instruction: sw v167,0(v170)
la $t5,label_469_v167
lw $t5,0($t5)
la $t4,label_470_v170
lw $t4,0($t4)
sw $t5,0($t4)
# BEGIN FUNCALL EXPR FOR sortList
# LOADING ARG: ast.PointerType@4cc451f2
# GETTING  VALUE
# Original instruction: addiu v171,$fp,-12
addiu $t5,$fp,-12
la $t0,label_485_v171
sw $t5,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v172,$sp,0
addi $t5,$sp,0
la $t0,label_488_v172
sw $t5,0($t0)
# 
# Loading from v171 from stack into v172
# Original instruction: lb v173,0(v171)
la $t5,label_485_v171
lw $t5,0($t5)
lb $t4,0($t5)
la $t0,label_475_v173
sw $t4,0($t0)
# Original instruction: sb v173,0(v172)
la $t5,label_475_v173
lw $t5,0($t5)
la $t4,label_488_v172
lw $t4,0($t4)
sb $t5,0($t4)
# Original instruction: lb v174,1(v171)
la $t5,label_485_v171
lw $t5,0($t5)
lb $t4,1($t5)
la $t0,label_479_v174
sw $t4,0($t0)
# Original instruction: sb v174,1(v172)
la $t5,label_479_v174
lw $t5,0($t5)
la $t4,label_488_v172
lw $t4,0($t4)
sb $t5,1($t4)
# Original instruction: lb v175,2(v171)
la $t5,label_485_v171
lw $t5,0($t5)
lb $t4,2($t5)
la $t0,label_483_v175
sw $t4,0($t0)
# Original instruction: sb v175,2(v172)
la $t5,label_483_v175
lw $t5,0($t5)
la $t4,label_488_v172
lw $t4,0($t4)
sb $t5,2($t4)
# Original instruction: lb v176,3(v171)
la $t5,label_485_v171
lw $t5,0($t5)
lb $t4,3($t5)
la $t0,label_487_v176
sw $t4,0($t0)
# Original instruction: sb v176,3(v172)
la $t5,label_487_v176
lw $t5,0($t5)
la $t4,label_488_v172
lw $t4,0($t4)
sb $t5,3($t4)
# 
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,0
addiu $sp,$sp,0
# GO TO FUNCTION
# Original instruction: jal sortList
jal sortList
# BACK FROM FUNCTION
# Original instruction: addi v177,$sp,0
addi $t5,$sp,0
la $t0,label_489_v177
sw $t5,0($t0)
# Original instruction: addiu v178,$fp,-12
addiu $t5,$fp,-12
la $t0,label_504_v178
sw $t5,0($t0)
# Original instruction: addiu v179,$fp,-28
addiu $t5,$fp,-28
la $t0,label_507_v179
sw $t5,0($t0)
# 
# Loading from v178 from stack into v179
# Original instruction: lb v180,0(v178)
la $t5,label_504_v178
lw $t5,0($t5)
lb $t4,0($t5)
la $t0,label_494_v180
sw $t4,0($t0)
# Original instruction: sb v180,0(v179)
la $t5,label_494_v180
lw $t5,0($t5)
la $t4,label_507_v179
lw $t4,0($t4)
sb $t5,0($t4)
# Original instruction: lb v181,1(v178)
la $t5,label_504_v178
lw $t5,0($t5)
lb $t4,1($t5)
la $t0,label_498_v181
sw $t4,0($t0)
# Original instruction: sb v181,1(v179)
la $t5,label_498_v181
lw $t5,0($t5)
la $t4,label_507_v179
lw $t4,0($t4)
sb $t5,1($t4)
# Original instruction: lb v182,2(v178)
la $t5,label_504_v178
lw $t5,0($t5)
lb $t4,2($t5)
la $t0,label_502_v182
sw $t4,0($t0)
# Original instruction: sb v182,2(v179)
la $t5,label_502_v182
lw $t5,0($t5)
la $t4,label_507_v179
lw $t4,0($t4)
sb $t5,2($t4)
# Original instruction: lb v183,3(v178)
la $t5,label_504_v178
lw $t5,0($t5)
lb $t4,3($t5)
la $t0,label_506_v183
sw $t4,0($t0)
# Original instruction: sb v183,3(v179)
la $t5,label_506_v183
lw $t5,0($t5)
la $t4,label_507_v179
lw $t4,0($t4)
sb $t5,3($t4)
# 
label_41_while_start:
# Original instruction: addi v184,$zero,1
addi $t5,$zero,1
la $t0,label_509_v184
sw $t5,0($t0)
# Original instruction: beqz v184,label_42_while_end
la $t5,label_509_v184
lw $t5,0($t5)
beqz $t5,label_42_while_end
# BEGIN FUNCALL EXPR FOR print_i
# LOADING ARG: INT
# GETTING  VALUE
# Original instruction: addiu v185,$fp,-28
addiu $t5,$fp,-28
la $t0,label_511_v185
sw $t5,0($t0)
# Original instruction: lw v186,0(v185)
la $t5,label_511_v185
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_513_v186
sw $t4,0($t0)
# Original instruction: addiu v187,v186,0
la $t5,label_513_v186
lw $t5,0($t5)
addiu $t4,$t5,0
la $t0,label_528_v187
sw $t4,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v188,$sp,0
addi $t5,$sp,0
la $t0,label_531_v188
sw $t5,0($t0)
# 
# Loading from v187 from stack into v188
# Original instruction: lb v189,0(v187)
la $t5,label_528_v187
lw $t5,0($t5)
lb $t4,0($t5)
la $t0,label_518_v189
sw $t4,0($t0)
# Original instruction: sb v189,0(v188)
la $t5,label_518_v189
lw $t5,0($t5)
la $t4,label_531_v188
lw $t4,0($t4)
sb $t5,0($t4)
# Original instruction: lb v190,1(v187)
la $t5,label_528_v187
lw $t5,0($t5)
lb $t4,1($t5)
la $t0,label_522_v190
sw $t4,0($t0)
# Original instruction: sb v190,1(v188)
la $t5,label_522_v190
lw $t5,0($t5)
la $t4,label_531_v188
lw $t4,0($t4)
sb $t5,1($t4)
# Original instruction: lb v191,2(v187)
la $t5,label_528_v187
lw $t5,0($t5)
lb $t4,2($t5)
la $t0,label_526_v191
sw $t4,0($t0)
# Original instruction: sb v191,2(v188)
la $t5,label_526_v191
lw $t5,0($t5)
la $t4,label_531_v188
lw $t4,0($t4)
sb $t5,2($t4)
# Original instruction: lb v192,3(v187)
la $t5,label_528_v187
lw $t5,0($t5)
lb $t4,3($t5)
la $t0,label_530_v192
sw $t4,0($t0)
# Original instruction: sb v192,3(v188)
la $t5,label_530_v192
lw $t5,0($t5)
la $t4,label_531_v188
lw $t4,0($t4)
sb $t5,3($t4)
# 
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,0
addiu $sp,$sp,0
# GO TO FUNCTION
# Original instruction: jal print_i
jal print_i
# BACK FROM FUNCTION
# Original instruction: addi v193,$sp,0
addi $t5,$sp,0
la $t0,label_532_v193
sw $t5,0($t0)
# Original instruction: addiu v194,$fp,-28
addiu $t5,$fp,-28
la $t0,label_534_v194
sw $t5,0($t0)
# Original instruction: lw v195,0(v194)
la $t5,label_534_v194
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_536_v195
sw $t4,0($t0)
# Original instruction: addiu v196,v195,12
la $t5,label_536_v195
lw $t5,0($t5)
addiu $t4,$t5,12
la $t0,label_538_v196
sw $t4,0($t0)
# Original instruction: lw v197,0(v196)
la $t5,label_538_v196
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_540_v197
sw $t4,0($t0)
# Original instruction: beqz v197,label_43_else
la $t5,label_540_v197
lw $t5,0($t5)
beqz $t5,label_43_else
# BEGIN FUNCALL EXPR FOR print_c
# LOADING ARG: CHAR
# GETTING  VALUE
# Original instruction: addi v198,$zero,44
addi $t5,$zero,44
la $t0,label_543_v198
sw $t5,0($t0)
# VALUE CAUGHT
# Original instruction: addiu $sp,$sp,-4
addiu $sp,$sp,-4
# Original instruction: addi v199,$sp,0
addi $t5,$sp,0
la $t0,label_544_v199
sw $t5,0($t0)
# Loading from v198 from reg into v199
# Original instruction: sb v198,0(v199)
la $t5,label_543_v198
lw $t5,0($t5)
la $t4,label_544_v199
lw $t4,0($t4)
sb $t5,0($t4)
# SPACE FOR RETURN VALUE
# Original instruction: addiu $sp,$sp,0
addiu $sp,$sp,0
# GO TO FUNCTION
# Original instruction: jal print_c
jal print_c
# BACK FROM FUNCTION
# Original instruction: addi v200,$sp,0
addi $t5,$sp,0
la $t0,label_545_v200
sw $t5,0($t0)
# Original instruction: addiu v201,$fp,-28
addiu $t5,$fp,-28
la $t0,label_547_v201
sw $t5,0($t0)
# Original instruction: lw v202,0(v201)
la $t5,label_547_v201
lw $t5,0($t5)
lw $t4,0($t5)
la $t0,label_549_v202
sw $t4,0($t0)
# Original instruction: addiu v203,v202,4
la $t5,label_549_v202
lw $t5,0($t5)
addiu $t4,$t5,4
la $t0,label_564_v203
sw $t4,0($t0)
# Original instruction: addiu v204,$fp,-28
addiu $t5,$fp,-28
la $t0,label_567_v204
sw $t5,0($t0)
# 
# Loading from v203 from stack into v204
# Original instruction: lb v205,0(v203)
la $t5,label_564_v203
lw $t5,0($t5)
lb $t4,0($t5)
la $t0,label_554_v205
sw $t4,0($t0)
# Original instruction: sb v205,0(v204)
la $t5,label_554_v205
lw $t5,0($t5)
la $t4,label_567_v204
lw $t4,0($t4)
sb $t5,0($t4)
# Original instruction: lb v206,1(v203)
la $t5,label_564_v203
lw $t5,0($t5)
lb $t4,1($t5)
la $t0,label_558_v206
sw $t4,0($t0)
# Original instruction: sb v206,1(v204)
la $t5,label_558_v206
lw $t5,0($t5)
la $t4,label_567_v204
lw $t4,0($t4)
sb $t5,1($t4)
# Original instruction: lb v207,2(v203)
la $t5,label_564_v203
lw $t5,0($t5)
lb $t4,2($t5)
la $t0,label_562_v207
sw $t4,0($t0)
# Original instruction: sb v207,2(v204)
la $t5,label_562_v207
lw $t5,0($t5)
la $t4,label_567_v204
lw $t4,0($t4)
sb $t5,2($t4)
# Original instruction: lb v208,3(v203)
la $t5,label_564_v203
lw $t5,0($t5)
lb $t4,3($t5)
la $t0,label_566_v208
sw $t4,0($t0)
# Original instruction: sb v208,3(v204)
la $t5,label_566_v208
lw $t5,0($t5)
la $t4,label_567_v204
lw $t4,0($t4)
sb $t5,3($t4)
# 
# Original instruction: j label_44_end
j label_44_end
label_43_else:
# Original instruction: j label_42_while_end
j label_42_while_end
label_44_end:
# Original instruction: j label_41_while_start
j label_41_while_start
label_42_while_end:
# Return statement start
# Original instruction: addi v209,$zero,0
addi $t5,$zero,0
la $t0,label_570_v209
sw $t5,0($t0)
# Original instruction: addiu v210,$fp,0
addiu $t5,$fp,0
la $t0,label_571_v210
sw $t5,0($t0)
# Loading from v209 from reg into v210
# Original instruction: sw v209,0(v210)
la $t5,label_570_v209
lw $t5,0($t5)
la $t4,label_571_v210
lw $t4,0($t4)
sw $t5,0($t4)
# Original instruction: jal mainEND
jal mainEND
# Return statement end
# BEGIN EPILOGUE
mainEND:
# Original instruction: addi $sp,v102,0
la $t5,label_572_v102
lw $t5,0($t5)
addi $sp,$t5,0
# Original instruction: popRegisters
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_314_v106
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_571_v210
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_402_v138
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_318_v112
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_385_v137
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_547_v201
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_572_v102
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_323_v115
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_301_v107
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_570_v209
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_531_v188
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_488_v172
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_469_v167
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_331_v117
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_399_v135
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_397_v141
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_437_v157
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_462_v162
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_494_v180
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_511_v185
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_566_v208
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_558_v206
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_504_v178
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_487_v176
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_367_v131
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_483_v175
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_361_v127
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_339_v119
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_453_v164
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_506_v183
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_377_v129
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_383_v136
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_375_v133
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_419_v151
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_461_v166
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_449_v163
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_423_v152
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_465_v168
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_545_v200
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_335_v118
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_507_v179
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_431_v154
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_380_v130
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_564_v203
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_427_v153
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_305_v108
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_379_v134
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_311_v105
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_439_v155
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_562_v207
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_475_v173
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_401_v142
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_345_v123
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_357_v126
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_405_v144
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_536_v195
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_443_v160
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_429_v147
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_528_v187
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_313_v110
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_459_v159
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_358_v122
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_549_v202
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_470_v170
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_355_v121
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_389_v139
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_317_v111
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_513_v186
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_538_v196
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_530_v192
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_371_v132
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_432_v150
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_415_v149
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_489_v177
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_445_v161
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_526_v191
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_409_v143
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_296_v104
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_333_v113
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_479_v174
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_540_v197
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_457_v165
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_393_v140
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_413_v148
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_295_v103
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_410_v146
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_509_v184
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_327_v116
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_543_v198
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_349_v124
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_309_v109
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_522_v190
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_440_v158
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_485_v171
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_567_v204
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_407_v145
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_336_v114
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_544_v199
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_502_v182
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_532_v193
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_498_v181
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_467_v169
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_554_v205
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_534_v194
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_435_v156
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_518_v189
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_362_v128
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_353_v125
sw $t0,0($t1)
lw $t0,0($sp)
addi $sp,$sp,4
la $t1,label_340_v120
sw $t0,0($t1)
# Original instruction: addiu $sp,$fp,0
addiu $sp,$fp,0
# Original instruction: lw $ra,-8($fp)
lw $ra,-8($fp)
# Original instruction: lw $fp,-4($fp)
lw $fp,-4($fp)
# END EPILOGUE
# Original instruction: jr $ra
jr $ra

