vsim -gui work.tb work.processor work.memory
# vsim -gui work.tb work.processor work.memory 
# Start time: 16:40:29 on Oct 26,2024
# Loading work.tb
# Loading work.processor
# Loading work.memory
# Compile of testy_benchy.v was successful.
# Compile of memory.v was successful.
# Compile of processor.v was successful.
# Compile of tb.v was successful.
# 4 compiles, 0 failed with no errors.
re
# ambiguous command name "re": read readEvcdFile readers readmapfile really_quit really_restart regexp region_image registry regsub rename resetGlobalEvcd resetTime resolveBusMember restart restartCmd restartDone restartError restartParse restore results_image resultsdir_image resultsdirne_image resultsfile_image resume return
restart 
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.processor
# Loading work.memory
run -all
#                    0 Reading 1
#                    0 Reading 1
#                 2850 Program Halted.
#                 2850 Register           0 value:          4
#                 2850 Register           1 value:          3
#                 2850 Register           2 value:         20
#                 2850 Register           3 value:          0
#                 2850 Register           4 value:          0
#                 2850 Register           5 value:          0
#                 2850 Register           6 value:          0
#                 2850 Register           7 value:          0
#                 2850 Register           8 value:          0
#                 2850 Register           9 value:          0
#                 2850 Register          10 value:          0
#                 2850 Register          11 value:          0
#                 2850 Register          12 value:          0
#                 2850 Register          13 value:          0
#                 2850 Register          14 value:          0
#                 2850 Register          15 value:          0
# ** Note: $finish    : C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab3/Q4/processor.v(243)
#    Time: 2870 ps  Iteration: 1  Instance: /tb/cpu
# 1
# Break in Module processor at C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab3/Q4/processor.v line 243
# Compile of testy_benchy.v was successful.
# Compile of memory.v was successful.
# Compile of processor.v was successful.
# Compile of tb.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.processor
# Loading work.memory
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
#                 2850 Program Halted.
#                 2850 Register           0 value:          4
#                 2850 Register           1 value:          3
#                 2850 Register           2 value:         20
#                 2850 Register           3 value:          0
#                 2850 Register           4 value:          0
#                 2850 Register           5 value:          0
#                 2850 Register           6 value:          0
#                 2850 Register           7 value:          0
#                 2850 Register           8 value:          0
#                 2850 Register           9 value:          0
#                 2850 Register          10 value:          0
#                 2850 Register          11 value:          0
#                 2850 Register          12 value:          0
#                 2850 Register          13 value:          0
#                 2850 Register          14 value:          0
#                 2850 Register          15 value:          0
# ** Note: $finish    : C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab3/Q4/processor.v(241)
#    Time: 2870 ps  Iteration: 1  Instance: /tb/cpu
# 1
# Break in Module processor at C:/Users/Rein Reign/Documents/GitHub/VLSI-FUN/Lab3/Q4/processor.v line 241
