# ** Note: Multiple occurrences of ini variable RunLength are found, only first occurence will be considered.
# ** Note: Multiple occurrences of ini variable RunLength are found, only first occurence will be considered.
# Compile of Branch_Result.v was successful.
# Compile of PC_Control.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of PC_Control_tb.v was successful.
vsim -gui work.PC_Control_tb
# vsim -gui work.PC_Control_tb 
# Start time: 08:07:03 on Nov 05,2021
# Loading work.PC_Control_tb
add wave -position insertpoint  \
sim:/PC_Control_tb/Br_Dectected \
sim:/PC_Control_tb/Br_Dectected_Ex \
sim:/PC_Control_tb/Br_Result \
sim:/PC_Control_tb/Br_PredictedBit \
sim:/PC_Control_tb/PC_Sel
run
# Compile of PC_Control_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.PC_Control_tb
# Loading work.PC_Control
run
# Compile of PC_Control.v failed with 2 errors.
# Compile of PC_Control.v failed with 2 errors.
# Compile of PC_Control.v failed with 1 errors.
# Compile of PC_Control.v failed with 1 errors.
# Compile of PC_Control.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.PC_Control
run
#############  Autofindloop Analysis  ###############
#############  Loop found at time 60 ns ###############
#   Active process: /PC_Control_tb/pc_ctrl1/#ALWAYS#17 @ sub-iteration 0
#     Source: D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/PC_Control_tb.v:13
#   Active process: /PC_Control_tb/pc_ctrl1/#IMPLICIT-WIRE(PC_Sel)#13 @ sub-iteration 1
#     Source: D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/PC_Control_tb.v:13
#   Active process: /PC_Control_tb/pc_ctrl1/#ALWAYS#17 @ sub-iteration 2
#     Source: D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/tb/PC_Control_tb.v:13
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 60 ns.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Compile of PC_Control.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.PC_Control
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 60 ns.
# Compile of PC_Control.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.PC_Control
run
# Compile of PC_Control.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.PC_Control
run
# Compile of PC_Control.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.PC_Control
run
# Compile of Pattern_History.v failed with 2 errors.
# Compile of Pattern_History.v was successful with warnings.
# Compile of Pattern_History.v was successful with warnings.
# Compile of Pattern_History.v was successful with warnings.
# Compile of Pattern_History.v was successful with warnings.
# Compile of Pattern_History.v failed with 1 errors.
# Compile of Pattern_History.v was successful.
# Compile of Pattern_History.v failed with 1 errors.
# Compile of Pattern_History.v was successful.
# Compile of FSM_2bit.v failed with 4 errors.
# Compile of FSM_2bit.v failed with 4 errors.
# Compile of FSM_2bit.v failed with 4 errors.
# Compile of FSM_2bit.v failed with 4 errors.
clear
# invalid command name "clear"
cls
# 
clr
# invalid command name "clr"
# Compile of FSM_2bit.v was successful.
# Compile of Pattern_History_tb.v was successful.
vsim -gui work.Pattern_History_tb
# End time: 14:46:56 on Nov 05,2021, Elapsed time: 6:39:53
# Errors: 0, Warnings: 21
# vsim -gui work.Pattern_History_tb 
# Start time: 14:46:56 on Nov 05,2021
# Loading work.Pattern_History_tb
# Loading work.Pattern_History
# Loading work.FSM_2bit
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'state'.
#    Time: 0 ps  Iteration: 0  Instance: /Pattern_History_tb/parttern_his/sm File: D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Pattern_History.v Line: 18
# Error loading design
# End time: 14:46:56 on Nov 05,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vsim -gui work.Pattern_History_tb
# vsim -gui work.Pattern_History_tb 
# Start time: 14:48:27 on Nov 05,2021
# Loading work.Pattern_History_tb
# Loading work.Pattern_History
# Loading work.FSM_2bit
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'state'.
#    Time: 0 ps  Iteration: 0  Instance: /Pattern_History_tb/parttern_his/sm File: D:/FPGA/CompurterAchitecture/RISCV_PIPELINE/src/Pattern_History.v Line: 18
# Error loading design
# End time: 14:48:27 on Nov 05,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of Pattern_History.v was successful.
vsim -gui work.Pattern_History_tb
# vsim -gui work.Pattern_History_tb 
# Start time: 14:49:25 on Nov 05,2021
# Loading work.Pattern_History_tb
# Loading work.Pattern_History
# Loading work.FSM_2bit
add wave -position insertpoint  \
sim:/Pattern_History_tb/Br_Comp_Result \
sim:/Pattern_History_tb/Br_Dectected \
sim:/Pattern_History_tb/Br_PredictedBit \
sim:/Pattern_History_tb/clk
add wave -position insertpoint  \
sim:/Pattern_History_tb/parttern_his/BHB
add wave -position insertpoint  \
sim:/Pattern_History_tb/parttern_his/GHR
run
# Break key hit
# Simulation stop requested.
# Compile of Pattern_History_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Pattern_History_tb
run
add wave -position insertpoint  \
sim:/Pattern_History_tb/parttern_his/temp
restart
run
# Compile of Pattern_History.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Pattern_History
run
# Compile of Pattern_History.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Pattern_History
run
# Compile of Pattern_History_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Pattern_History_tb
run
run
restart
run
# Compile of Pattern_History_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Pattern_History_tb
run
# Compile of Pattern_History.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Pattern_History
run
# Compile of Pattern_History.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Pattern_History
run
# Compile of Pattern_History.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Pattern_History
run
# Compile of Pattern_History.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Pattern_History
run
# Compile of Pattern_History.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Pattern_History
run
# Compile of Pattern_History.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Pattern_History
run
# Compile of Pattern_History.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Pattern_History
run
# Compile of Pattern_History.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Pattern_History
run
# Compile of Pattern_History.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Pattern_History
run
# Compile of Branch_Target.v was successful.
# Compile of Branch_Target.v was successful.
# Compile of Branch_Target_tb.v was successful.
vsim -gui work.Branch_Target_tb
# End time: 19:20:00 on Nov 05,2021, Elapsed time: 4:30:35
# Errors: 0, Warnings: 6
# vsim -gui work.Branch_Target_tb 
# Start time: 19:20:00 on Nov 05,2021
# Loading work.Branch_Target_tb
# Loading work.Branch_Target
add wave -position insertpoint  \
sim:/Branch_Target_tb/Br_Dectected \
sim:/Branch_Target_tb/clk \
sim:/Branch_Target_tb/ENTRY_DEPTH_LENGTH \
sim:/Branch_Target_tb/Hit \
sim:/Branch_Target_tb/PC \
sim:/Branch_Target_tb/PC_ALU \
sim:/Branch_Target_tb/PC_Ex \
sim:/Branch_Target_tb/Target_Add
add wave -position insertpoint  \
sim:/Branch_Target_tb/br_tar/PR_PC
add wave -position insertpoint  \
sim:/Branch_Target_tb/br_tar/TAG
restart
run
# Break key hit
# Simulation stop requested.
# Compile of Branch_Target_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Branch_Target_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
# Compile of Branch_Target.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Branch_Target
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of Branch_Target_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Branch_Target_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of Branch_Target_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Branch_Target_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of Branch_Target_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Branch_Target_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of Branch_Target_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Branch_Target_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of PC.v failed with 1 errors.
# Compile of PC_tb.v was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of PC.v was successful.
vsim -gui work.PC_tb
# End time: 20:08:46 on Nov 05,2021, Elapsed time: 0:48:46
# Errors: 0, Warnings: 7
# vsim -gui work.PC_tb 
# Start time: 20:08:46 on Nov 05,2021
# Loading work.PC_tb
# Loading work.PC
add wave -position insertpoint  \
sim:/PC_tb/clock \
sim:/PC_tb/enable \
sim:/PC_tb/port_in \
sim:/PC_tb/port_out
run
# Compile of PC_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.PC_tb
run
# Compile of PC_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.PC_tb
run
# Compile of PC_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.PC_tb
run
# Compile of PC_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.PC_tb
run
# Compile of PC_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.PC_tb
run
# Compile of Forward_Control.v failed with 1 errors.
# Compile of Forward_Control.v failed with 1 errors.
# Compile of Forward_Control.v failed with 1 errors.
# Compile of Forward_Control.v failed with 3 errors.
# Compile of Forward_Control.v was successful.
# Compile of Forward_Control.v was successful.
# Compile of Forward_Control_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.Forward_Control_tb
# End time: 22:33:17 on Nov 05,2021, Elapsed time: 2:24:31
# Errors: 0, Warnings: 9
# vsim -gui work.Forward_Control_tb 
# Start time: 22:33:17 on Nov 05,2021
# Loading work.Forward_Control_tb
# Loading work.Forward_Control
add wave -position insertpoint  \
sim:/Forward_Control_tb/EX_MEM_RegWEN \
sim:/Forward_Control_tb/Fw_1 \
sim:/Forward_Control_tb/Fw_2 \
sim:/Forward_Control_tb/Fw_Dectected \
sim:/Forward_Control_tb/MEM_Fw \
sim:/Forward_Control_tb/MEM_WB_RegWEN \
sim:/Forward_Control_tb/No_Fw \
sim:/Forward_Control_tb/Rd_EX \
sim:/Forward_Control_tb/Rd_MA \
sim:/Forward_Control_tb/Rs1_ID \
sim:/Forward_Control_tb/Rs2_ID \
sim:/Forward_Control_tb/WB_Fw
# Compile of Forward_Control_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Forward_Control_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of Forward_Control_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Forward_Control_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of Forward_Control_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Forward_Control_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of Forward_Control_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Forward_Control_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of Forward_Control_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Forward_Control_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of Forward_Control_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.Forward_Control_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
