// Seed: 2532241750
module module_0 (
    output tri1 id_0,
    input tri1 id_1,
    input supply1 id_2,
    output tri0 id_3,
    output tri id_4,
    input tri id_5,
    input supply0 id_6,
    output wor id_7,
    input uwire id_8,
    input wor id_9,
    input uwire id_10,
    output tri1 id_11,
    input tri id_12,
    output wor id_13,
    output tri1 id_14,
    input uwire id_15,
    output tri id_16
);
endmodule
macromodule module_1 (
    output tri0 id_0,
    input supply1 id_1,
    output tri id_2,
    output wor id_3,
    input tri1 id_4,
    output supply0 id_5,
    input tri0 id_6
);
  assign id_0 = 1 - 1'b0;
  module_0(
      id_3,
      id_1,
      id_6,
      id_2,
      id_5,
      id_1,
      id_1,
      id_0,
      id_6,
      id_4,
      id_1,
      id_2,
      id_6,
      id_0,
      id_2,
      id_6,
      id_2
  );
endmodule
