Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sun May 13 23:11:05 2018
| Host         : air540 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file xillydemo_timing_summary_routed.rpt -pb xillydemo_timing_summary_routed.pb -rpx xillydemo_timing_summary_routed.rpx -warn_on_violation
| Design       : xillydemo
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.333        0.000                      0                19746        0.021        0.000                      0                19746        3.750        0.000                       0                  9669  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_1          0.333        0.000                      0                19746        0.021        0.000                      0                19746        3.750        0.000                       0                  9669  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_1_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.754ns  (logic 4.396ns (50.216%)  route 4.358ns (49.784%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.763 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        1.756     3.050    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/xillybus_bus_clk
    RAMB18_X3Y10         RAMB18E1                                     r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.504 r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/DOADO[1]
                         net (fo=6, routed)           1.336     6.840    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/dut_mux_532_14_1_1_U13/ram_reg_0[1]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.964 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/dut_mux_532_14_1_1_U13/p_Val2_6_reg_3245[3]_i_8/O
                         net (fo=1, routed)           0.299     7.263    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/mux_2_0[1]
    SLICE_X52Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.387 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245[3]_i_4/O
                         net (fo=1, routed)           0.000     7.387    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245[3]_i_4_n_4
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.937 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.937    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[3]_i_1_n_4
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.051 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.051    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[7]_i_1_n_4
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.286 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[11]_i_1/O[0]
                         net (fo=2, routed)           0.502     8.789    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_fu_2044_p2[8]
    SLICE_X50Y23         LUT6 (Prop_lut6_I4_O)        0.299     9.088 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_159/O
                         net (fo=1, routed)           0.443     9.531    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_159_n_4
    SLICE_X48Y22         LUT6 (Prop_lut6_I1_O)        0.124     9.655 f  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_143/O
                         net (fo=1, routed)           0.162     9.816    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_143_n_4
    SLICE_X48Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.940 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_114/O
                         net (fo=1, routed)           0.279    10.220    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_114_n_4
    SLICE_X48Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.344 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_68/O
                         net (fo=1, routed)           0.305    10.649    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_68_n_4
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124    10.773 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_24/O
                         net (fo=5, routed)           1.032    11.805    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_1_V_U/cnn_xcel_mem_convtde_ram_U/DIADI[8]
    RAMB18_X3Y11         RAMB18E1                                     r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_1_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        1.584    12.763    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_1_V_U/cnn_xcel_mem_convtde_ram_U/xillybus_bus_clk
    RAMB18_X3Y11         RAMB18E1                                     r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_1_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.266    13.028    
                         clock uncertainty           -0.154    12.874    
    RAMB18_X3Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[8])
                                                     -0.737    12.137    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_1_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.137    
                         arrival time                         -11.805    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.681ns  (logic 4.383ns (50.489%)  route 4.298ns (49.511%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 12.765 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        1.756     3.050    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/xillybus_bus_clk
    RAMB18_X3Y10         RAMB18E1                                     r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.504 r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/DOADO[1]
                         net (fo=6, routed)           1.336     6.840    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/dut_mux_532_14_1_1_U13/ram_reg_0[1]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.964 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/dut_mux_532_14_1_1_U13/p_Val2_6_reg_3245[3]_i_8/O
                         net (fo=1, routed)           0.299     7.263    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/mux_2_0[1]
    SLICE_X52Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.387 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245[3]_i_4/O
                         net (fo=1, routed)           0.000     7.387    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245[3]_i_4_n_4
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.937 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.937    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[3]_i_1_n_4
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.266 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[7]_i_1/O[3]
                         net (fo=2, routed)           0.605     8.872    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_fu_2044_p2[7]
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.306     9.178 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_160/O
                         net (fo=1, routed)           0.282     9.460    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_160_n_4
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.584 f  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_144/O
                         net (fo=1, routed)           0.154     9.739    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_144_n_4
    SLICE_X45Y24         LUT6 (Prop_lut6_I5_O)        0.124     9.863 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_115/O
                         net (fo=1, routed)           0.287    10.150    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_115_n_4
    SLICE_X47Y24         LUT6 (Prop_lut6_I1_O)        0.124    10.274 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_69/O
                         net (fo=1, routed)           0.354    10.628    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_69_n_4
    SLICE_X46Y24         LUT6 (Prop_lut6_I3_O)        0.124    10.752 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_25/O
                         net (fo=5, routed)           0.980    11.732    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/DIADI[7]
    RAMB18_X3Y7          RAMB18E1                                     r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        1.586    12.765    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/xillybus_bus_clk
    RAMB18_X3Y7          RAMB18E1                                     r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230    12.994    
                         clock uncertainty           -0.154    12.840    
    RAMB18_X3Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.737    12.103    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.103    
                         arrival time                         -11.732    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_3_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.661ns  (logic 4.420ns (51.033%)  route 4.241ns (48.967%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        1.756     3.050    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/xillybus_bus_clk
    RAMB18_X3Y10         RAMB18E1                                     r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.504 r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/DOADO[1]
                         net (fo=6, routed)           1.336     6.840    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/dut_mux_532_14_1_1_U13/ram_reg_0[1]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.964 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/dut_mux_532_14_1_1_U13/p_Val2_6_reg_3245[3]_i_8/O
                         net (fo=1, routed)           0.299     7.263    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/mux_2_0[1]
    SLICE_X52Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.387 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245[3]_i_4/O
                         net (fo=1, routed)           0.000     7.387    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245[3]_i_4_n_4
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.937 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.937    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[3]_i_1_n_4
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.051 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.051    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[7]_i_1_n_4
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.307 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[11]_i_1/O[2]
                         net (fo=2, routed)           0.459     8.766    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_fu_2044_p2[10]
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.302     9.068 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_157/O
                         net (fo=1, routed)           0.287     9.355    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_157_n_4
    SLICE_X53Y22         LUT6 (Prop_lut6_I1_O)        0.124     9.479 f  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_141/O
                         net (fo=1, routed)           0.396     9.875    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_141_n_4
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.999 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_112/O
                         net (fo=1, routed)           0.301    10.300    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_112_n_4
    SLICE_X53Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.424 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_66/O
                         net (fo=1, routed)           0.149    10.573    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_66_n_4
    SLICE_X53Y22         LUT6 (Prop_lut6_I3_O)        0.124    10.697 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_22/O
                         net (fo=5, routed)           1.014    11.712    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_3_V_U/cnn_xcel_mem_convtde_ram_U/DIADI[10]
    RAMB18_X3Y8          RAMB18E1                                     r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_3_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        1.581    12.760    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_3_V_U/cnn_xcel_mem_convtde_ram_U/xillybus_bus_clk
    RAMB18_X3Y8          RAMB18E1                                     r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_3_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230    12.989    
                         clock uncertainty           -0.154    12.835    
    RAMB18_X3Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[10])
                                                     -0.737    12.098    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_3_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.098    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.646ns  (logic 4.396ns (50.842%)  route 4.250ns (49.158%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 12.765 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        1.756     3.050    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/xillybus_bus_clk
    RAMB18_X3Y10         RAMB18E1                                     r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.504 r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/DOADO[1]
                         net (fo=6, routed)           1.336     6.840    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/dut_mux_532_14_1_1_U13/ram_reg_0[1]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.964 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/dut_mux_532_14_1_1_U13/p_Val2_6_reg_3245[3]_i_8/O
                         net (fo=1, routed)           0.299     7.263    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/mux_2_0[1]
    SLICE_X52Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.387 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245[3]_i_4/O
                         net (fo=1, routed)           0.000     7.387    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245[3]_i_4_n_4
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.937 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.937    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[3]_i_1_n_4
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.051 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.051    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[7]_i_1_n_4
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.286 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[11]_i_1/O[0]
                         net (fo=2, routed)           0.502     8.789    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_fu_2044_p2[8]
    SLICE_X50Y23         LUT6 (Prop_lut6_I4_O)        0.299     9.088 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_159/O
                         net (fo=1, routed)           0.443     9.531    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_159_n_4
    SLICE_X48Y22         LUT6 (Prop_lut6_I1_O)        0.124     9.655 f  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_143/O
                         net (fo=1, routed)           0.162     9.816    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_143_n_4
    SLICE_X48Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.940 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_114/O
                         net (fo=1, routed)           0.279    10.220    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_114_n_4
    SLICE_X48Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.344 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_68/O
                         net (fo=1, routed)           0.305    10.649    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_68_n_4
    SLICE_X51Y22         LUT6 (Prop_lut6_I3_O)        0.124    10.773 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_24/O
                         net (fo=5, routed)           0.924    11.697    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/DIADI[8]
    RAMB18_X3Y7          RAMB18E1                                     r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        1.586    12.765    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/xillybus_bus_clk
    RAMB18_X3Y7          RAMB18E1                                     r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230    12.994    
                         clock uncertainty           -0.154    12.840    
    RAMB18_X3Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[8])
                                                     -0.737    12.103    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.103    
                         arrival time                         -11.697    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.646ns  (logic 4.306ns (49.805%)  route 4.340ns (50.195%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 12.765 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        1.756     3.050    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/xillybus_bus_clk
    RAMB18_X3Y10         RAMB18E1                                     r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.504 r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/DOADO[1]
                         net (fo=6, routed)           1.336     6.840    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/dut_mux_532_14_1_1_U13/ram_reg_0[1]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.964 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/dut_mux_532_14_1_1_U13/p_Val2_6_reg_3245[3]_i_8/O
                         net (fo=1, routed)           0.299     7.263    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/mux_2_0[1]
    SLICE_X52Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.387 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245[3]_i_4/O
                         net (fo=1, routed)           0.000     7.387    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245[3]_i_4_n_4
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.937 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.937    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[3]_i_1_n_4
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.193 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[7]_i_1/O[2]
                         net (fo=2, routed)           0.567     8.760    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_fu_2044_p2[6]
    SLICE_X48Y22         LUT6 (Prop_lut6_I4_O)        0.302     9.062 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_161/O
                         net (fo=1, routed)           0.453     9.516    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_161_n_4
    SLICE_X46Y23         LUT6 (Prop_lut6_I1_O)        0.124     9.640 f  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_145/O
                         net (fo=1, routed)           0.162     9.801    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_145_n_4
    SLICE_X46Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.925 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_116/O
                         net (fo=1, routed)           0.303    10.228    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_116_n_4
    SLICE_X46Y24         LUT6 (Prop_lut6_I1_O)        0.124    10.352 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_70/O
                         net (fo=1, routed)           0.162    10.514    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_70_n_4
    SLICE_X46Y24         LUT6 (Prop_lut6_I3_O)        0.124    10.638 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_26/O
                         net (fo=5, routed)           1.058    11.696    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/DIADI[6]
    RAMB18_X3Y7          RAMB18E1                                     r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        1.586    12.765    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/xillybus_bus_clk
    RAMB18_X3Y7          RAMB18E1                                     r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230    12.994    
                         clock uncertainty           -0.154    12.840    
    RAMB18_X3Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    12.103    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.103    
                         arrival time                         -11.696    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.639ns  (logic 4.420ns (51.162%)  route 4.219ns (48.838%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 12.765 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        1.756     3.050    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/xillybus_bus_clk
    RAMB18_X3Y10         RAMB18E1                                     r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.504 r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/DOADO[1]
                         net (fo=6, routed)           1.336     6.840    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/dut_mux_532_14_1_1_U13/ram_reg_0[1]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.964 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/dut_mux_532_14_1_1_U13/p_Val2_6_reg_3245[3]_i_8/O
                         net (fo=1, routed)           0.299     7.263    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/mux_2_0[1]
    SLICE_X52Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.387 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245[3]_i_4/O
                         net (fo=1, routed)           0.000     7.387    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245[3]_i_4_n_4
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.937 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.937    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[3]_i_1_n_4
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.051 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.051    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[7]_i_1_n_4
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.307 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[11]_i_1/O[2]
                         net (fo=2, routed)           0.459     8.766    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_fu_2044_p2[10]
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.302     9.068 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_157/O
                         net (fo=1, routed)           0.287     9.355    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_157_n_4
    SLICE_X53Y22         LUT6 (Prop_lut6_I1_O)        0.124     9.479 f  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_141/O
                         net (fo=1, routed)           0.396     9.875    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_141_n_4
    SLICE_X51Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.999 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_112/O
                         net (fo=1, routed)           0.301    10.300    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_112_n_4
    SLICE_X53Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.424 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_66/O
                         net (fo=1, routed)           0.149    10.573    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_66_n_4
    SLICE_X53Y22         LUT6 (Prop_lut6_I3_O)        0.124    10.697 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_22/O
                         net (fo=5, routed)           0.993    11.690    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/DIADI[10]
    RAMB18_X3Y7          RAMB18E1                                     r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        1.586    12.765    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/xillybus_bus_clk
    RAMB18_X3Y7          RAMB18E1                                     r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230    12.994    
                         clock uncertainty           -0.154    12.840    
    RAMB18_X3Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[10])
                                                     -0.737    12.103    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.103    
                         arrival time                         -11.690    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_3_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.622ns  (logic 4.383ns (50.833%)  route 4.239ns (49.167%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        1.756     3.050    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/xillybus_bus_clk
    RAMB18_X3Y10         RAMB18E1                                     r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.504 r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/DOADO[1]
                         net (fo=6, routed)           1.336     6.840    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/dut_mux_532_14_1_1_U13/ram_reg_0[1]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.964 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/dut_mux_532_14_1_1_U13/p_Val2_6_reg_3245[3]_i_8/O
                         net (fo=1, routed)           0.299     7.263    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/mux_2_0[1]
    SLICE_X52Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.387 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245[3]_i_4/O
                         net (fo=1, routed)           0.000     7.387    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245[3]_i_4_n_4
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.937 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.937    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[3]_i_1_n_4
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.266 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[7]_i_1/O[3]
                         net (fo=2, routed)           0.605     8.872    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_fu_2044_p2[7]
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.306     9.178 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_160/O
                         net (fo=1, routed)           0.282     9.460    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_160_n_4
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.584 f  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_144/O
                         net (fo=1, routed)           0.154     9.739    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_144_n_4
    SLICE_X45Y24         LUT6 (Prop_lut6_I5_O)        0.124     9.863 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_115/O
                         net (fo=1, routed)           0.287    10.150    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_115_n_4
    SLICE_X47Y24         LUT6 (Prop_lut6_I1_O)        0.124    10.274 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_69/O
                         net (fo=1, routed)           0.354    10.628    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_69_n_4
    SLICE_X46Y24         LUT6 (Prop_lut6_I3_O)        0.124    10.752 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_25/O
                         net (fo=5, routed)           0.921    11.673    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_3_V_U/cnn_xcel_mem_convtde_ram_U/DIADI[7]
    RAMB18_X3Y8          RAMB18E1                                     r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_3_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        1.581    12.760    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_3_V_U/cnn_xcel_mem_convtde_ram_U/xillybus_bus_clk
    RAMB18_X3Y8          RAMB18E1                                     r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_3_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230    12.989    
                         clock uncertainty           -0.154    12.835    
    RAMB18_X3Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.737    12.098    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_3_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.098    
                         arrival time                         -11.673    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.617ns  (logic 4.503ns (52.259%)  route 4.114ns (47.741%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 12.765 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        1.756     3.050    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/xillybus_bus_clk
    RAMB18_X3Y10         RAMB18E1                                     r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.504 r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/DOADO[1]
                         net (fo=6, routed)           1.336     6.840    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/dut_mux_532_14_1_1_U13/ram_reg_0[1]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.964 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/dut_mux_532_14_1_1_U13/p_Val2_6_reg_3245[3]_i_8/O
                         net (fo=1, routed)           0.299     7.263    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/mux_2_0[1]
    SLICE_X52Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.387 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245[3]_i_4/O
                         net (fo=1, routed)           0.000     7.387    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245[3]_i_4_n_4
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.937 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.937    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[3]_i_1_n_4
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.051 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.051    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[7]_i_1_n_4
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.165 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.174    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[11]_i_1_n_4
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.522 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[13]_i_2/O[1]
                         net (fo=2, routed)           0.308     8.830    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_fu_2044_p2[13]
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.303     9.133 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_129/O
                         net (fo=1, routed)           0.439     9.572    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_129_n_4
    SLICE_X49Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.696 f  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_102/O
                         net (fo=1, routed)           0.154     9.850    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_102_n_4
    SLICE_X49Y26         LUT6 (Prop_lut6_I5_O)        0.124     9.974 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_61/O
                         net (fo=1, routed)           0.263    10.237    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_61_n_4
    SLICE_X49Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.361 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_19/O
                         net (fo=5, routed)           1.307    11.667    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/DIADI[13]
    RAMB18_X3Y7          RAMB18E1                                     r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        1.586    12.765    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/xillybus_bus_clk
    RAMB18_X3Y7          RAMB18E1                                     r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230    12.994    
                         clock uncertainty           -0.154    12.840    
    RAMB18_X3Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[13])
                                                     -0.737    12.103    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_4_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.103    
                         arrival time                         -11.667    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_1_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.641ns  (logic 4.306ns (49.835%)  route 4.335ns (50.165%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.763 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        1.756     3.050    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/xillybus_bus_clk
    RAMB18_X3Y10         RAMB18E1                                     r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.504 r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/DOADO[1]
                         net (fo=6, routed)           1.336     6.840    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/dut_mux_532_14_1_1_U13/ram_reg_0[1]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.964 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/dut_mux_532_14_1_1_U13/p_Val2_6_reg_3245[3]_i_8/O
                         net (fo=1, routed)           0.299     7.263    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/mux_2_0[1]
    SLICE_X52Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.387 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245[3]_i_4/O
                         net (fo=1, routed)           0.000     7.387    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245[3]_i_4_n_4
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.937 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.937    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[3]_i_1_n_4
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.193 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[7]_i_1/O[2]
                         net (fo=2, routed)           0.567     8.760    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_fu_2044_p2[6]
    SLICE_X48Y22         LUT6 (Prop_lut6_I4_O)        0.302     9.062 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_161/O
                         net (fo=1, routed)           0.453     9.516    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_161_n_4
    SLICE_X46Y23         LUT6 (Prop_lut6_I1_O)        0.124     9.640 f  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_145/O
                         net (fo=1, routed)           0.162     9.801    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_145_n_4
    SLICE_X46Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.925 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_116/O
                         net (fo=1, routed)           0.303    10.228    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_116_n_4
    SLICE_X46Y24         LUT6 (Prop_lut6_I1_O)        0.124    10.352 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_70/O
                         net (fo=1, routed)           0.162    10.514    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_70_n_4
    SLICE_X46Y24         LUT6 (Prop_lut6_I3_O)        0.124    10.638 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_26/O
                         net (fo=5, routed)           1.053    11.691    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_1_V_U/cnn_xcel_mem_convtde_ram_U/DIADI[6]
    RAMB18_X3Y11         RAMB18E1                                     r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_1_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        1.584    12.763    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_1_V_U/cnn_xcel_mem_convtde_ram_U/xillybus_bus_clk
    RAMB18_X3Y11         RAMB18E1                                     r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_1_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.266    13.028    
                         clock uncertainty           -0.154    12.874    
    RAMB18_X3Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    12.137    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_1_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.137    
                         arrival time                         -11.691    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.659ns  (logic 4.383ns (50.616%)  route 4.276ns (49.384%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.763 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        1.756     3.050    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/xillybus_bus_clk
    RAMB18_X3Y10         RAMB18E1                                     r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.504 r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/DOADO[1]
                         net (fo=6, routed)           1.336     6.840    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/dut_mux_532_14_1_1_U13/ram_reg_0[1]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.964 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/dut_mux_532_14_1_1_U13/p_Val2_6_reg_3245[3]_i_8/O
                         net (fo=1, routed)           0.299     7.263    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/mux_2_0[1]
    SLICE_X52Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.387 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245[3]_i_4/O
                         net (fo=1, routed)           0.000     7.387    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245[3]_i_4_n_4
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.937 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.937    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[3]_i_1_n_4
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.266 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_reg_3245_reg[7]_i_1/O[3]
                         net (fo=2, routed)           0.605     8.872    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/p_Val2_6_fu_2044_p2[7]
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.306     9.178 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_160/O
                         net (fo=1, routed)           0.282     9.460    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_160_n_4
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.584 f  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_144/O
                         net (fo=1, routed)           0.154     9.739    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_144_n_4
    SLICE_X45Y24         LUT6 (Prop_lut6_I5_O)        0.124     9.863 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_115/O
                         net (fo=1, routed)           0.287    10.150    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_115_n_4
    SLICE_X47Y24         LUT6 (Prop_lut6_I1_O)        0.124    10.274 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_69/O
                         net (fo=1, routed)           0.354    10.628    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_69_n_4
    SLICE_X46Y24         LUT6 (Prop_lut6_I3_O)        0.124    10.752 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/ram_reg_i_25/O
                         net (fo=5, routed)           0.958    11.710    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/DIADI[7]
    RAMB18_X3Y10         RAMB18E1                                     r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        1.584    12.763    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/xillybus_bus_clk
    RAMB18_X3Y10         RAMB18E1                                     r  test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.288    13.050    
                         clock uncertainty           -0.154    12.896    
    RAMB18_X3Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.737    12.159    test_fpga_design/grp_cnn_xcel_fu_114/mem_conv2_2_V_U/cnn_xcel_mem_convtde_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.159    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                  0.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_report_bufno_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/wr_report_bufno_2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.500%)  route 0.174ns (51.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        0.548     0.884    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X46Y80         FDRE                                         r  xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_report_bufno_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_report_bufno_2/Q
                         net (fo=1, routed)           0.174     1.222    xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_report_bufno[2]
    SLICE_X50Y80         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/wr_report_bufno_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        0.810     1.176    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X50Y80         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/wr_report_bufno_2/C
                         clock pessimism             -0.035     1.141    
    SLICE_X50Y80         FDRE (Hold_fdre_C_D)         0.060     1.201    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/wr_report_bufno_2
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/wr_report_bufno_4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_report_bufno_4/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (46.946%)  route 0.167ns (53.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        0.544     0.880    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X50Y80         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/wr_report_bufno_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.148     1.028 r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/wr_report_bufno_4/Q
                         net (fo=2, routed)           0.167     1.195    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/wr_report_bufno[4]
    SLICE_X48Y80         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_report_bufno_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        0.814     1.180    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X48Y80         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_report_bufno_4/C
                         clock pessimism             -0.035     1.145    
    SLICE_X48Y80         FDRE (Hold_fdre_C_D)         0.023     1.168    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_report_bufno_4
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/bar_registers_ins/buf_offset_reg_14/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit_14/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.674%)  route 0.214ns (60.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        0.553     0.889    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X48Y88         FDRE                                         r  xillybus_ins/xillybus_core_ins/bar_registers_ins/buf_offset_reg_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y88         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  xillybus_ins/xillybus_core_ins/bar_registers_ins/buf_offset_reg_14/Q
                         net (fo=3, routed)           0.214     1.244    xillybus_ins/xillybus_core_ins/bar_registers_ins/buf_offset_reg[14]
    SLICE_X52Y87         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit_14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        0.816     1.182    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X52Y87         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit_14/C
                         clock pessimism             -0.035     1.147    
    SLICE_X52Y87         FDRE (Hold_fdre_C_D)         0.066     1.213    xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_offset_limit_14
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_slave_ins/reg_rd_addr_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.568%)  route 0.205ns (52.432%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        0.633     0.969    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X53Y109        FDRE                                         r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y109        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/Q
                         net (fo=3, routed)           0.205     1.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg_n_4_[3]
    SLICE_X49Y108        LUT5 (Prop_lut5_I2_O)        0.045     1.360 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[3]_INST_0/O
                         net (fo=1, routed)           0.000     1.360    xillybus_ins/xillybus_core_ins/S_AXI_ARADDR_w[3]
    SLICE_X49Y108        FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_slave_ins/reg_rd_addr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        0.909     1.275    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X49Y108        FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_slave_ins/reg_rd_addr_1/C
                         clock pessimism             -0.039     1.236    
    SLICE_X49Y108        FDRE (Hold_fdre_C_D)         0.091     1.327    xillybus_ins/xillybus_core_ins/axi4_slave_ins/reg_rd_addr_1
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/o_index_cast_reg_2449_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/output_V_addr_3_reg_2580_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.341%)  route 0.207ns (52.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        0.558     0.894    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/xillybus_bus_clk
    SLICE_X53Y45         FDRE                                         r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/o_index_cast_reg_2449_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/o_index_cast_reg_2449_reg[8]/Q
                         net (fo=1, routed)           0.207     1.241    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/o_index_cast_reg_2449_reg_n_4_[8]
    SLICE_X48Y44         LUT5 (Prop_lut5_I2_O)        0.045     1.286 r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/output_V_addr_3_reg_2580[8]_i_1/O
                         net (fo=1, routed)           0.000     1.286    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/tmp_12_mid2_fu_1256_p3[8]
    SLICE_X48Y44         FDRE                                         r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/output_V_addr_3_reg_2580_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        0.829     1.195    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/xillybus_bus_clk
    SLICE_X48Y44         FDRE                                         r  test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/output_V_addr_3_reg_2580_reg[8]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X48Y44         FDRE (Hold_fdre_C_D)         0.092     1.252    test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_fu_274/output_V_addr_3_reg_2580_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.230ns (53.957%)  route 0.196ns (46.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        0.637     0.973    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X48Y106        FDRE                                         r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y106        FDRE (Prop_fdre_C_Q)         0.128     1.101 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[47]/Q
                         net (fo=1, routed)           0.196     1.297    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_4_[47]
    SLICE_X50Y106        LUT3 (Prop_lut3_I2_O)        0.102     1.399 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[47]_i_1__0/O
                         net (fo=1, routed)           0.000     1.399    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[47]_i_1__0_n_4
    SLICE_X50Y106        FDRE                                         r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        0.906     1.272    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X50Y106        FDRE                                         r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[47]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y106        FDRE (Hold_fdre_C_D)         0.131     1.364    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_report_bufno_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/wr_report_bufno_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.463%)  route 0.216ns (60.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        0.549     0.885    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X49Y82         FDRE                                         r  xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_report_bufno_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_report_bufno_1/Q
                         net (fo=1, routed)           0.216     1.242    xillybus_ins/xillybus_core_ins/wr_arbiter_ins/sendbuf_report_bufno[1]
    SLICE_X50Y80         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/wr_report_bufno_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        0.810     1.176    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X50Y80         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/wr_report_bufno_1/C
                         clock pessimism             -0.035     1.141    
    SLICE_X50Y80         FDRE (Hold_fdre_C_D)         0.063     1.204    xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/wr_report_bufno_1
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        0.638     0.974    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X44Y105        FDRE                                         r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.118     1.233    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X42Y104        SRLC32E                                      r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        0.910     1.276    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X42Y104        SRLC32E                                      r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.268     1.008    
    SLICE_X42Y104        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.191    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.390%)  route 0.236ns (62.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        0.639     0.975    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X45Y102        FDRE                                         r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]/Q
                         net (fo=3, routed)           0.236     1.352    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[46][7]
    SLICE_X51Y102        FDRE                                         r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        0.907     1.273    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X51Y102        FDRE                                         r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X51Y102        FDRE (Hold_fdre_C_D)         0.075     1.309    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        0.556     0.892    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X44Y95         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.103     1.136    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X46Y96         SRLC32E                                      r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9671, routed)        0.824     1.190    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X46Y96         SRLC32E                                      r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.282     0.908    
    SLICE_X46Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.091    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y26  fifo_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y26  fifo_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y27  fifo_32_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y27  fifo_32_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y34  xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/Mram_rd_dma_address/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y34  xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/Mram_rd_dma_address/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y32  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y32  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0   test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/w_conv11_U/perform_conv_1_w_bkb_rom_U/q0_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2   test_fpga_design/grp_cnn_xcel_fu_114/grp_perform_conv_1_fu_258/w_conv11_U/perform_conv_1_w_bkb_rom_U/q0_reg_0_10/CLKARDCLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y71  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram51/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y71  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram51/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y71  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram52/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y71  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram52/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y71  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y71  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y71  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y71  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y67  xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem1/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y67  xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem1/RAMA_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y95  litearray0_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y95  litearray0_reg_0_31_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y95  litearray0_reg_0_31_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y95  litearray0_reg_0_31_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y94  litearray0_reg_0_31_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y94  litearray0_reg_0_31_5_5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y94  litearray0_reg_0_31_6_6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y94  litearray0_reg_0_31_7_7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y94  litearray2_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y94  litearray2_reg_0_31_1_1/SP/CLK



