<stg><name>forward</name>


<trans_list>

<trans id="546" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="8" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="10" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="18" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="20" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="28" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="30" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="38" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="40" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="48" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="50" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="58" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="58" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="60" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="68" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln321" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="68" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln321" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="70" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="72" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="72" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="73" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="73" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="74" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="75" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="75" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="76" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="76" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="84" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="85" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="85" to="96">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="95" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="96" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="96" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="97" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="97" to="96">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="105" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="106" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="106" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="116" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="117" to="118">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="118" to="119">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="118" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="126" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:6  %input_matrix_offset_s = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %input_matrix_offset)

]]></Node>
<StgValue><ssdm name="input_matrix_offset_s"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="30">
<![CDATA[
:19  %zext_ln308_6 = zext i30 %input_matrix_offset_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln308_6"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:20  %input_matrix_addr_6 = getelementptr float* %input_matrix, i64 %zext_ln308_6

]]></Node>
<StgValue><ssdm name="input_matrix_addr_6"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %input_matrix_addr_6_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_6, i32 900)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_6_s"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="131" st_id="2" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %input_matrix_addr_6_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_6, i32 900)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_6_s"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="132" st_id="3" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %input_matrix_addr_6_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_6, i32 900)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_6_s"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="133" st_id="4" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %input_matrix_addr_6_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_6, i32 900)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_6_s"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="134" st_id="5" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %input_matrix_addr_6_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_6, i32 900)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_6_s"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="135" st_id="6" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %input_matrix_addr_6_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_6, i32 900)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_6_s"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:0  %fc3_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %fc3_offset)

]]></Node>
<StgValue><ssdm name="fc3_offset_read"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:1  %fc2_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %fc2_offset)

]]></Node>
<StgValue><ssdm name="fc2_offset_read"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:2  %fc1_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %fc1_offset)

]]></Node>
<StgValue><ssdm name="fc1_offset_read"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:3  %conv3_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %conv3_offset)

]]></Node>
<StgValue><ssdm name="conv3_offset_read"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:4  %conv2_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %conv2_offset)

]]></Node>
<StgValue><ssdm name="conv2_offset_read"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:5  %conv1_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %conv1_offset)

]]></Node>
<StgValue><ssdm name="conv1_offset_read"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="30">
<![CDATA[
:7  %zext_ln308 = zext i30 %fc3_offset_read to i64

]]></Node>
<StgValue><ssdm name="zext_ln308"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:8  %input_matrix_addr = getelementptr float* %input_matrix, i64 %zext_ln308

]]></Node>
<StgValue><ssdm name="input_matrix_addr"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="30">
<![CDATA[
:9  %zext_ln308_1 = zext i30 %fc2_offset_read to i64

]]></Node>
<StgValue><ssdm name="zext_ln308_1"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:10  %input_matrix_addr_1 = getelementptr float* %input_matrix, i64 %zext_ln308_1

]]></Node>
<StgValue><ssdm name="input_matrix_addr_1"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="30">
<![CDATA[
:11  %zext_ln308_2 = zext i30 %fc1_offset_read to i64

]]></Node>
<StgValue><ssdm name="zext_ln308_2"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:12  %input_matrix_addr_2 = getelementptr float* %input_matrix, i64 %zext_ln308_2

]]></Node>
<StgValue><ssdm name="input_matrix_addr_2"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="30">
<![CDATA[
:13  %zext_ln308_3 = zext i30 %conv3_offset_read to i64

]]></Node>
<StgValue><ssdm name="zext_ln308_3"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:14  %input_matrix_addr_3 = getelementptr float* %input_matrix, i64 %zext_ln308_3

]]></Node>
<StgValue><ssdm name="input_matrix_addr_3"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="30">
<![CDATA[
:15  %zext_ln308_4 = zext i30 %conv2_offset_read to i64

]]></Node>
<StgValue><ssdm name="zext_ln308_4"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:16  %input_matrix_addr_4 = getelementptr float* %input_matrix, i64 %zext_ln308_4

]]></Node>
<StgValue><ssdm name="input_matrix_addr_4"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="30">
<![CDATA[
:17  %zext_ln308_5 = zext i30 %conv1_offset_read to i64

]]></Node>
<StgValue><ssdm name="zext_ln308_5"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:18  %input_matrix_addr_5 = getelementptr float* %input_matrix, i64 %zext_ln308_5

]]></Node>
<StgValue><ssdm name="input_matrix_addr_5"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecInterface(float* %input_matrix, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str15, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecInterface(float* %input_matrix, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str15, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecInterface(float* %input_matrix, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str15, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecInterface(float* %input_matrix, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str15, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecInterface(float* %input_matrix, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str15, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecInterface(float* %input_matrix, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str15, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecInterface(float* %input_matrix, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str15, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln309"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %input_matrix_addr_6_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_6, i32 900)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_6_s"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
:30  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
burst.rd.header:0  %phi_ln309 = phi i10 [ 0, %0 ], [ %add_ln309, %burstread.region ]

]]></Node>
<StgValue><ssdm name="phi_ln309"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.rd.header:1  %icmp_ln309 = icmp eq i10 %phi_ln309, -124

]]></Node>
<StgValue><ssdm name="icmp_ln309"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 900, i64 900, i64 900) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.rd.header:3  %add_ln309 = add i10 %phi_ln309, 1

]]></Node>
<StgValue><ssdm name="add_ln309"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header:4  br i1 %icmp_ln309, label %burst.rd.header7.preheader, label %burstread.region

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="169" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
burstread.region:4  %input_matrix_addr_6_1 = call float @_ssdm_op_Read.m_axi.floatP(float* %input_matrix_addr_6)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_6_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstread.region:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstread.region:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specpipeline_ln309"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burstread.region:2  call void (...)* @_ssdm_op_SpecLoopName([35 x i8]* @memcpy_OC_mnist_data)

]]></Node>
<StgValue><ssdm name="specloopname_ln309"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="10">
<![CDATA[
burstread.region:3  %zext_ln309 = zext i10 %phi_ln309 to i64

]]></Node>
<StgValue><ssdm name="zext_ln309"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region:5  %mnist_data_addr = getelementptr [900 x float]* @mnist_data, i64 0, i64 %zext_ln309

]]></Node>
<StgValue><ssdm name="mnist_data_addr"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
burstread.region:6  store float %input_matrix_addr_6_1, float* %mnist_data_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln309"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstread.region:7  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
burstread.region:8  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="178" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
burst.rd.header7.preheader:0  %input_matrix_addr_5_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_5, i32 9)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_5_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="179" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
burst.rd.header7.preheader:0  %input_matrix_addr_5_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_5, i32 9)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_5_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="180" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
burst.rd.header7.preheader:0  %input_matrix_addr_5_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_5, i32 9)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_5_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="181" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
burst.rd.header7.preheader:0  %input_matrix_addr_5_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_5, i32 9)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_5_s"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="182" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
burst.rd.header7.preheader:0  %input_matrix_addr_5_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_5, i32 9)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_5_s"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="183" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
burst.rd.header7.preheader:0  %input_matrix_addr_5_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_5, i32 9)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_5_s"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="184" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
burst.rd.header7.preheader:0  %input_matrix_addr_5_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_5, i32 9)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_5_s"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.header7.preheader:1  br label %burst.rd.header7

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="186" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
burst.rd.header7:0  %phi_ln310 = phi i4 [ %add_ln310, %burstread.region1 ], [ 0, %burst.rd.header7.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln310"/></StgValue>
</operation>

<operation id="187" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.rd.header7:1  %icmp_ln310 = icmp eq i4 %phi_ln310, -7

]]></Node>
<StgValue><ssdm name="icmp_ln310"/></StgValue>
</operation>

<operation id="188" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header7:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="189" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.rd.header7:3  %add_ln310 = add i4 %phi_ln310, 1

]]></Node>
<StgValue><ssdm name="add_ln310"/></StgValue>
</operation>

<operation id="190" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header7:4  br i1 %icmp_ln310, label %burst.rd.header20.preheader, label %burstread.region1

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="191" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
burstread.region1:4  %input_matrix_addr_5_1 = call float @_ssdm_op_Read.m_axi.floatP(float* %input_matrix_addr_5)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_5_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="192" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstread.region1:0  %burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin1"/></StgValue>
</operation>

<operation id="193" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstread.region1:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specpipeline_ln310"/></StgValue>
</operation>

<operation id="194" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burstread.region1:2  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @memcpy_OC_conv_kerne_2)

]]></Node>
<StgValue><ssdm name="specloopname_ln310"/></StgValue>
</operation>

<operation id="195" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="4">
<![CDATA[
burstread.region1:3  %zext_ln310 = zext i4 %phi_ln310 to i64

]]></Node>
<StgValue><ssdm name="zext_ln310"/></StgValue>
</operation>

<operation id="196" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region1:5  %conv_kernel1_addr = getelementptr [9 x float]* @conv_kernel1, i64 0, i64 %zext_ln310

]]></Node>
<StgValue><ssdm name="conv_kernel1_addr"/></StgValue>
</operation>

<operation id="197" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
burstread.region1:6  store float %input_matrix_addr_5_1, float* %conv_kernel1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln310"/></StgValue>
</operation>

<operation id="198" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstread.region1:7  %burstread_rend17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend17"/></StgValue>
</operation>

<operation id="199" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
burstread.region1:8  br label %burst.rd.header7

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="200" st_id="21" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
burst.rd.header20.preheader:0  %input_matrix_addr_4_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_4, i32 9)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_4_s"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="201" st_id="22" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
burst.rd.header20.preheader:0  %input_matrix_addr_4_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_4, i32 9)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_4_s"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="202" st_id="23" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
burst.rd.header20.preheader:0  %input_matrix_addr_4_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_4, i32 9)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_4_s"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="203" st_id="24" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
burst.rd.header20.preheader:0  %input_matrix_addr_4_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_4, i32 9)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_4_s"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="204" st_id="25" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
burst.rd.header20.preheader:0  %input_matrix_addr_4_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_4, i32 9)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_4_s"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="205" st_id="26" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
burst.rd.header20.preheader:0  %input_matrix_addr_4_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_4, i32 9)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_4_s"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="206" st_id="27" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
burst.rd.header20.preheader:0  %input_matrix_addr_4_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_4, i32 9)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_4_s"/></StgValue>
</operation>

<operation id="207" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.header20.preheader:1  br label %burst.rd.header20

]]></Node>
<StgValue><ssdm name="br_ln311"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="208" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
burst.rd.header20:0  %phi_ln311 = phi i4 [ %add_ln311, %burstread.region2 ], [ 0, %burst.rd.header20.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln311"/></StgValue>
</operation>

<operation id="209" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.rd.header20:1  %icmp_ln311 = icmp eq i4 %phi_ln311, -7

]]></Node>
<StgValue><ssdm name="icmp_ln311"/></StgValue>
</operation>

<operation id="210" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header20:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="211" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.rd.header20:3  %add_ln311 = add i4 %phi_ln311, 1

]]></Node>
<StgValue><ssdm name="add_ln311"/></StgValue>
</operation>

<operation id="212" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header20:4  br i1 %icmp_ln311, label %burst.rd.header33.preheader, label %burstread.region2

]]></Node>
<StgValue><ssdm name="br_ln311"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="213" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
burstread.region2:4  %input_matrix_addr_4_1 = call float @_ssdm_op_Read.m_axi.floatP(float* %input_matrix_addr_4)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_4_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="214" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstread.region2:0  %burstread_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin2"/></StgValue>
</operation>

<operation id="215" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstread.region2:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specpipeline_ln311"/></StgValue>
</operation>

<operation id="216" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burstread.region2:2  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @memcpy_OC_conv_kerne_1)

]]></Node>
<StgValue><ssdm name="specloopname_ln311"/></StgValue>
</operation>

<operation id="217" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="4">
<![CDATA[
burstread.region2:3  %zext_ln311 = zext i4 %phi_ln311 to i64

]]></Node>
<StgValue><ssdm name="zext_ln311"/></StgValue>
</operation>

<operation id="218" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region2:5  %conv_kernel2_addr = getelementptr [9 x float]* @conv_kernel2, i64 0, i64 %zext_ln311

]]></Node>
<StgValue><ssdm name="conv_kernel2_addr"/></StgValue>
</operation>

<operation id="219" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
burstread.region2:6  store float %input_matrix_addr_4_1, float* %conv_kernel2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln311"/></StgValue>
</operation>

<operation id="220" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstread.region2:7  %burstread_rend30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin2) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend30"/></StgValue>
</operation>

<operation id="221" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln311" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
burstread.region2:8  br label %burst.rd.header20

]]></Node>
<StgValue><ssdm name="br_ln311"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="222" st_id="31" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.rd.header33.preheader:0  %input_matrix_addr_3_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_3, i32 9)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_3_s"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="223" st_id="32" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.rd.header33.preheader:0  %input_matrix_addr_3_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_3, i32 9)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_3_s"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="224" st_id="33" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.rd.header33.preheader:0  %input_matrix_addr_3_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_3, i32 9)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_3_s"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="225" st_id="34" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.rd.header33.preheader:0  %input_matrix_addr_3_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_3, i32 9)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_3_s"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="226" st_id="35" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.rd.header33.preheader:0  %input_matrix_addr_3_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_3, i32 9)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_3_s"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="227" st_id="36" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.rd.header33.preheader:0  %input_matrix_addr_3_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_3, i32 9)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_3_s"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="228" st_id="37" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burst.rd.header33.preheader:0  %input_matrix_addr_3_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_3, i32 9)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_3_s"/></StgValue>
</operation>

<operation id="229" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.header33.preheader:1  br label %burst.rd.header33

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="230" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
burst.rd.header33:0  %phi_ln312 = phi i4 [ %add_ln312, %burstread.region3 ], [ 0, %burst.rd.header33.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln312"/></StgValue>
</operation>

<operation id="231" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.rd.header33:1  %icmp_ln312 = icmp eq i4 %phi_ln312, -7

]]></Node>
<StgValue><ssdm name="icmp_ln312"/></StgValue>
</operation>

<operation id="232" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header33:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="233" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
burst.rd.header33:3  %add_ln312 = add i4 %phi_ln312, 1

]]></Node>
<StgValue><ssdm name="add_ln312"/></StgValue>
</operation>

<operation id="234" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header33:4  br i1 %icmp_ln312, label %burst.rd.end32, label %burstread.region3

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="235" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
burstread.region3:4  %input_matrix_addr_3_1 = call float @_ssdm_op_Read.m_axi.floatP(float* %input_matrix_addr_3)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_3_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="236" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstread.region3:0  %burstread_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin3"/></StgValue>
</operation>

<operation id="237" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstread.region3:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specpipeline_ln312"/></StgValue>
</operation>

<operation id="238" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burstread.region3:2  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @memcpy_OC_conv_kerne)

]]></Node>
<StgValue><ssdm name="specloopname_ln312"/></StgValue>
</operation>

<operation id="239" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="4">
<![CDATA[
burstread.region3:3  %zext_ln312 = zext i4 %phi_ln312 to i64

]]></Node>
<StgValue><ssdm name="zext_ln312"/></StgValue>
</operation>

<operation id="240" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region3:5  %conv_kernel3_addr = getelementptr [9 x float]* @conv_kernel3, i64 0, i64 %zext_ln312

]]></Node>
<StgValue><ssdm name="conv_kernel3_addr"/></StgValue>
</operation>

<operation id="241" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
burstread.region3:6  store float %input_matrix_addr_3_1, float* %conv_kernel3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="242" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstread.region3:7  %burstread_rend43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin3) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend43"/></StgValue>
</operation>

<operation id="243" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln312" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
burstread.region3:8  br label %burst.rd.header33

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="244" st_id="41" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
burst.rd.end32:3  %input_matrix_addr_2_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_2, i32 103680)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_2_s"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="245" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.end32:0  call fastcc void @Conv2d1([900 x float]* @mnist_data, [9 x float]* @conv_kernel1, [784 x float]* @first_conv1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln314"/></StgValue>
</operation>

<operation id="246" st_id="42" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
burst.rd.end32:3  %input_matrix_addr_2_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_2, i32 103680)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_2_s"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="247" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.end32:0  call fastcc void @Conv2d1([900 x float]* @mnist_data, [9 x float]* @conv_kernel1, [784 x float]* @first_conv1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln314"/></StgValue>
</operation>

<operation id="248" st_id="43" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
burst.rd.end32:3  %input_matrix_addr_2_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_2, i32 103680)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_2_s"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="249" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
burst.rd.end32:1  call fastcc void @Conv2d2([784 x float]* @first_conv1, [9 x float]* @conv_kernel2, [676 x float]* @sencond_conv1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln315"/></StgValue>
</operation>

<operation id="250" st_id="44" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
burst.rd.end32:3  %input_matrix_addr_2_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_2, i32 103680)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_2_s"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="251" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
burst.rd.end32:1  call fastcc void @Conv2d2([784 x float]* @first_conv1, [9 x float]* @conv_kernel2, [676 x float]* @sencond_conv1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln315"/></StgValue>
</operation>

<operation id="252" st_id="45" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
burst.rd.end32:3  %input_matrix_addr_2_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_2, i32 103680)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_2_s"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="253" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
burst.rd.end32:2  call fastcc void @Conv2d3([676 x float]* @sencond_conv1, [9 x float]* @conv_kernel3, [576 x float]* @third_conv1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln316"/></StgValue>
</operation>

<operation id="254" st_id="46" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
burst.rd.end32:3  %input_matrix_addr_2_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_2, i32 103680)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_2_s"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="255" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
burst.rd.end32:2  call fastcc void @Conv2d3([676 x float]* @sencond_conv1, [9 x float]* @conv_kernel3, [576 x float]* @third_conv1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln316"/></StgValue>
</operation>

<operation id="256" st_id="47" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
burst.rd.end32:3  %input_matrix_addr_2_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_2, i32 103680)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_2_s"/></StgValue>
</operation>

<operation id="257" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end32:4  br label %burst.rd.header46

]]></Node>
<StgValue><ssdm name="br_ln319"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="258" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
burst.rd.header46:0  %phi_ln319 = phi i17 [ 0, %burst.rd.end32 ], [ %add_ln319, %burstread.region4 ]

]]></Node>
<StgValue><ssdm name="phi_ln319"/></StgValue>
</operation>

<operation id="259" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
burst.rd.header46:1  %icmp_ln319 = icmp eq i17 %phi_ln319, -27392

]]></Node>
<StgValue><ssdm name="icmp_ln319"/></StgValue>
</operation>

<operation id="260" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header46:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 103680, i64 103680, i64 103680) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="261" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
burst.rd.header46:3  %add_ln319 = add i17 %phi_ln319, 1

]]></Node>
<StgValue><ssdm name="add_ln319"/></StgValue>
</operation>

<operation id="262" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header46:4  br i1 %icmp_ln319, label %burst.rd.header59.preheader, label %burstread.region4

]]></Node>
<StgValue><ssdm name="br_ln319"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="263" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
burstread.region4:4  %input_matrix_addr_2_1 = call float @_ssdm_op_Read.m_axi.floatP(float* %input_matrix_addr_2)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_2_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="264" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstread.region4:0  %burstread_rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin4"/></StgValue>
</operation>

<operation id="265" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstread.region4:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specpipeline_ln319"/></StgValue>
</operation>

<operation id="266" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burstread.region4:2  call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_fc_hidden_2)

]]></Node>
<StgValue><ssdm name="specloopname_ln319"/></StgValue>
</operation>

<operation id="267" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="17">
<![CDATA[
burstread.region4:3  %zext_ln319 = zext i17 %phi_ln319 to i64

]]></Node>
<StgValue><ssdm name="zext_ln319"/></StgValue>
</operation>

<operation id="268" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region4:5  %fc_hidden_layer1_add = getelementptr [103680 x float]* @fc_hidden_layer1, i64 0, i64 %zext_ln319

]]></Node>
<StgValue><ssdm name="fc_hidden_layer1_add"/></StgValue>
</operation>

<operation id="269" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
burstread.region4:6  store float %input_matrix_addr_2_1, float* %fc_hidden_layer1_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln319"/></StgValue>
</operation>

<operation id="270" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstread.region4:7  %burstread_rend56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin4) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend56"/></StgValue>
</operation>

<operation id="271" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
burstread.region4:8  br label %burst.rd.header46

]]></Node>
<StgValue><ssdm name="br_ln319"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="272" st_id="51" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
burst.rd.header59.preheader:0  %input_matrix_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_1, i32 8100)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_1_s"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="273" st_id="52" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
burst.rd.header59.preheader:0  %input_matrix_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_1, i32 8100)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_1_s"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="274" st_id="53" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
burst.rd.header59.preheader:0  %input_matrix_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_1, i32 8100)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_1_s"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="275" st_id="54" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
burst.rd.header59.preheader:0  %input_matrix_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_1, i32 8100)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_1_s"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="276" st_id="55" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
burst.rd.header59.preheader:0  %input_matrix_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_1, i32 8100)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_1_s"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="277" st_id="56" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
burst.rd.header59.preheader:0  %input_matrix_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_1, i32 8100)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_1_s"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="278" st_id="57" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
burst.rd.header59.preheader:0  %input_matrix_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr_1, i32 8100)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_1_s"/></StgValue>
</operation>

<operation id="279" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.header59.preheader:1  br label %burst.rd.header59

]]></Node>
<StgValue><ssdm name="br_ln320"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="280" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
burst.rd.header59:0  %phi_ln320 = phi i13 [ %add_ln320, %burstread.region5 ], [ 0, %burst.rd.header59.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln320"/></StgValue>
</operation>

<operation id="281" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.rd.header59:1  %icmp_ln320 = icmp eq i13 %phi_ln320, -92

]]></Node>
<StgValue><ssdm name="icmp_ln320"/></StgValue>
</operation>

<operation id="282" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header59:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8100, i64 8100, i64 8100) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="283" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.rd.header59:3  %add_ln320 = add i13 %phi_ln320, 1

]]></Node>
<StgValue><ssdm name="add_ln320"/></StgValue>
</operation>

<operation id="284" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header59:4  br i1 %icmp_ln320, label %burst.rd.header72.preheader, label %burstread.region5

]]></Node>
<StgValue><ssdm name="br_ln320"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="285" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
burstread.region5:4  %input_matrix_addr_1_1 = call float @_ssdm_op_Read.m_axi.floatP(float* %input_matrix_addr_1)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_1_1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="286" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstread.region5:0  %burstread_rbegin5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin5"/></StgValue>
</operation>

<operation id="287" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstread.region5:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specpipeline_ln320"/></StgValue>
</operation>

<operation id="288" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burstread.region5:2  call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_fc_hidden_1)

]]></Node>
<StgValue><ssdm name="specloopname_ln320"/></StgValue>
</operation>

<operation id="289" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="13">
<![CDATA[
burstread.region5:3  %zext_ln320 = zext i13 %phi_ln320 to i64

]]></Node>
<StgValue><ssdm name="zext_ln320"/></StgValue>
</operation>

<operation id="290" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region5:5  %fc_hidden_layer2_add = getelementptr [8100 x float]* @fc_hidden_layer2, i64 0, i64 %zext_ln320

]]></Node>
<StgValue><ssdm name="fc_hidden_layer2_add"/></StgValue>
</operation>

<operation id="291" st_id="60" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
burstread.region5:6  store float %input_matrix_addr_1_1, float* %fc_hidden_layer2_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="292" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstread.region5:7  %burstread_rend69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin5) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend69"/></StgValue>
</operation>

<operation id="293" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln320" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
burstread.region5:8  br label %burst.rd.header59

]]></Node>
<StgValue><ssdm name="br_ln320"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="294" st_id="61" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
burst.rd.header72.preheader:0  %input_matrix_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr, i32 450)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_rd"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="295" st_id="62" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
burst.rd.header72.preheader:0  %input_matrix_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr, i32 450)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_rd"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="296" st_id="63" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
burst.rd.header72.preheader:0  %input_matrix_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr, i32 450)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_rd"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="297" st_id="64" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
burst.rd.header72.preheader:0  %input_matrix_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr, i32 450)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_rd"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="298" st_id="65" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
burst.rd.header72.preheader:0  %input_matrix_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr, i32 450)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_rd"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="299" st_id="66" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
burst.rd.header72.preheader:0  %input_matrix_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr, i32 450)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_rd"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="300" st_id="67" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
burst.rd.header72.preheader:0  %input_matrix_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %input_matrix_addr, i32 450)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_rd"/></StgValue>
</operation>

<operation id="301" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.header72.preheader:1  br label %burst.rd.header72

]]></Node>
<StgValue><ssdm name="br_ln321"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="302" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
burst.rd.header72:0  %phi_ln321 = phi i9 [ %add_ln321, %burstread.region6 ], [ 0, %burst.rd.header72.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln321"/></StgValue>
</operation>

<operation id="303" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.header72:1  %icmp_ln321 = icmp eq i9 %phi_ln321, -62

]]></Node>
<StgValue><ssdm name="icmp_ln321"/></StgValue>
</operation>

<operation id="304" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header72:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 450, i64 450, i64 450) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="305" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
burst.rd.header72:3  %add_ln321 = add i9 %phi_ln321, 1

]]></Node>
<StgValue><ssdm name="add_ln321"/></StgValue>
</operation>

<operation id="306" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header72:4  br i1 %icmp_ln321, label %burst.rd.end71, label %burstread.region6

]]></Node>
<StgValue><ssdm name="br_ln321"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="307" st_id="69" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
burstread.region6:4  %input_matrix_addr_re = call float @_ssdm_op_Read.m_axi.floatP(float* %input_matrix_addr)

]]></Node>
<StgValue><ssdm name="input_matrix_addr_re"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="308" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burstread.region6:0  %burstread_rbegin6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin6"/></StgValue>
</operation>

<operation id="309" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burstread.region6:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specpipeline_ln321"/></StgValue>
</operation>

<operation id="310" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burstread.region6:2  call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_fc_hidden_s)

]]></Node>
<StgValue><ssdm name="specloopname_ln321"/></StgValue>
</operation>

<operation id="311" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="9">
<![CDATA[
burstread.region6:3  %zext_ln321 = zext i9 %phi_ln321 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321"/></StgValue>
</operation>

<operation id="312" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burstread.region6:5  %fc_hidden_layer3_add = getelementptr [450 x float]* @fc_hidden_layer3, i64 0, i64 %zext_ln321

]]></Node>
<StgValue><ssdm name="fc_hidden_layer3_add"/></StgValue>
</operation>

<operation id="313" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
burstread.region6:6  store float %input_matrix_addr_re, float* %fc_hidden_layer3_add, align 4

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="314" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burstread.region6:7  %burstread_rend82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin6) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend82"/></StgValue>
</operation>

<operation id="315" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
burstread.region6:8  br label %burst.rd.header72

]]></Node>
<StgValue><ssdm name="br_ln321"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="316" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
burst.rd.end71:0  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln72"/></StgValue>
</operation>

<operation id="317" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end71:1  br label %.loopexit10

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="318" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.loopexit10:0  %i_0_i = phi i5 [ 0, %burst.rd.end71 ], [ %i, %.loopexit10.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="319" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit10:1  %icmp_ln72 = icmp eq i5 %i_0_i, -8

]]></Node>
<StgValue><ssdm name="icmp_ln72"/></StgValue>
</operation>

<operation id="320" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit10:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="321" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit10:3  %i = add i5 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="322" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit10:4  br i1 %icmp_ln72, label %MatrixExtensionImproved.exit, label %.preheader.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="323" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader.i:0  %shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0_i, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="324" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader.i:1  %zext_ln74_1 = zext i10 %shl_ln to i11

]]></Node>
<StgValue><ssdm name="zext_ln74_1"/></StgValue>
</operation>

<operation id="325" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader.preheader.i:2  %shl_ln74_1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_0_i, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln74_1"/></StgValue>
</operation>

<operation id="326" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="11" op_0_bw="8">
<![CDATA[
.preheader.preheader.i:3  %zext_ln74_2 = zext i8 %shl_ln74_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln74_2"/></StgValue>
</operation>

<operation id="327" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader.i:4  %sub_ln74 = sub i11 %zext_ln74_1, %zext_ln74_2

]]></Node>
<StgValue><ssdm name="sub_ln74"/></StgValue>
</operation>

<operation id="328" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i:5  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="329" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
MatrixExtensionImproved.exit:0  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln79"/></StgValue>
</operation>

<operation id="330" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
MatrixExtensionImproved.exit:1  br label %.loopexit9

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="331" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.i:0  %j_0_i = phi i5 [ %j, %1 ], [ 0, %.preheader.preheader.i ]

]]></Node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="332" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="11" op_0_bw="5">
<![CDATA[
.preheader.i:1  %zext_ln73 = zext i5 %j_0_i to i11

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="333" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i:2  %icmp_ln73 = icmp eq i5 %j_0_i, -8

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="334" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:3  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="335" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i:4  %j = add i5 %j_0_i, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="336" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %icmp_ln73, label %.loopexit10.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="337" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln74 = add i11 %sub_ln74, %zext_ln73

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="338" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="11">
<![CDATA[
:1  %sext_ln74 = sext i11 %add_ln74 to i32

]]></Node>
<StgValue><ssdm name="sext_ln74"/></StgValue>
</operation>

<operation id="339" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln74 = zext i32 %sext_ln74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="340" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %third_conv1_addr = getelementptr [576 x float]* @third_conv1, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="third_conv1_addr"/></StgValue>
</operation>

<operation id="341" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="10">
<![CDATA[
:4  %third_conv1_load = load float* %third_conv1_addr, align 4

]]></Node>
<StgValue><ssdm name="third_conv1_load"/></StgValue>
</operation>

<operation id="342" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
.loopexit10.loopexit:0  br label %.loopexit10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="343" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="10">
<![CDATA[
:4  %third_conv1_load = load float* %third_conv1_addr, align 4

]]></Node>
<StgValue><ssdm name="third_conv1_load"/></StgValue>
</operation>

<operation id="344" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %flatten_conv_0_addr = getelementptr [576 x float]* @flatten_conv_0, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="flatten_conv_0_addr"/></StgValue>
</operation>

<operation id="345" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:6  store float %third_conv1_load, float* %flatten_conv_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="346" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="347" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.loopexit9:0  %j_0_i89 = phi i8 [ 0, %MatrixExtensionImproved.exit ], [ %j_2, %.loopexit9.loopexit ]

]]></Node>
<StgValue><ssdm name="j_0_i89"/></StgValue>
</operation>

<operation id="348" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="17" op_0_bw="8">
<![CDATA[
.loopexit9:1  %zext_ln79 = zext i8 %j_0_i89 to i17

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="349" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit9:2  %icmp_ln79 = icmp eq i8 %j_0_i89, -76

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="350" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit9:3  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="351" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit9:4  %j_2 = add i8 %j_0_i89, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="352" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit9:5  br i1 %icmp_ln79, label %MatrixMultiply1.exit, label %2

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="353" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="8">
<![CDATA[
:0  %zext_ln80 = zext i8 %j_0_i89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="354" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %first_fc_0_addr = getelementptr [180 x float]* @first_fc_0, i64 0, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="first_fc_0_addr"/></StgValue>
</operation>

<operation id="355" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="356" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
MatrixMultiply1.exit:0  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln62"/></StgValue>
</operation>

<operation id="357" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
MatrixMultiply1.exit:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="358" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge = phi float [ 0.000000e+00, %2 ], [ %tmp_i_17, %4 ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="359" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:1  %k_0_i = phi i10 [ 0, %2 ], [ %k, %4 ]

]]></Node>
<StgValue><ssdm name="k_0_i"/></StgValue>
</operation>

<operation id="360" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:2  %phi_mul = phi i17 [ 0, %2 ], [ %add_ln82_1, %4 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="361" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:3  store float %storemerge, float* %first_fc_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="362" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %icmp_ln81 = icmp eq i10 %k_0_i, -448

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="363" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="364" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %k = add i10 %k_0_i, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="365" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln81, label %.loopexit9.loopexit, label %4

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="366" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="10">
<![CDATA[
:0  %zext_ln82 = zext i10 %k_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="367" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %flatten_conv_0_addr_1 = getelementptr [576 x float]* @flatten_conv_0, i64 0, i64 %zext_ln82

]]></Node>
<StgValue><ssdm name="flatten_conv_0_addr_1"/></StgValue>
</operation>

<operation id="368" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="10">
<![CDATA[
:2  %flatten_conv_0_load = load float* %flatten_conv_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="flatten_conv_0_load"/></StgValue>
</operation>

<operation id="369" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3  %add_ln82_1 = add i17 %phi_mul, 180

]]></Node>
<StgValue><ssdm name="add_ln82_1"/></StgValue>
</operation>

<operation id="370" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:4  %add_ln82 = add i17 %zext_ln79, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="371" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="17">
<![CDATA[
:5  %zext_ln82_1 = zext i17 %add_ln82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln82_1"/></StgValue>
</operation>

<operation id="372" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %fc_hidden_layer1_add_1 = getelementptr [103680 x float]* @fc_hidden_layer1, i64 0, i64 %zext_ln82_1

]]></Node>
<StgValue><ssdm name="fc_hidden_layer1_add_1"/></StgValue>
</operation>

<operation id="373" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="17">
<![CDATA[
:7  %fc_hidden_layer1_loa = load float* %fc_hidden_layer1_add_1, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer1_loa"/></StgValue>
</operation>

<operation id="374" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
.loopexit9.loopexit:0  br label %.loopexit9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="375" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="10">
<![CDATA[
:2  %flatten_conv_0_load = load float* %flatten_conv_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="flatten_conv_0_load"/></StgValue>
</operation>

<operation id="376" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="17">
<![CDATA[
:7  %fc_hidden_layer1_loa = load float* %fc_hidden_layer1_add_1, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer1_loa"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="377" st_id="78" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i = fmul float %flatten_conv_0_load, %fc_hidden_layer1_loa

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="378" st_id="79" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i = fmul float %flatten_conv_0_load, %fc_hidden_layer1_loa

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="379" st_id="80" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i = fmul float %flatten_conv_0_load, %fc_hidden_layer1_loa

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="380" st_id="81" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_17 = fadd float %storemerge, %tmp_i

]]></Node>
<StgValue><ssdm name="tmp_i_17"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="381" st_id="82" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_17 = fadd float %storemerge, %tmp_i

]]></Node>
<StgValue><ssdm name="tmp_i_17"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="382" st_id="83" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_17 = fadd float %storemerge, %tmp_i

]]></Node>
<StgValue><ssdm name="tmp_i_17"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="383" st_id="84" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i_17 = fadd float %storemerge, %tmp_i

]]></Node>
<StgValue><ssdm name="tmp_i_17"/></StgValue>
</operation>

<operation id="384" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %3

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="385" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %j_0_i92 = phi i8 [ 0, %MatrixMultiply1.exit ], [ %j_6, %6 ]

]]></Node>
<StgValue><ssdm name="j_0_i92"/></StgValue>
</operation>

<operation id="386" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln62 = icmp eq i8 %j_0_i92, -76

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="387" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="388" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %j_6 = add i8 %j_0_i92, 1

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="389" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln62, label %Relu1.exit, label %6

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="390" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln63 = zext i8 %j_0_i92 to i64

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="391" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %first_fc_0_addr_1 = getelementptr [180 x float]* @first_fc_0, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="first_fc_0_addr_1"/></StgValue>
</operation>

<operation id="392" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="8">
<![CDATA[
:3  %first_fc_0_load = load float* %first_fc_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="first_fc_0_load"/></StgValue>
</operation>

<operation id="393" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
Relu1.exit:0  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln87"/></StgValue>
</operation>

<operation id="394" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
Relu1.exit:1  br label %.loopexit8

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="395" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="8">
<![CDATA[
:3  %first_fc_0_load = load float* %first_fc_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="first_fc_0_load"/></StgValue>
</operation>

<operation id="396" st_id="86" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_i1 = fpext float %first_fc_0_load to double

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="397" st_id="87" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_i1 = fpext float %first_fc_0_load to double

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="398" st_id="88" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_i1_19 = fmul double %tmp_i1, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_i1_19"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="399" st_id="89" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_i1_19 = fmul double %tmp_i1, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_i1_19"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="400" st_id="90" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_i1_19 = fmul double %tmp_i1, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_i1_19"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="401" st_id="91" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_i1_19 = fmul double %tmp_i1, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_i1_19"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="402" st_id="92" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_i1_19 = fmul double %tmp_i1, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_i1_19"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="403" st_id="93" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="64">
<![CDATA[
:6  %b_assign = fptrunc double %tmp_i1_19 to float

]]></Node>
<StgValue><ssdm name="b_assign"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="404" st_id="94" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="64">
<![CDATA[
:6  %b_assign = fptrunc double %tmp_i1_19 to float

]]></Node>
<StgValue><ssdm name="b_assign"/></StgValue>
</operation>

<operation id="405" st_id="94" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_3 = fcmp ogt float %first_fc_0_load, %b_assign

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="406" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln63"/></StgValue>
</operation>

<operation id="407" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="408" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32">
<![CDATA[
:8  %bitcast_ln28 = bitcast float %first_fc_0_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28"/></StgValue>
</operation>

<operation id="409" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="410" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="23" op_0_bw="32">
<![CDATA[
:10  %trunc_ln28 = trunc i32 %bitcast_ln28 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="411" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32">
<![CDATA[
:11  %bitcast_ln28_1 = bitcast float %b_assign to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_1"/></StgValue>
</operation>

<operation id="412" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="413" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="23" op_0_bw="32">
<![CDATA[
:13  %trunc_ln28_1 = trunc i32 %bitcast_ln28_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_1"/></StgValue>
</operation>

<operation id="414" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %icmp_ln28 = icmp ne i8 %tmp_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="415" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:15  %icmp_ln28_1 = icmp eq i23 %trunc_ln28, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_1"/></StgValue>
</operation>

<operation id="416" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  %or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28

]]></Node>
<StgValue><ssdm name="or_ln28"/></StgValue>
</operation>

<operation id="417" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:17  %icmp_ln28_2 = icmp ne i8 %tmp_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_2"/></StgValue>
</operation>

<operation id="418" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:18  %icmp_ln28_3 = icmp eq i23 %trunc_ln28_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_3"/></StgValue>
</operation>

<operation id="419" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  %or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2

]]></Node>
<StgValue><ssdm name="or_ln28_1"/></StgValue>
</operation>

<operation id="420" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:20  %and_ln28 = and i1 %or_ln28, %or_ln28_1

]]></Node>
<StgValue><ssdm name="and_ln28"/></StgValue>
</operation>

<operation id="421" st_id="95" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_3 = fcmp ogt float %first_fc_0_load, %b_assign

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="422" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:22  %and_ln28_1 = and i1 %and_ln28, %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln28_1"/></StgValue>
</operation>

<operation id="423" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %select_ln28 = select i1 %and_ln28_1, float %first_fc_0_load, float %b_assign

]]></Node>
<StgValue><ssdm name="select_ln28"/></StgValue>
</operation>

<operation id="424" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %first_relu_0_addr = getelementptr [180 x float]* @first_relu_0, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="first_relu_0_addr"/></StgValue>
</operation>

<operation id="425" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:25  store float %select_ln28, float* %first_relu_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="426" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %5

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="427" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.loopexit8:0  %j_0_i99 = phi i6 [ 0, %Relu1.exit ], [ %j_7, %.loopexit8.loopexit ]

]]></Node>
<StgValue><ssdm name="j_0_i99"/></StgValue>
</operation>

<operation id="428" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="13" op_0_bw="6">
<![CDATA[
.loopexit8:1  %zext_ln87 = zext i6 %j_0_i99 to i13

]]></Node>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</operation>

<operation id="429" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit8:2  %icmp_ln87 = icmp eq i6 %j_0_i99, -19

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="430" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit8:3  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="431" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit8:4  %j_7 = add i6 %j_0_i99, 1

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="432" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit8:5  br i1 %icmp_ln87, label %MatrixMultiply2.exit, label %7

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="433" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln88 = zext i6 %j_0_i99 to i64

]]></Node>
<StgValue><ssdm name="zext_ln88"/></StgValue>
</operation>

<operation id="434" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %second_fc_0_addr = getelementptr [45 x float]* @second_fc_0, i64 0, i64 %zext_ln88

]]></Node>
<StgValue><ssdm name="second_fc_0_addr"/></StgValue>
</operation>

<operation id="435" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="436" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
MatrixMultiply2.exit:0  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln67"/></StgValue>
</operation>

<operation id="437" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
MatrixMultiply2.exit:1  br label %10

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="438" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge198 = phi float [ 0.000000e+00, %7 ], [ %tmp_i3_22, %9 ]

]]></Node>
<StgValue><ssdm name="storemerge198"/></StgValue>
</operation>

<operation id="439" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1  %k_0_i101 = phi i8 [ 0, %7 ], [ %k_1, %9 ]

]]></Node>
<StgValue><ssdm name="k_0_i101"/></StgValue>
</operation>

<operation id="440" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:2  %phi_mul196 = phi i13 [ 0, %7 ], [ %add_ln90_1, %9 ]

]]></Node>
<StgValue><ssdm name="phi_mul196"/></StgValue>
</operation>

<operation id="441" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store float %storemerge198, float* %second_fc_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="442" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln89 = icmp eq i8 %k_0_i101, -76

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="443" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180) nounwind

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="444" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %k_1 = add i8 %k_0_i101, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="445" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln89, label %.loopexit8.loopexit, label %9

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="446" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="8">
<![CDATA[
:0  %zext_ln90 = zext i8 %k_0_i101 to i64

]]></Node>
<StgValue><ssdm name="zext_ln90"/></StgValue>
</operation>

<operation id="447" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %first_relu_0_addr_1 = getelementptr [180 x float]* @first_relu_0, i64 0, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="first_relu_0_addr_1"/></StgValue>
</operation>

<operation id="448" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="8">
<![CDATA[
:2  %first_relu_0_load = load float* %first_relu_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="first_relu_0_load"/></StgValue>
</operation>

<operation id="449" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %add_ln90_1 = add i13 %phi_mul196, 45

]]></Node>
<StgValue><ssdm name="add_ln90_1"/></StgValue>
</operation>

<operation id="450" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %add_ln90 = add i13 %zext_ln87, %phi_mul196

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="451" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="13">
<![CDATA[
:5  %zext_ln90_1 = zext i13 %add_ln90 to i64

]]></Node>
<StgValue><ssdm name="zext_ln90_1"/></StgValue>
</operation>

<operation id="452" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %fc_hidden_layer2_add_1 = getelementptr [8100 x float]* @fc_hidden_layer2, i64 0, i64 %zext_ln90_1

]]></Node>
<StgValue><ssdm name="fc_hidden_layer2_add_1"/></StgValue>
</operation>

<operation id="453" st_id="97" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="13">
<![CDATA[
:7  %fc_hidden_layer2_loa = load float* %fc_hidden_layer2_add_1, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer2_loa"/></StgValue>
</operation>

<operation id="454" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
.loopexit8.loopexit:0  br label %.loopexit8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="455" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="8">
<![CDATA[
:2  %first_relu_0_load = load float* %first_relu_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="first_relu_0_load"/></StgValue>
</operation>

<operation id="456" st_id="98" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="13">
<![CDATA[
:7  %fc_hidden_layer2_loa = load float* %fc_hidden_layer2_add_1, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer2_loa"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="457" st_id="99" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i3 = fmul float %first_relu_0_load, %fc_hidden_layer2_loa

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="458" st_id="100" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i3 = fmul float %first_relu_0_load, %fc_hidden_layer2_loa

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="459" st_id="101" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i3 = fmul float %first_relu_0_load, %fc_hidden_layer2_loa

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="460" st_id="102" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i3_22 = fadd float %storemerge198, %tmp_i3

]]></Node>
<StgValue><ssdm name="tmp_i3_22"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="461" st_id="103" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i3_22 = fadd float %storemerge198, %tmp_i3

]]></Node>
<StgValue><ssdm name="tmp_i3_22"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="462" st_id="104" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i3_22 = fadd float %storemerge198, %tmp_i3

]]></Node>
<StgValue><ssdm name="tmp_i3_22"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="463" st_id="105" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i3_22 = fadd float %storemerge198, %tmp_i3

]]></Node>
<StgValue><ssdm name="tmp_i3_22"/></StgValue>
</operation>

<operation id="464" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %8

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="465" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %j_0_i110 = phi i6 [ 0, %MatrixMultiply2.exit ], [ %j_8, %11 ]

]]></Node>
<StgValue><ssdm name="j_0_i110"/></StgValue>
</operation>

<operation id="466" st_id="106" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp_ln67 = icmp eq i6 %j_0_i110, -19

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="467" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="468" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %j_8 = add i6 %j_0_i110, 1

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="469" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln67, label %Relu2.exit, label %11

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="470" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="6">
<![CDATA[
:1  %zext_ln68 = zext i6 %j_0_i110 to i64

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="471" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %second_fc_0_addr_1 = getelementptr [45 x float]* @second_fc_0, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="second_fc_0_addr_1"/></StgValue>
</operation>

<operation id="472" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="6">
<![CDATA[
:3  %second_fc_0_load = load float* %second_fc_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="second_fc_0_load"/></StgValue>
</operation>

<operation id="473" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
Relu2.exit:0  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln95"/></StgValue>
</operation>

<operation id="474" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
Relu2.exit:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="475" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="6">
<![CDATA[
:3  %second_fc_0_load = load float* %second_fc_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="second_fc_0_load"/></StgValue>
</operation>

<operation id="476" st_id="107" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_i2 = fpext float %second_fc_0_load to double

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="477" st_id="108" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_i2 = fpext float %second_fc_0_load to double

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="478" st_id="109" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_i2_24 = fmul double %tmp_i2, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_i2_24"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="479" st_id="110" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_i2_24 = fmul double %tmp_i2, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_i2_24"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="480" st_id="111" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_i2_24 = fmul double %tmp_i2, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_i2_24"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="481" st_id="112" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_i2_24 = fmul double %tmp_i2, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_i2_24"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="482" st_id="113" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %tmp_i2_24 = fmul double %tmp_i2, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_i2_24"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="483" st_id="114" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="64">
<![CDATA[
:6  %b_assign_1 = fptrunc double %tmp_i2_24 to float

]]></Node>
<StgValue><ssdm name="b_assign_1"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="484" st_id="115" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="64">
<![CDATA[
:6  %b_assign_1 = fptrunc double %tmp_i2_24 to float

]]></Node>
<StgValue><ssdm name="b_assign_1"/></StgValue>
</operation>

<operation id="485" st_id="115" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_6 = fcmp ogt float %second_fc_0_load, %b_assign_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="486" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln68"/></StgValue>
</operation>

<operation id="487" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="488" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32">
<![CDATA[
:8  %bitcast_ln28_2 = bitcast float %second_fc_0_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_2"/></StgValue>
</operation>

<operation id="489" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="490" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="23" op_0_bw="32">
<![CDATA[
:10  %trunc_ln28_2 = trunc i32 %bitcast_ln28_2 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_2"/></StgValue>
</operation>

<operation id="491" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32">
<![CDATA[
:11  %bitcast_ln28_3 = bitcast float %b_assign_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln28_3"/></StgValue>
</operation>

<operation id="492" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="493" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="23" op_0_bw="32">
<![CDATA[
:13  %trunc_ln28_3 = trunc i32 %bitcast_ln28_3 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln28_3"/></StgValue>
</operation>

<operation id="494" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %icmp_ln28_4 = icmp ne i8 %tmp_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_4"/></StgValue>
</operation>

<operation id="495" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:15  %icmp_ln28_5 = icmp eq i23 %trunc_ln28_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_5"/></StgValue>
</operation>

<operation id="496" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  %or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4

]]></Node>
<StgValue><ssdm name="or_ln28_2"/></StgValue>
</operation>

<operation id="497" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:17  %icmp_ln28_6 = icmp ne i8 %tmp_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln28_6"/></StgValue>
</operation>

<operation id="498" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:18  %icmp_ln28_7 = icmp eq i23 %trunc_ln28_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28_7"/></StgValue>
</operation>

<operation id="499" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  %or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6

]]></Node>
<StgValue><ssdm name="or_ln28_3"/></StgValue>
</operation>

<operation id="500" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:20  %and_ln28_2 = and i1 %or_ln28_2, %or_ln28_3

]]></Node>
<StgValue><ssdm name="and_ln28_2"/></StgValue>
</operation>

<operation id="501" st_id="116" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_6 = fcmp ogt float %second_fc_0_load, %b_assign_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="502" st_id="116" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:22  %and_ln28_3 = and i1 %and_ln28_2, %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln28_3"/></StgValue>
</operation>

<operation id="503" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %select_ln28_1 = select i1 %and_ln28_3, float %second_fc_0_load, float %b_assign_1

]]></Node>
<StgValue><ssdm name="select_ln28_1"/></StgValue>
</operation>

<operation id="504" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %second_relu_0_addr = getelementptr [45 x float]* @second_relu_0, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="second_relu_0_addr"/></StgValue>
</operation>

<operation id="505" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:25  store float %select_ln28_1, float* %second_relu_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="506" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %10

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="507" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.loopexit:0  %j_0_i119 = phi i4 [ 0, %Relu2.exit ], [ %j_9, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="j_0_i119"/></StgValue>
</operation>

<operation id="508" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="7" op_0_bw="4">
<![CDATA[
.loopexit:1  %zext_ln95 = zext i4 %j_0_i119 to i7

]]></Node>
<StgValue><ssdm name="zext_ln95"/></StgValue>
</operation>

<operation id="509" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:2  %icmp_ln95 = icmp eq i4 %j_0_i119, -6

]]></Node>
<StgValue><ssdm name="icmp_ln95"/></StgValue>
</operation>

<operation id="510" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="511" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:4  %j_9 = add i4 %j_0_i119, 1

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="512" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %icmp_ln95, label %MatrixMultiply3.exit, label %12

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="513" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln96 = zext i4 %j_0_i119 to i64

]]></Node>
<StgValue><ssdm name="zext_ln96"/></StgValue>
</operation>

<operation id="514" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %outmlp_0_addr = getelementptr [10 x float]* @outmlp_0, i64 0, i64 %zext_ln96

]]></Node>
<StgValue><ssdm name="outmlp_0_addr"/></StgValue>
</operation>

<operation id="515" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %13

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="516" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0">
<![CDATA[
MatrixMultiply3.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln330"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="517" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge199 = phi float [ 0.000000e+00, %12 ], [ %tmp_i4_27, %14 ]

]]></Node>
<StgValue><ssdm name="storemerge199"/></StgValue>
</operation>

<operation id="518" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:1  %k_0_i121 = phi i6 [ 0, %12 ], [ %k_2, %14 ]

]]></Node>
<StgValue><ssdm name="k_0_i121"/></StgValue>
</operation>

<operation id="519" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:2  store float %storemerge199, float* %outmlp_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="520" st_id="118" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %icmp_ln97 = icmp eq i6 %k_0_i121, -19

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="521" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 45, i64 45, i64 45) nounwind

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="522" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %k_2 = add i6 %k_0_i121, 1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="523" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln97, label %.loopexit.loopexit, label %14

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="524" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln98 = zext i6 %k_0_i121 to i64

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="525" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %second_relu_0_addr_1 = getelementptr [45 x float]* @second_relu_0, i64 0, i64 %zext_ln98

]]></Node>
<StgValue><ssdm name="second_relu_0_addr_1"/></StgValue>
</operation>

<operation id="526" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="6">
<![CDATA[
:2  %second_relu_0_load = load float* %second_relu_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="second_relu_0_load"/></StgValue>
</operation>

<operation id="527" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
:3  %shl_ln1 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %k_0_i121, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="528" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:4  %shl_ln98_1 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %k_0_i121, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln98_1"/></StgValue>
</operation>

<operation id="529" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %add_ln98 = add i7 %zext_ln95, %shl_ln98_1

]]></Node>
<StgValue><ssdm name="add_ln98"/></StgValue>
</operation>

<operation id="530" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="9" op_0_bw="7">
<![CDATA[
:6  %zext_ln98_2 = zext i7 %add_ln98 to i9

]]></Node>
<StgValue><ssdm name="zext_ln98_2"/></StgValue>
</operation>

<operation id="531" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %add_ln98_1 = add i9 %shl_ln1, %zext_ln98_2

]]></Node>
<StgValue><ssdm name="add_ln98_1"/></StgValue>
</operation>

<operation id="532" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="9">
<![CDATA[
:8  %zext_ln98_1 = zext i9 %add_ln98_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln98_1"/></StgValue>
</operation>

<operation id="533" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %fc_hidden_layer3_add_1 = getelementptr [450 x float]* @fc_hidden_layer3, i64 0, i64 %zext_ln98_1

]]></Node>
<StgValue><ssdm name="fc_hidden_layer3_add_1"/></StgValue>
</operation>

<operation id="534" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="9">
<![CDATA[
:10  %fc_hidden_layer3_loa = load float* %fc_hidden_layer3_add_1, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer3_loa"/></StgValue>
</operation>

<operation id="535" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="536" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="6">
<![CDATA[
:2  %second_relu_0_load = load float* %second_relu_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="second_relu_0_load"/></StgValue>
</operation>

<operation id="537" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="9">
<![CDATA[
:10  %fc_hidden_layer3_loa = load float* %fc_hidden_layer3_add_1, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer3_loa"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="538" st_id="120" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i4 = fmul float %second_relu_0_load, %fc_hidden_layer3_loa

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="539" st_id="121" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i4 = fmul float %second_relu_0_load, %fc_hidden_layer3_loa

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="540" st_id="122" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i4 = fmul float %second_relu_0_load, %fc_hidden_layer3_loa

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="541" st_id="123" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i4_27 = fadd float %storemerge199, %tmp_i4

]]></Node>
<StgValue><ssdm name="tmp_i4_27"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="542" st_id="124" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i4_27 = fadd float %storemerge199, %tmp_i4

]]></Node>
<StgValue><ssdm name="tmp_i4_27"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="543" st_id="125" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i4_27 = fadd float %storemerge199, %tmp_i4

]]></Node>
<StgValue><ssdm name="tmp_i4_27"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="544" st_id="126" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_i4_27 = fadd float %storemerge199, %tmp_i4

]]></Node>
<StgValue><ssdm name="tmp_i4_27"/></StgValue>
</operation>

<operation id="545" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %13

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
