{"vcs1":{"timestamp_begin":1680153496.851964122, "rt":0.49, "ut":0.17, "st":0.11}}
{"vcselab":{"timestamp_begin":1680153497.402630185, "rt":0.45, "ut":0.22, "st":0.11}}
{"link":{"timestamp_begin":1680153497.900583134, "rt":0.22, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680153496.474111321}
{"VCS_COMP_START_TIME": 1680153496.474111321}
{"VCS_COMP_END_TIME": 1680153498.183006063}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug datapath.sv FSM.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 339068}}
{"stitch_vcselab": {"peak_mem": 230992}}
