-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ISPPipeline_accel_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (11 downto 0);
    lsc_out_4200_dout : IN STD_LOGIC_VECTOR (95 downto 0);
    lsc_out_4200_empty_n : IN STD_LOGIC;
    lsc_out_4200_read : OUT STD_LOGIC;
    aecin_4202_din : OUT STD_LOGIC_VECTOR (47 downto 0);
    aecin_4202_full_n : IN STD_LOGIC;
    aecin_4202_write : OUT STD_LOGIC );
end;


architecture behav of ISPPipeline_accel_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal trunc_ln_fu_116_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln_reg_148 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln165_fu_127_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln165_reg_154 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_141_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln165_reg_169 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal offset_buffer_V_0_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal offset_buffer_V_0_0_ce0 : STD_LOGIC;
    signal offset_buffer_V_0_0_we0 : STD_LOGIC;
    signal offset_buffer_V_0_0_d0 : STD_LOGIC_VECTOR (14 downto 0);
    signal offset_buffer_V_0_0_ce1 : STD_LOGIC;
    signal offset_buffer_V_0_0_q1 : STD_LOGIC_VECTOR (14 downto 0);
    signal offset_buffer_V_0_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal offset_buffer_V_0_1_ce0 : STD_LOGIC;
    signal offset_buffer_V_0_1_we0 : STD_LOGIC;
    signal offset_buffer_V_0_1_d0 : STD_LOGIC_VECTOR (12 downto 0);
    signal offset_buffer_V_0_1_ce1 : STD_LOGIC;
    signal offset_buffer_V_0_1_q1 : STD_LOGIC_VECTOR (12 downto 0);
    signal offset_buffer_V_1_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal offset_buffer_V_1_0_ce0 : STD_LOGIC;
    signal offset_buffer_V_1_0_we0 : STD_LOGIC;
    signal offset_buffer_V_1_0_d0 : STD_LOGIC_VECTOR (14 downto 0);
    signal offset_buffer_V_1_0_ce1 : STD_LOGIC;
    signal offset_buffer_V_1_0_q1 : STD_LOGIC_VECTOR (14 downto 0);
    signal offset_buffer_V_1_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal offset_buffer_V_1_1_ce0 : STD_LOGIC;
    signal offset_buffer_V_1_1_we0 : STD_LOGIC;
    signal offset_buffer_V_1_1_d0 : STD_LOGIC_VECTOR (12 downto 0);
    signal offset_buffer_V_1_1_ce1 : STD_LOGIC;
    signal offset_buffer_V_1_1_q1 : STD_LOGIC_VECTOR (12 downto 0);
    signal offset_buffer_V_2_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal offset_buffer_V_2_0_ce0 : STD_LOGIC;
    signal offset_buffer_V_2_0_we0 : STD_LOGIC;
    signal offset_buffer_V_2_0_d0 : STD_LOGIC_VECTOR (14 downto 0);
    signal offset_buffer_V_2_0_ce1 : STD_LOGIC;
    signal offset_buffer_V_2_0_q1 : STD_LOGIC_VECTOR (14 downto 0);
    signal offset_buffer_V_2_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal offset_buffer_V_2_1_ce0 : STD_LOGIC;
    signal offset_buffer_V_2_1_we0 : STD_LOGIC;
    signal offset_buffer_V_2_1_d0 : STD_LOGIC_VECTOR (12 downto 0);
    signal offset_buffer_V_2_1_ce1 : STD_LOGIC;
    signal offset_buffer_V_2_1_q1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_start : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_done : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_idle : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_ready : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_0_ce0 : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_0_we0 : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_0_d0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_0_ce0 : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_0_we0 : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_0_d0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_0_ce0 : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_0_we0 : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_0_d0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_1_ce0 : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_1_we0 : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_1_d0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_1_ce0 : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_1_we0 : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_1_d0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_1_ce0 : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_1_we0 : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_1_d0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_start : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_done : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_idle : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_ready : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_lsc_out_4200_read : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_aecin_4202_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_aecin_4202_write : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_ce0 : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_we0 : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_d0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_ce1 : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_ce0 : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_we0 : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_d0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_ce1 : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_ce0 : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_we0 : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_d0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_ce1 : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_ce0 : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_we0 : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_d0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_ce1 : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_ce0 : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_we0 : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_d0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_ce1 : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_ce0 : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_we0 : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_d0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_ce1 : STD_LOGIC;
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call13 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_block_state1 : BOOLEAN;
    signal zext_ln99_fu_106_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln99_fu_110_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_141_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_141_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_141_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal grp_fu_141_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_141_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component ISPPipeline_accel_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        trunc_ln : IN STD_LOGIC_VECTOR (11 downto 0);
        offset_buffer_V_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        offset_buffer_V_0_0_ce0 : OUT STD_LOGIC;
        offset_buffer_V_0_0_we0 : OUT STD_LOGIC;
        offset_buffer_V_0_0_d0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        offset_buffer_V_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        offset_buffer_V_1_0_ce0 : OUT STD_LOGIC;
        offset_buffer_V_1_0_we0 : OUT STD_LOGIC;
        offset_buffer_V_1_0_d0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        offset_buffer_V_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        offset_buffer_V_2_0_ce0 : OUT STD_LOGIC;
        offset_buffer_V_2_0_we0 : OUT STD_LOGIC;
        offset_buffer_V_2_0_d0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        offset_buffer_V_0_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        offset_buffer_V_0_1_ce0 : OUT STD_LOGIC;
        offset_buffer_V_0_1_we0 : OUT STD_LOGIC;
        offset_buffer_V_0_1_d0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        offset_buffer_V_1_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        offset_buffer_V_1_1_ce0 : OUT STD_LOGIC;
        offset_buffer_V_1_1_we0 : OUT STD_LOGIC;
        offset_buffer_V_1_1_d0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        offset_buffer_V_2_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        offset_buffer_V_2_1_ce0 : OUT STD_LOGIC;
        offset_buffer_V_2_1_we0 : OUT STD_LOGIC;
        offset_buffer_V_2_1_d0 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component ISPPipeline_accel_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        lsc_out_4200_dout : IN STD_LOGIC_VECTOR (95 downto 0);
        lsc_out_4200_empty_n : IN STD_LOGIC;
        lsc_out_4200_read : OUT STD_LOGIC;
        aecin_4202_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        aecin_4202_full_n : IN STD_LOGIC;
        aecin_4202_write : OUT STD_LOGIC;
        mul_ln165 : IN STD_LOGIC_VECTOR (23 downto 0);
        offset_buffer_V_2_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        offset_buffer_V_2_1_ce0 : OUT STD_LOGIC;
        offset_buffer_V_2_1_we0 : OUT STD_LOGIC;
        offset_buffer_V_2_1_d0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        offset_buffer_V_2_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        offset_buffer_V_2_1_ce1 : OUT STD_LOGIC;
        offset_buffer_V_2_1_q1 : IN STD_LOGIC_VECTOR (12 downto 0);
        offset_buffer_V_1_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        offset_buffer_V_1_1_ce0 : OUT STD_LOGIC;
        offset_buffer_V_1_1_we0 : OUT STD_LOGIC;
        offset_buffer_V_1_1_d0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        offset_buffer_V_1_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        offset_buffer_V_1_1_ce1 : OUT STD_LOGIC;
        offset_buffer_V_1_1_q1 : IN STD_LOGIC_VECTOR (12 downto 0);
        offset_buffer_V_0_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        offset_buffer_V_0_1_ce0 : OUT STD_LOGIC;
        offset_buffer_V_0_1_we0 : OUT STD_LOGIC;
        offset_buffer_V_0_1_d0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        offset_buffer_V_0_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        offset_buffer_V_0_1_ce1 : OUT STD_LOGIC;
        offset_buffer_V_0_1_q1 : IN STD_LOGIC_VECTOR (12 downto 0);
        offset_buffer_V_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        offset_buffer_V_2_0_ce0 : OUT STD_LOGIC;
        offset_buffer_V_2_0_we0 : OUT STD_LOGIC;
        offset_buffer_V_2_0_d0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        offset_buffer_V_2_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        offset_buffer_V_2_0_ce1 : OUT STD_LOGIC;
        offset_buffer_V_2_0_q1 : IN STD_LOGIC_VECTOR (14 downto 0);
        offset_buffer_V_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        offset_buffer_V_1_0_ce0 : OUT STD_LOGIC;
        offset_buffer_V_1_0_we0 : OUT STD_LOGIC;
        offset_buffer_V_1_0_d0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        offset_buffer_V_1_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        offset_buffer_V_1_0_ce1 : OUT STD_LOGIC;
        offset_buffer_V_1_0_q1 : IN STD_LOGIC_VECTOR (14 downto 0);
        trunc_ln : IN STD_LOGIC_VECTOR (11 downto 0);
        offset_buffer_V_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        offset_buffer_V_0_0_ce0 : OUT STD_LOGIC;
        offset_buffer_V_0_0_we0 : OUT STD_LOGIC;
        offset_buffer_V_0_0_d0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        offset_buffer_V_0_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        offset_buffer_V_0_0_ce1 : OUT STD_LOGIC;
        offset_buffer_V_0_0_q1 : IN STD_LOGIC_VECTOR (14 downto 0);
        add_ln165 : IN STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component ISPPipeline_accel_mul_mul_12ns_12ns_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component ISPPipeline_accel_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_s_offset_buffer_V_0_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (14 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component ISPPipeline_accel_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_s_offset_buffer_V_0_1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (12 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;



begin
    offset_buffer_V_0_0_U : component ISPPipeline_accel_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_s_offset_buffer_V_0_0
    generic map (
        DataWidth => 15,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => offset_buffer_V_0_0_address0,
        ce0 => offset_buffer_V_0_0_ce0,
        we0 => offset_buffer_V_0_0_we0,
        d0 => offset_buffer_V_0_0_d0,
        address1 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_address1,
        ce1 => offset_buffer_V_0_0_ce1,
        q1 => offset_buffer_V_0_0_q1);

    offset_buffer_V_0_1_U : component ISPPipeline_accel_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_s_offset_buffer_V_0_1
    generic map (
        DataWidth => 13,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => offset_buffer_V_0_1_address0,
        ce0 => offset_buffer_V_0_1_ce0,
        we0 => offset_buffer_V_0_1_we0,
        d0 => offset_buffer_V_0_1_d0,
        address1 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_address1,
        ce1 => offset_buffer_V_0_1_ce1,
        q1 => offset_buffer_V_0_1_q1);

    offset_buffer_V_1_0_U : component ISPPipeline_accel_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_s_offset_buffer_V_0_0
    generic map (
        DataWidth => 15,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => offset_buffer_V_1_0_address0,
        ce0 => offset_buffer_V_1_0_ce0,
        we0 => offset_buffer_V_1_0_we0,
        d0 => offset_buffer_V_1_0_d0,
        address1 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_address1,
        ce1 => offset_buffer_V_1_0_ce1,
        q1 => offset_buffer_V_1_0_q1);

    offset_buffer_V_1_1_U : component ISPPipeline_accel_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_s_offset_buffer_V_0_1
    generic map (
        DataWidth => 13,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => offset_buffer_V_1_1_address0,
        ce0 => offset_buffer_V_1_1_ce0,
        we0 => offset_buffer_V_1_1_we0,
        d0 => offset_buffer_V_1_1_d0,
        address1 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_address1,
        ce1 => offset_buffer_V_1_1_ce1,
        q1 => offset_buffer_V_1_1_q1);

    offset_buffer_V_2_0_U : component ISPPipeline_accel_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_s_offset_buffer_V_0_0
    generic map (
        DataWidth => 15,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => offset_buffer_V_2_0_address0,
        ce0 => offset_buffer_V_2_0_ce0,
        we0 => offset_buffer_V_2_0_we0,
        d0 => offset_buffer_V_2_0_d0,
        address1 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_address1,
        ce1 => offset_buffer_V_2_0_ce1,
        q1 => offset_buffer_V_2_0_q1);

    offset_buffer_V_2_1_U : component ISPPipeline_accel_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_s_offset_buffer_V_0_1
    generic map (
        DataWidth => 13,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => offset_buffer_V_2_1_address0,
        ce0 => offset_buffer_V_2_1_ce0,
        we0 => offset_buffer_V_2_1_we0,
        d0 => offset_buffer_V_2_1_d0,
        address1 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_address1,
        ce1 => offset_buffer_V_2_1_ce1,
        q1 => offset_buffer_V_2_1_q1);

    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72 : component ISPPipeline_accel_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_start,
        ap_done => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_done,
        ap_idle => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_idle,
        ap_ready => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_ready,
        trunc_ln => trunc_ln_reg_148,
        offset_buffer_V_0_0_address0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_0_address0,
        offset_buffer_V_0_0_ce0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_0_ce0,
        offset_buffer_V_0_0_we0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_0_we0,
        offset_buffer_V_0_0_d0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_0_d0,
        offset_buffer_V_1_0_address0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_0_address0,
        offset_buffer_V_1_0_ce0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_0_ce0,
        offset_buffer_V_1_0_we0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_0_we0,
        offset_buffer_V_1_0_d0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_0_d0,
        offset_buffer_V_2_0_address0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_0_address0,
        offset_buffer_V_2_0_ce0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_0_ce0,
        offset_buffer_V_2_0_we0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_0_we0,
        offset_buffer_V_2_0_d0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_0_d0,
        offset_buffer_V_0_1_address0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_1_address0,
        offset_buffer_V_0_1_ce0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_1_ce0,
        offset_buffer_V_0_1_we0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_1_we0,
        offset_buffer_V_0_1_d0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_1_d0,
        offset_buffer_V_1_1_address0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_1_address0,
        offset_buffer_V_1_1_ce0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_1_ce0,
        offset_buffer_V_1_1_we0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_1_we0,
        offset_buffer_V_1_1_d0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_1_d0,
        offset_buffer_V_2_1_address0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_1_address0,
        offset_buffer_V_2_1_ce0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_1_ce0,
        offset_buffer_V_2_1_we0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_1_we0,
        offset_buffer_V_2_1_d0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_1_d0);

    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89 : component ISPPipeline_accel_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_start,
        ap_done => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_done,
        ap_idle => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_idle,
        ap_ready => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_ready,
        lsc_out_4200_dout => lsc_out_4200_dout,
        lsc_out_4200_empty_n => lsc_out_4200_empty_n,
        lsc_out_4200_read => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_lsc_out_4200_read,
        aecin_4202_din => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_aecin_4202_din,
        aecin_4202_full_n => aecin_4202_full_n,
        aecin_4202_write => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_aecin_4202_write,
        mul_ln165 => mul_ln165_reg_169,
        offset_buffer_V_2_1_address0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_address0,
        offset_buffer_V_2_1_ce0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_ce0,
        offset_buffer_V_2_1_we0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_we0,
        offset_buffer_V_2_1_d0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_d0,
        offset_buffer_V_2_1_address1 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_address1,
        offset_buffer_V_2_1_ce1 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_ce1,
        offset_buffer_V_2_1_q1 => offset_buffer_V_2_1_q1,
        offset_buffer_V_1_1_address0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_address0,
        offset_buffer_V_1_1_ce0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_ce0,
        offset_buffer_V_1_1_we0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_we0,
        offset_buffer_V_1_1_d0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_d0,
        offset_buffer_V_1_1_address1 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_address1,
        offset_buffer_V_1_1_ce1 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_ce1,
        offset_buffer_V_1_1_q1 => offset_buffer_V_1_1_q1,
        offset_buffer_V_0_1_address0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_address0,
        offset_buffer_V_0_1_ce0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_ce0,
        offset_buffer_V_0_1_we0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_we0,
        offset_buffer_V_0_1_d0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_d0,
        offset_buffer_V_0_1_address1 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_address1,
        offset_buffer_V_0_1_ce1 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_ce1,
        offset_buffer_V_0_1_q1 => offset_buffer_V_0_1_q1,
        offset_buffer_V_2_0_address0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_address0,
        offset_buffer_V_2_0_ce0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_ce0,
        offset_buffer_V_2_0_we0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_we0,
        offset_buffer_V_2_0_d0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_d0,
        offset_buffer_V_2_0_address1 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_address1,
        offset_buffer_V_2_0_ce1 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_ce1,
        offset_buffer_V_2_0_q1 => offset_buffer_V_2_0_q1,
        offset_buffer_V_1_0_address0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_address0,
        offset_buffer_V_1_0_ce0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_ce0,
        offset_buffer_V_1_0_we0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_we0,
        offset_buffer_V_1_0_d0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_d0,
        offset_buffer_V_1_0_address1 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_address1,
        offset_buffer_V_1_0_ce1 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_ce1,
        offset_buffer_V_1_0_q1 => offset_buffer_V_1_0_q1,
        trunc_ln => trunc_ln_reg_148,
        offset_buffer_V_0_0_address0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_address0,
        offset_buffer_V_0_0_ce0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_ce0,
        offset_buffer_V_0_0_we0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_we0,
        offset_buffer_V_0_0_d0 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_d0,
        offset_buffer_V_0_0_address1 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_address1,
        offset_buffer_V_0_0_ce1 => grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_ce1,
        offset_buffer_V_0_0_q1 => offset_buffer_V_0_0_q1,
        add_ln165 => add_ln165_reg_154);

    mul_mul_12ns_12ns_24_4_1_U617 : component ISPPipeline_accel_mul_mul_12ns_12ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 12,
        din1_WIDTH => 12,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_141_p0,
        din1 => grp_fu_141_p1,
        ce => grp_fu_141_ce,
        dout => grp_fu_141_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_done = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_ready = ap_const_logic_1)) then 
                    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_ready = ap_const_logic_1)) then 
                    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                add_ln165_reg_154 <= add_ln165_fu_127_p2;
                trunc_ln_reg_148 <= add_ln99_fu_110_p2(12 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                mul_ln165_reg_169 <= grp_fu_141_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_done, grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    add_ln165_fu_127_p2 <= std_logic_vector(unsigned(trunc_ln_fu_116_p4) + unsigned(ap_const_lv12_1));
    add_ln99_fu_110_p2 <= std_logic_vector(unsigned(zext_ln99_fu_106_p1) + unsigned(ap_const_lv13_1));
    aecin_4202_din <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_aecin_4202_din;

    aecin_4202_write_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_aecin_4202_write, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            aecin_4202_write <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_aecin_4202_write;
        else 
            aecin_4202_write <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_done)
    begin
        if ((grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_done)
    begin
        if ((grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call13_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call13 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_done, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_done, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_141_ce_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state1) and ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_done = ap_const_logic_0)))) then 
            grp_fu_141_ce <= ap_const_logic_0;
        else 
            grp_fu_141_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_141_p0 <= grp_fu_141_p00(12 - 1 downto 0);
    grp_fu_141_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read),24));
    grp_fu_141_p1 <= grp_fu_141_p10(12 - 1 downto 0);
    grp_fu_141_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln165_fu_127_p2),24));
    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_start <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_ap_start_reg;
    grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_start <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_ap_start_reg;

    lsc_out_4200_read_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_lsc_out_4200_read, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            lsc_out_4200_read <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_lsc_out_4200_read;
        else 
            lsc_out_4200_read <= ap_const_logic_0;
        end if; 
    end process;


    offset_buffer_V_0_0_address0_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_0_address0, grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            offset_buffer_V_0_0_address0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            offset_buffer_V_0_0_address0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_0_address0;
        else 
            offset_buffer_V_0_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    offset_buffer_V_0_0_ce0_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_0_ce0, grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            offset_buffer_V_0_0_ce0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            offset_buffer_V_0_0_ce0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_0_ce0;
        else 
            offset_buffer_V_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    offset_buffer_V_0_0_ce1_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            offset_buffer_V_0_0_ce1 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_ce1;
        else 
            offset_buffer_V_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    offset_buffer_V_0_0_d0_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_0_d0, grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_d0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            offset_buffer_V_0_0_d0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            offset_buffer_V_0_0_d0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_0_d0;
        else 
            offset_buffer_V_0_0_d0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    offset_buffer_V_0_0_we0_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_0_we0, grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_we0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            offset_buffer_V_0_0_we0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            offset_buffer_V_0_0_we0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_0_we0;
        else 
            offset_buffer_V_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    offset_buffer_V_0_1_address0_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_1_address0, grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            offset_buffer_V_0_1_address0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            offset_buffer_V_0_1_address0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_1_address0;
        else 
            offset_buffer_V_0_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    offset_buffer_V_0_1_ce0_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_1_ce0, grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            offset_buffer_V_0_1_ce0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            offset_buffer_V_0_1_ce0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_1_ce0;
        else 
            offset_buffer_V_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    offset_buffer_V_0_1_ce1_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            offset_buffer_V_0_1_ce1 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_ce1;
        else 
            offset_buffer_V_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    offset_buffer_V_0_1_d0_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_1_d0, grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_d0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            offset_buffer_V_0_1_d0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            offset_buffer_V_0_1_d0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_1_d0;
        else 
            offset_buffer_V_0_1_d0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    offset_buffer_V_0_1_we0_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_1_we0, grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_we0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            offset_buffer_V_0_1_we0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_0_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            offset_buffer_V_0_1_we0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_0_1_we0;
        else 
            offset_buffer_V_0_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    offset_buffer_V_1_0_address0_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_0_address0, grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            offset_buffer_V_1_0_address0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            offset_buffer_V_1_0_address0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_0_address0;
        else 
            offset_buffer_V_1_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    offset_buffer_V_1_0_ce0_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_0_ce0, grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            offset_buffer_V_1_0_ce0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            offset_buffer_V_1_0_ce0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_0_ce0;
        else 
            offset_buffer_V_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    offset_buffer_V_1_0_ce1_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            offset_buffer_V_1_0_ce1 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_ce1;
        else 
            offset_buffer_V_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    offset_buffer_V_1_0_d0_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_0_d0, grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_d0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            offset_buffer_V_1_0_d0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            offset_buffer_V_1_0_d0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_0_d0;
        else 
            offset_buffer_V_1_0_d0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    offset_buffer_V_1_0_we0_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_0_we0, grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_we0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            offset_buffer_V_1_0_we0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            offset_buffer_V_1_0_we0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_0_we0;
        else 
            offset_buffer_V_1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    offset_buffer_V_1_1_address0_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_1_address0, grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            offset_buffer_V_1_1_address0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            offset_buffer_V_1_1_address0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_1_address0;
        else 
            offset_buffer_V_1_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    offset_buffer_V_1_1_ce0_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_1_ce0, grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            offset_buffer_V_1_1_ce0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            offset_buffer_V_1_1_ce0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_1_ce0;
        else 
            offset_buffer_V_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    offset_buffer_V_1_1_ce1_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            offset_buffer_V_1_1_ce1 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_ce1;
        else 
            offset_buffer_V_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    offset_buffer_V_1_1_d0_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_1_d0, grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_d0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            offset_buffer_V_1_1_d0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            offset_buffer_V_1_1_d0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_1_d0;
        else 
            offset_buffer_V_1_1_d0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    offset_buffer_V_1_1_we0_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_1_we0, grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_we0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            offset_buffer_V_1_1_we0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_1_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            offset_buffer_V_1_1_we0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_1_1_we0;
        else 
            offset_buffer_V_1_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    offset_buffer_V_2_0_address0_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_0_address0, grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            offset_buffer_V_2_0_address0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            offset_buffer_V_2_0_address0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_0_address0;
        else 
            offset_buffer_V_2_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    offset_buffer_V_2_0_ce0_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_0_ce0, grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            offset_buffer_V_2_0_ce0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            offset_buffer_V_2_0_ce0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_0_ce0;
        else 
            offset_buffer_V_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    offset_buffer_V_2_0_ce1_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            offset_buffer_V_2_0_ce1 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_ce1;
        else 
            offset_buffer_V_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    offset_buffer_V_2_0_d0_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_0_d0, grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_d0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            offset_buffer_V_2_0_d0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            offset_buffer_V_2_0_d0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_0_d0;
        else 
            offset_buffer_V_2_0_d0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    offset_buffer_V_2_0_we0_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_0_we0, grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_we0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            offset_buffer_V_2_0_we0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            offset_buffer_V_2_0_we0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_0_we0;
        else 
            offset_buffer_V_2_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    offset_buffer_V_2_1_address0_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_1_address0, grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            offset_buffer_V_2_1_address0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            offset_buffer_V_2_1_address0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_1_address0;
        else 
            offset_buffer_V_2_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    offset_buffer_V_2_1_ce0_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_1_ce0, grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            offset_buffer_V_2_1_ce0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            offset_buffer_V_2_1_ce0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_1_ce0;
        else 
            offset_buffer_V_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    offset_buffer_V_2_1_ce1_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            offset_buffer_V_2_1_ce1 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_ce1;
        else 
            offset_buffer_V_2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    offset_buffer_V_2_1_d0_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_1_d0, grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_d0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            offset_buffer_V_2_1_d0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            offset_buffer_V_2_1_d0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_1_d0;
        else 
            offset_buffer_V_2_1_d0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    offset_buffer_V_2_1_we0_assign_proc : process(grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_1_we0, grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_we0, ap_CS_fsm_state2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            offset_buffer_V_2_1_we0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_LOOP_ROW_LOOP_COL_fu_89_offset_buffer_V_2_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            offset_buffer_V_2_1_we0 <= grp_xf_QuatizationDithering_10_9_2160_3840_256_65536_2_Pipeline_VITIS_LOOP_110_1_fu_72_offset_buffer_V_2_1_we0;
        else 
            offset_buffer_V_2_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln_fu_116_p4 <= add_ln99_fu_110_p2(12 downto 1);
    zext_ln99_fu_106_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read1),13));
end behav;
