#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Mar 18 13:47:39 2023
# Process ID: 5588
# Current directory: F:/lab03/lab03
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1036 F:\lab03\lab03\lab03.xpr
# Log file: F:/lab03/lab03/vivado.log
# Journal file: F:/lab03/lab03\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/lab03/lab03/lab03.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'F:/lab03/lab03/lab03.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/lab03/lab03/lab03.srcs/sim_1/new/lab03_test.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 F:/lab03/lab03/lab03.srcs/sim_1/new/lab03_test.v
remove_files  -fileset sim_1 F:/lab03/lab03/lab03.srcs/sim_1/new/lab03_test.v
WARNING: [Vivado 12-818] No files matched 'F:/lab03/lab03/lab03.srcs/sim_1/new/lab03_test.v'
export_ip_user_files -of_objects  [get_files F:/lab03/lab03/lab03.srcs/sim_1/new/lab03_t.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 F:/lab03/lab03/lab03.srcs/sim_1/new/lab03_t.v
remove_files  -fileset sim_1 F:/lab03/lab03/lab03.srcs/sim_1/new/lab03_t.v
WARNING: [Vivado 12-818] No files matched 'F:/lab03/lab03/lab03.srcs/sim_1/new/lab03_t.v'
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/lab03/lab03/lab03.srcs/sim_1/new/lab03_testbench.v w ]
add_files -fileset sim_1 F:/lab03/lab03/lab03.srcs/sim_1/new/lab03_testbench.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/lab03/lab03/lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab03_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/lab03/lab03/lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab03_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/lab03/lab03/lab03.srcs/sim_1/new/lab03_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab03_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/lab03/lab03/lab03.sim/sim_1/behav/xsim'
"xelab -wto d05d0a47f96a47eeb375103e7124e883 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab03_testbench_behav xil_defaultlib.lab03_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d05d0a47f96a47eeb375103e7124e883 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab03_testbench_behav xil_defaultlib.lab03_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab03
Compiling module xil_defaultlib.lab03_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab03_testbench_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source F:/lab03/lab03/lab03.sim/sim_1/behav/xsim/xsim.dir/lab03_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Mar 18 16:16:43 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/lab03/lab03/lab03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab03_testbench_behav -key {Behavioral:sim_1:Functional:lab03_testbench} -tclbatch {lab03_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source lab03_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
CORRECT
Error: cf = 0. cf should be 1
Error: of = 1. of should be 0
Error: of = 0. of should be 1
Error: cf = 1. cf should be 0
Error: of = 0. of should be 1
Error: cf = 1. cf should be 0
CORRECT
Error: cf = 0. cf should be 1
CORRECT
Error: cf = 1. cf should be 0
CORRECT
Error: cf = 1. cf should be 0
CORRECT
Error: cf = 1. cf should be 0
CORRECT
CORRECT
CORRECT
CORRECT
CORRECT
CORRECT
CORRECT
CORRECT
CORRECT
Error: of = 0. of should be 1
CORRECT
CORRECT
CORRECT
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab03_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1140.145 ; gain = 22.848
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1423.281 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2066.582 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2066.582 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2066.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2251.902 ; gain = 1111.758
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2261.527 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 18 16:35:48 2023...
