{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1578377616444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1578377616444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 07 07:13:36 2020 " "Processing started: Tue Jan 07 07:13:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1578377616444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1578377616444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off two_ball_in_box -c two_ball_in_box " "Command: quartus_map --read_settings_files=on --write_settings_files=off two_ball_in_box -c two_ball_in_box" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1578377616444 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1578377617187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-arch " "Found design unit 1: vga_sync-arch" {  } { { "vga_sync.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/two_ball_in_box/vga_sync.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578377617965 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/two_ball_in_box/vga_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578377617965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578377617965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_ball_in_box.vhd 2 1 " "Found 2 design units, including 1 entities, in source file two_ball_in_box.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_ball_in_box-arch " "Found design unit 1: two_ball_in_box-arch" {  } { { "two_ball_in_box.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/two_ball_in_box/two_ball_in_box.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578377617971 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_ball_in_box " "Found entity 1: two_ball_in_box" {  } { { "two_ball_in_box.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/two_ball_in_box/two_ball_in_box.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578377617971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578377617971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_ball_in_box_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file two_ball_in_box_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_ball_in_box_test-arch " "Found design unit 1: two_ball_in_box_test-arch" {  } { { "two_ball_in_box_test.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/two_ball_in_box/two_ball_in_box_test.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578377617981 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_ball_in_box_test " "Found entity 1: two_ball_in_box_test" {  } { { "two_ball_in_box_test.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/two_ball_in_box/two_ball_in_box_test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578377617981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578377617981 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "two_ball_in_box_test " "Elaborating entity \"two_ball_in_box_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1578377618033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:vga_sync_unit " "Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:vga_sync_unit\"" {  } { { "two_ball_in_box_test.vhd" "vga_sync_unit" { Text "C:/Users/John/Documents/myFpgaProjects/two_ball_in_box/two_ball_in_box_test.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578377618061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_ball_in_box two_ball_in_box:two_ball_in_a_box_unit " "Elaborating entity \"two_ball_in_box\" for hierarchy \"two_ball_in_box:two_ball_in_a_box_unit\"" {  } { { "two_ball_in_box_test.vhd" "two_ball_in_a_box_unit" { Text "C:/Users/John/Documents/myFpgaProjects/two_ball_in_box/two_ball_in_box_test.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578377618065 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ball_rgb two_ball_in_box.vhd(83) " "Verilog HDL or VHDL warning at two_ball_in_box.vhd(83): object \"ball_rgb\" assigned a value but never read" {  } { { "two_ball_in_box.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/two_ball_in_box/two_ball_in_box.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1578377618066 "|two_ball_in_box_test|two_ball_in_box:two_ball_in_a_box_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BALL_V_P two_ball_in_box.vhd(190) " "VHDL Process Statement warning at two_ball_in_box.vhd(190): signal \"BALL_V_P\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "two_ball_in_box.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/two_ball_in_box/two_ball_in_box.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1578377618072 "|two_ball_in_box_test|two_ball_in_box:two_ball_in_a_box_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BALL_V_N two_ball_in_box.vhd(192) " "VHDL Process Statement warning at two_ball_in_box.vhd(192): signal \"BALL_V_N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "two_ball_in_box.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/two_ball_in_box/two_ball_in_box.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1578377618072 "|two_ball_in_box_test|two_ball_in_box:two_ball_in_a_box_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BALL_V_P two_ball_in_box.vhd(194) " "VHDL Process Statement warning at two_ball_in_box.vhd(194): signal \"BALL_V_P\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "two_ball_in_box.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/two_ball_in_box/two_ball_in_box.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1578377618073 "|two_ball_in_box_test|two_ball_in_box:two_ball_in_a_box_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BALL_V_N two_ball_in_box.vhd(196) " "VHDL Process Statement warning at two_ball_in_box.vhd(196): signal \"BALL_V_N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "two_ball_in_box.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/two_ball_in_box/two_ball_in_box.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1578377618073 "|two_ball_in_box_test|two_ball_in_box:two_ball_in_a_box_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BALL_V_P two_ball_in_box.vhd(199) " "VHDL Process Statement warning at two_ball_in_box.vhd(199): signal \"BALL_V_P\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "two_ball_in_box.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/two_ball_in_box/two_ball_in_box.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1578377618073 "|two_ball_in_box_test|two_ball_in_box:two_ball_in_a_box_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BALL_V_N two_ball_in_box.vhd(203) " "VHDL Process Statement warning at two_ball_in_box.vhd(203): signal \"BALL_V_N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "two_ball_in_box.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/two_ball_in_box/two_ball_in_box.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1578377618074 "|two_ball_in_box_test|two_ball_in_box:two_ball_in_a_box_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BALL_V_P two_ball_in_box.vhd(214) " "VHDL Process Statement warning at two_ball_in_box.vhd(214): signal \"BALL_V_P\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "two_ball_in_box.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/two_ball_in_box/two_ball_in_box.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1578377618075 "|two_ball_in_box_test|two_ball_in_box:two_ball_in_a_box_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BALL_V_N two_ball_in_box.vhd(216) " "VHDL Process Statement warning at two_ball_in_box.vhd(216): signal \"BALL_V_N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "two_ball_in_box.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/two_ball_in_box/two_ball_in_box.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1578377618075 "|two_ball_in_box_test|two_ball_in_box:two_ball_in_a_box_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BALL_V_P two_ball_in_box.vhd(218) " "VHDL Process Statement warning at two_ball_in_box.vhd(218): signal \"BALL_V_P\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "two_ball_in_box.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/two_ball_in_box/two_ball_in_box.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1578377618075 "|two_ball_in_box_test|two_ball_in_box:two_ball_in_a_box_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BALL_V_N two_ball_in_box.vhd(220) " "VHDL Process Statement warning at two_ball_in_box.vhd(220): signal \"BALL_V_N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "two_ball_in_box.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/two_ball_in_box/two_ball_in_box.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1578377618075 "|two_ball_in_box_test|two_ball_in_box:two_ball_in_a_box_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BALL_V_N two_ball_in_box.vhd(223) " "VHDL Process Statement warning at two_ball_in_box.vhd(223): signal \"BALL_V_N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "two_ball_in_box.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/two_ball_in_box/two_ball_in_box.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1578377618076 "|two_ball_in_box_test|two_ball_in_box:two_ball_in_a_box_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BALL_V_P two_ball_in_box.vhd(227) " "VHDL Process Statement warning at two_ball_in_box.vhd(227): signal \"BALL_V_P\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "two_ball_in_box.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/two_ball_in_box/two_ball_in_box.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1578377618076 "|two_ball_in_box_test|two_ball_in_box:two_ball_in_a_box_unit"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "two_ball_in_box.vhd" "" { Text "C:/Users/John/Documents/myFpgaProjects/two_ball_in_box/two_ball_in_box.vhd" 97 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1578377618933 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1578377618933 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1578377619734 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578377619734 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "360 " "Implemented 360 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1578377620163 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1578377620163 ""} { "Info" "ICUT_CUT_TM_LCELLS" "345 " "Implemented 345 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1578377620163 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1578377620163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1578377620239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 07 07:13:40 2020 " "Processing ended: Tue Jan 07 07:13:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1578377620239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1578377620239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1578377620239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1578377620239 ""}
