
Example015.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007afc  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00087afc  00087afc  00017afc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009ac  20070000  00087b04  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000bad0  200709b0  000884b8  000209b0  2**3
                  ALLOC
  4 .stack        00002000  2007c480  00093f88  000209b0  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000209ac  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209d5  2**0
                  CONTENTS, READONLY
  7 .debug_info   00012923  00000000  00000000  00020a2e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000357b  00000000  00000000  00033351  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000a74f  00000000  00000000  000368cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000ef0  00000000  00000000  0004101b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000e98  00000000  00000000  00041f0b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001b557  00000000  00000000  00042da3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001631d  00000000  00000000  0005e2fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00072f35  00000000  00000000  00074617  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  0000307c  00000000  00000000  000e754c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007e480 	.word	0x2007e480
   80004:	00083205 	.word	0x00083205
   80008:	00083201 	.word	0x00083201
   8000c:	00083201 	.word	0x00083201
   80010:	00083201 	.word	0x00083201
   80014:	00083201 	.word	0x00083201
   80018:	00083201 	.word	0x00083201
	...
   8002c:	00081291 	.word	0x00081291
   80030:	00083201 	.word	0x00083201
   80034:	00000000 	.word	0x00000000
   80038:	0008130d 	.word	0x0008130d
   8003c:	00081349 	.word	0x00081349
   80040:	00083201 	.word	0x00083201
   80044:	00083201 	.word	0x00083201
   80048:	00083201 	.word	0x00083201
   8004c:	00083201 	.word	0x00083201
   80050:	000836c9 	.word	0x000836c9
   80054:	00083201 	.word	0x00083201
   80058:	00083201 	.word	0x00083201
   8005c:	00083201 	.word	0x00083201
   80060:	00083201 	.word	0x00083201
   80064:	00083201 	.word	0x00083201
   80068:	00000000 	.word	0x00000000
   8006c:	00083071 	.word	0x00083071
   80070:	00083085 	.word	0x00083085
   80074:	00083099 	.word	0x00083099
   80078:	000830ad 	.word	0x000830ad
	...
   80084:	00083201 	.word	0x00083201
   80088:	00083201 	.word	0x00083201
   8008c:	00083201 	.word	0x00083201
   80090:	00083201 	.word	0x00083201
   80094:	00083201 	.word	0x00083201
   80098:	00083201 	.word	0x00083201
   8009c:	00083201 	.word	0x00083201
   800a0:	00083201 	.word	0x00083201
   800a4:	00000000 	.word	0x00000000
   800a8:	00083201 	.word	0x00083201
   800ac:	00083201 	.word	0x00083201
   800b0:	00083201 	.word	0x00083201
   800b4:	00083201 	.word	0x00083201
   800b8:	00083201 	.word	0x00083201
   800bc:	00083201 	.word	0x00083201
   800c0:	00083201 	.word	0x00083201
   800c4:	00083201 	.word	0x00083201
   800c8:	00083201 	.word	0x00083201
   800cc:	00083201 	.word	0x00083201
   800d0:	00083201 	.word	0x00083201
   800d4:	00083201 	.word	0x00083201
   800d8:	00083201 	.word	0x00083201
   800dc:	00083201 	.word	0x00083201
   800e0:	00083201 	.word	0x00083201
   800e4:	00083201 	.word	0x00083201
   800e8:	00083201 	.word	0x00083201
   800ec:	00083201 	.word	0x00083201
   800f0:	00083201 	.word	0x00083201

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200709b0 	.word	0x200709b0
   80110:	00000000 	.word	0x00000000
   80114:	00087b04 	.word	0x00087b04

00080118 <frame_dummy>:
   80118:	4b08      	ldr	r3, [pc, #32]	; (8013c <frame_dummy+0x24>)
   8011a:	b510      	push	{r4, lr}
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4908      	ldr	r1, [pc, #32]	; (80140 <frame_dummy+0x28>)
   80120:	4808      	ldr	r0, [pc, #32]	; (80144 <frame_dummy+0x2c>)
   80122:	f3af 8000 	nop.w
   80126:	4808      	ldr	r0, [pc, #32]	; (80148 <frame_dummy+0x30>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b903      	cbnz	r3, 8012e <frame_dummy+0x16>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	4b07      	ldr	r3, [pc, #28]	; (8014c <frame_dummy+0x34>)
   80130:	2b00      	cmp	r3, #0
   80132:	d0fb      	beq.n	8012c <frame_dummy+0x14>
   80134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80138:	4718      	bx	r3
   8013a:	bf00      	nop
   8013c:	00000000 	.word	0x00000000
   80140:	200709b4 	.word	0x200709b4
   80144:	00087b04 	.word	0x00087b04
   80148:	00087b04 	.word	0x00087b04
   8014c:	00000000 	.word	0x00000000

00080150 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
   80150:	b990      	cbnz	r0, 80178 <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80152:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80156:	460c      	mov	r4, r1
   80158:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   8015a:	2a00      	cmp	r2, #0
   8015c:	dd0f      	ble.n	8017e <_read+0x2e>
   8015e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80160:	4e08      	ldr	r6, [pc, #32]	; (80184 <_read+0x34>)
   80162:	4d09      	ldr	r5, [pc, #36]	; (80188 <_read+0x38>)
   80164:	6830      	ldr	r0, [r6, #0]
   80166:	4621      	mov	r1, r4
   80168:	682b      	ldr	r3, [r5, #0]
   8016a:	4798      	blx	r3
		ptr++;
   8016c:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   8016e:	42a7      	cmp	r7, r4
   80170:	d1f8      	bne.n	80164 <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   80172:	4640      	mov	r0, r8
   80174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   80178:	f04f 30ff 	mov.w	r0, #4294967295
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
   8017c:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   8017e:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
   80180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80184:	2007c474 	.word	0x2007c474
   80188:	2007ac88 	.word	0x2007ac88

0008018c <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   8018c:	6943      	ldr	r3, [r0, #20]
   8018e:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   80192:	bf1d      	ittte	ne
   80194:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   80198:	61c1      	strne	r1, [r0, #28]
	return 0;
   8019a:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   8019c:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   8019e:	4770      	bx	lr

000801a0 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   801a0:	6943      	ldr	r3, [r0, #20]
   801a2:	f013 0f01 	tst.w	r3, #1
   801a6:	d005      	beq.n	801b4 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   801a8:	6983      	ldr	r3, [r0, #24]
   801aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
   801ae:	600b      	str	r3, [r1, #0]

	return 0;
   801b0:	2000      	movs	r0, #0
   801b2:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   801b4:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   801b6:	4770      	bx	lr

000801b8 <vTraceError>:
 * Note: If a recorder error is registered before vTraceStart is called, the
 * trace start will be aborted. This can occur if any of the Nxxxx constants
 * (e.g., NTask) in trcConfig.h is too small.
 ******************************************************************************/
void vTraceError(const char* msg)
{
   801b8:	b510      	push	{r4, lr}
	TRACE_ASSERT(msg != NULL, "vTraceError: msg == NULL", );
   801ba:	b918      	cbnz	r0, 801c4 <vTraceError+0xc>
   801bc:	480d      	ldr	r0, [pc, #52]	; (801f4 <vTraceError+0x3c>)
   801be:	f7ff fffb 	bl	801b8 <vTraceError>
   801c2:	bd10      	pop	{r4, pc}
   801c4:	4601      	mov	r1, r0
	TRACE_ASSERT(RecorderDataPtr != NULL, "vTraceError: RecorderDataPtr == NULL", );
   801c6:	4b0c      	ldr	r3, [pc, #48]	; (801f8 <vTraceError+0x40>)
   801c8:	681c      	ldr	r4, [r3, #0]
   801ca:	b91c      	cbnz	r4, 801d4 <vTraceError+0x1c>
   801cc:	480b      	ldr	r0, [pc, #44]	; (801fc <vTraceError+0x44>)
   801ce:	f7ff fff3 	bl	801b8 <vTraceError>
   801d2:	bd10      	pop	{r4, pc}

	/* Stop the recorder. Note: We do not call vTraceStop, since that adds a weird
	and unnecessary dependency to trcUser.c */

	RecorderDataPtr->recorderActive = 0;
   801d4:	2300      	movs	r3, #0
   801d6:	6323      	str	r3, [r4, #48]	; 0x30

	if (traceErrorMessage == NULL)
   801d8:	4b09      	ldr	r3, [pc, #36]	; (80200 <vTraceError+0x48>)
   801da:	681b      	ldr	r3, [r3, #0]
   801dc:	b94b      	cbnz	r3, 801f2 <vTraceError+0x3a>
	{
		traceErrorMessage = (char*)msg;
   801de:	4b08      	ldr	r3, [pc, #32]	; (80200 <vTraceError+0x48>)
   801e0:	6018      	str	r0, [r3, #0]
		(void)strncpy(RecorderDataPtr->systemInfo, traceErrorMessage, 80);
   801e2:	2250      	movs	r2, #80	; 0x50
   801e4:	f204 70dc 	addw	r0, r4, #2012	; 0x7dc
   801e8:	4b06      	ldr	r3, [pc, #24]	; (80204 <vTraceError+0x4c>)
   801ea:	4798      	blx	r3
		RecorderDataPtr->internalErrorOccured = 1;	 	 
   801ec:	2301      	movs	r3, #1
   801ee:	f8c4 37d4 	str.w	r3, [r4, #2004]	; 0x7d4
   801f2:	bd10      	pop	{r4, pc}
   801f4:	000866d8 	.word	0x000866d8
   801f8:	200709fc 	.word	0x200709fc
   801fc:	00086700 	.word	0x00086700
   80200:	200709f0 	.word	0x200709f0
   80204:	00083afd 	.word	0x00083afd

00080208 <prvTraceInitTraceData>:

RecorderDataType* RecorderDataPtr = NULL;

/* This version of the function dynamically allocates the trace data */
void prvTraceInitTraceData()
{		
   80208:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	init_hwtc_count = HWTC_COUNT;
   8020c:	4b4d      	ldr	r3, [pc, #308]	; (80344 <prvTraceInitTraceData+0x13c>)
   8020e:	681b      	ldr	r3, [r3, #0]
   80210:	4a4d      	ldr	r2, [pc, #308]	; (80348 <prvTraceInitTraceData+0x140>)
   80212:	6812      	ldr	r2, [r2, #0]
   80214:	4413      	add	r3, r2
   80216:	4a4d      	ldr	r2, [pc, #308]	; (8034c <prvTraceInitTraceData+0x144>)
   80218:	6013      	str	r3, [r2, #0]
	
#if TRACE_DATA_ALLOCATION == TRACE_DATA_ALLOCATION_STATIC
	RecorderDataPtr = &RecorderData;
   8021a:	4d4d      	ldr	r5, [pc, #308]	; (80350 <prvTraceInitTraceData+0x148>)
   8021c:	4c4d      	ldr	r4, [pc, #308]	; (80354 <prvTraceInitTraceData+0x14c>)
   8021e:	602c      	str	r4, [r5, #0]
	{
		vTraceError("No recorder data structure allocated!");
		return;
	}
		
	(void)memset(RecorderDataPtr, 0, sizeof(RecorderDataType));
   80220:	f44f 52bf 	mov.w	r2, #6112	; 0x17e0
   80224:	2100      	movs	r1, #0
   80226:	4620      	mov	r0, r4
   80228:	4b4b      	ldr	r3, [pc, #300]	; (80358 <prvTraceInitTraceData+0x150>)
   8022a:	4798      	blx	r3

	RecorderDataPtr->startmarker0 = 0x00;
	RecorderDataPtr->startmarker1 = 0x01;
   8022c:	f04f 0301 	mov.w	r3, #1
   80230:	7063      	strb	r3, [r4, #1]
	RecorderDataPtr->startmarker2 = 0x02;
   80232:	2302      	movs	r3, #2
   80234:	70a3      	strb	r3, [r4, #2]
	RecorderDataPtr->startmarker3 = 0x03;
   80236:	2303      	movs	r3, #3
   80238:	70e3      	strb	r3, [r4, #3]
	RecorderDataPtr->startmarker4 = 0x70;
   8023a:	2370      	movs	r3, #112	; 0x70
   8023c:	7123      	strb	r3, [r4, #4]
	RecorderDataPtr->startmarker5 = 0x71;
   8023e:	f04f 0a71 	mov.w	sl, #113	; 0x71
   80242:	f884 a005 	strb.w	sl, [r4, #5]
	RecorderDataPtr->startmarker6 = 0x72;
   80246:	f04f 0972 	mov.w	r9, #114	; 0x72
   8024a:	f884 9006 	strb.w	r9, [r4, #6]
	RecorderDataPtr->startmarker7 = 0x73;
   8024e:	f04f 0873 	mov.w	r8, #115	; 0x73
   80252:	f884 8007 	strb.w	r8, [r4, #7]
	RecorderDataPtr->startmarker8 = 0xF0;
   80256:	23f0      	movs	r3, #240	; 0xf0
   80258:	7223      	strb	r3, [r4, #8]
	RecorderDataPtr->startmarker9 = 0xF1;
   8025a:	27f1      	movs	r7, #241	; 0xf1
   8025c:	7267      	strb	r7, [r4, #9]
	RecorderDataPtr->startmarker10 = 0xF2;
   8025e:	26f2      	movs	r6, #242	; 0xf2
   80260:	72a6      	strb	r6, [r4, #10]
	RecorderDataPtr->startmarker11 = 0xF3;
   80262:	f04f 0bf3 	mov.w	fp, #243	; 0xf3
   80266:	f884 b00b 	strb.w	fp, [r4, #11]

	RecorderDataPtr->version = TRACE_KERNEL_VERSION;
   8026a:	f641 23a1 	movw	r3, #6817	; 0x1aa1
   8026e:	81a3      	strh	r3, [r4, #12]
	RecorderDataPtr->minor_version = TRACE_MINOR_VERSION;
   80270:	2304      	movs	r3, #4
   80272:	73a3      	strb	r3, [r4, #14]
	RecorderDataPtr->irq_priority_order = IRQ_PRIORITY_ORDER;
	RecorderDataPtr->filesize = sizeof(RecorderDataType);
   80274:	f44f 53bf 	mov.w	r3, #6112	; 0x17e0
   80278:	6123      	str	r3, [r4, #16]

	RecorderDataPtr->maxEvents = EVENT_BUFFER_SIZE;
   8027a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   8027e:	61a3      	str	r3, [r4, #24]

	RecorderDataPtr->debugMarker0 = 0xF0F0F0F0;
   80280:	f04f 33f0 	mov.w	r3, #4042322160	; 0xf0f0f0f0
   80284:	6563      	str	r3, [r4, #84]	; 0x54

	RecorderDataPtr->isUsing16bitHandles = USE_16BIT_OBJECT_HANDLES;

	/* This function is kernel specific */
	vTraceInitObjectPropertyTable();
   80286:	4b35      	ldr	r3, [pc, #212]	; (8035c <prvTraceInitTraceData+0x154>)
   80288:	4798      	blx	r3

	RecorderDataPtr->debugMarker1 = 0xF1F1F1F1;
   8028a:	682c      	ldr	r4, [r5, #0]
   8028c:	f04f 33f1 	mov.w	r3, #4059165169	; 0xf1f1f1f1
   80290:	f8c4 3424 	str.w	r3, [r4, #1060]	; 0x424
	RecorderDataPtr->SymbolTable.symTableSize = SYMBOL_TABLE_SIZE;
   80294:	f44f 7348 	mov.w	r3, #800	; 0x320
   80298:	f8c4 3428 	str.w	r3, [r4, #1064]	; 0x428
	RecorderDataPtr->SymbolTable.nextFreeSymbolIndex = 1;
   8029c:	2301      	movs	r3, #1
   8029e:	f8c4 342c 	str.w	r3, [r4, #1068]	; 0x42c
#if (INCLUDE_FLOAT_SUPPORT == 1)
	RecorderDataPtr->exampleFloatEncoding = 1.0f; /* otherwise already zero */
#endif
	RecorderDataPtr->debugMarker2 = 0xF2F2F2F2;
   802a2:	f04f 33f2 	mov.w	r3, #4076008178	; 0xf2f2f2f2
   802a6:	f8c4 37d8 	str.w	r3, [r4, #2008]	; 0x7d8
	(void)strncpy(RecorderDataPtr->systemInfo, "Trace Recorder Demo", 80);
   802aa:	2250      	movs	r2, #80	; 0x50
   802ac:	492c      	ldr	r1, [pc, #176]	; (80360 <prvTraceInitTraceData+0x158>)
   802ae:	f204 70dc 	addw	r0, r4, #2012	; 0x7dc
   802b2:	4b2c      	ldr	r3, [pc, #176]	; (80364 <prvTraceInitTraceData+0x15c>)
   802b4:	4798      	blx	r3
	RecorderDataPtr->debugMarker3 = 0xF3F3F3F3;
   802b6:	f04f 33f3 	mov.w	r3, #4092851187	; 0xf3f3f3f3
   802ba:	f8c4 382c 	str.w	r3, [r4, #2092]	; 0x82c
	RecorderDataPtr->endmarker0 = 0x0A;
   802be:	220a      	movs	r2, #10
   802c0:	f241 73d4 	movw	r3, #6100	; 0x17d4
   802c4:	54e2      	strb	r2, [r4, r3]
	RecorderDataPtr->endmarker1 = 0x0B;
   802c6:	220b      	movs	r2, #11
   802c8:	f241 73d5 	movw	r3, #6101	; 0x17d5
   802cc:	54e2      	strb	r2, [r4, r3]
	RecorderDataPtr->endmarker2 = 0x0C;
   802ce:	220c      	movs	r2, #12
   802d0:	f241 73d6 	movw	r3, #6102	; 0x17d6
   802d4:	54e2      	strb	r2, [r4, r3]
	RecorderDataPtr->endmarker3 = 0x0D;
   802d6:	220d      	movs	r2, #13
   802d8:	f241 73d7 	movw	r3, #6103	; 0x17d7
   802dc:	54e2      	strb	r2, [r4, r3]
	RecorderDataPtr->endmarker4 = 0x71;
   802de:	f241 73d8 	movw	r3, #6104	; 0x17d8
   802e2:	f804 a003 	strb.w	sl, [r4, r3]
	RecorderDataPtr->endmarker5 = 0x72;
   802e6:	f241 73d9 	movw	r3, #6105	; 0x17d9
   802ea:	f804 9003 	strb.w	r9, [r4, r3]
	RecorderDataPtr->endmarker6 = 0x73;
   802ee:	f241 73da 	movw	r3, #6106	; 0x17da
   802f2:	f804 8003 	strb.w	r8, [r4, r3]
	RecorderDataPtr->endmarker7 = 0x74;
   802f6:	2274      	movs	r2, #116	; 0x74
   802f8:	f241 73db 	movw	r3, #6107	; 0x17db
   802fc:	54e2      	strb	r2, [r4, r3]
	RecorderDataPtr->endmarker8 = 0xF1;
   802fe:	f241 73dc 	movw	r3, #6108	; 0x17dc
   80302:	54e7      	strb	r7, [r4, r3]
	RecorderDataPtr->endmarker9 = 0xF2;
   80304:	f241 73dd 	movw	r3, #6109	; 0x17dd
   80308:	54e6      	strb	r6, [r4, r3]
	RecorderDataPtr->endmarker10 = 0xF3;
   8030a:	f241 73de 	movw	r3, #6110	; 0x17de
   8030e:	f804 b003 	strb.w	fp, [r4, r3]
	RecorderDataPtr->endmarker11 = 0xF4;
   80312:	22f4      	movs	r2, #244	; 0xf4
   80314:	f241 73df 	movw	r3, #6111	; 0x17df
   80318:	54e2      	strb	r2, [r4, r3]
	RecorderDataPtr->userEventBuffer.numberOfSlots = USER_EVENT_BUFFER_SIZE;
	RecorderDataPtr->userEventBuffer.numberOfChannels = CHANNEL_FORMAT_PAIRS + 1;
#endif

	/* Kernel specific initialization of the objectHandleStacks variable */
	vTraceInitObjectHandleStack();
   8031a:	4b13      	ldr	r3, [pc, #76]	; (80368 <prvTraceInitTraceData+0x160>)
   8031c:	4798      	blx	r3
}

static void vInitStartMarkers()
{
	uint32_t i;
	uint8_t *ptr = (uint8_t*)&(RecorderDataPtr->startmarker0);
   8031e:	6829      	ldr	r1, [r5, #0]
	if ((*ptr) == 0)
   80320:	780b      	ldrb	r3, [r1, #0]
   80322:	b943      	cbnz	r3, 80336 <prvTraceInitTraceData+0x12e>
   80324:	1e4b      	subs	r3, r1, #1
   80326:	310b      	adds	r1, #11
	{
		for (i = 0; i < 12; i++)
		{
			ptr[i] += 1;
   80328:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   8032c:	3201      	adds	r2, #1
   8032e:	701a      	strb	r2, [r3, #0]
{
	uint32_t i;
	uint8_t *ptr = (uint8_t*)&(RecorderDataPtr->startmarker0);
	if ((*ptr) == 0)
	{
		for (i = 0; i < 12; i++)
   80330:	428b      	cmp	r3, r1
   80332:	d1f9      	bne.n	80328 <prvTraceInitTraceData+0x120>
   80334:	e002      	b.n	8033c <prvTraceInitTraceData+0x134>
			ptr[i] += 1;
		}
	}
	else
	{
		vTraceError("Trace start markers already initialized!");
   80336:	480d      	ldr	r0, [pc, #52]	; (8036c <prvTraceInitTraceData+0x164>)
   80338:	4b0d      	ldr	r3, [pc, #52]	; (80370 <prvTraceInitTraceData+0x168>)
   8033a:	4798      	blx	r3

	/* Fix the start markers of the trace data structure */
	vInitStartMarkers();
	
	#ifdef PORT_SPECIFIC_INIT
	PORT_SPECIFIC_INIT();
   8033c:	4b0d      	ldr	r3, [pc, #52]	; (80374 <prvTraceInitTraceData+0x16c>)
   8033e:	4798      	blx	r3
   80340:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80344:	e0001004 	.word	0xe0001004
   80348:	20070a88 	.word	0x20070a88
   8034c:	2007c46c 	.word	0x2007c46c
   80350:	200709fc 	.word	0x200709fc
   80354:	2007ac8c 	.word	0x2007ac8c
   80358:	000838a5 	.word	0x000838a5
   8035c:	00080ee9 	.word	0x00080ee9
   80360:	00086734 	.word	0x00086734
   80364:	00083afd 	.word	0x00083afd
   80368:	00080f95 	.word	0x00080f95
   8036c:	00086748 	.word	0x00086748
   80370:	000801b9 	.word	0x000801b9
   80374:	000807ad 	.word	0x000807ad

00080378 <xTraceNextFreeEventBufferSlot>:

/* Gives the last error message of the recorder. NULL if no error message. */
char* traceErrorMessage = NULL;

void* xTraceNextFreeEventBufferSlot(void)
{
   80378:	b508      	push	{r3, lr}
	if (! RecorderDataPtr->recorderActive)
   8037a:	4b0a      	ldr	r3, [pc, #40]	; (803a4 <xTraceNextFreeEventBufferSlot+0x2c>)
   8037c:	681b      	ldr	r3, [r3, #0]
   8037e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80380:	b16a      	cbz	r2, 8039e <xTraceNextFreeEventBufferSlot+0x26>
	{
		// If the associated XTS or XPS event prio to the main event has filled the buffer and store mode "stop when full".
		return NULL;
	}

	if (RecorderDataPtr->nextFreeIndex >= EVENT_BUFFER_SIZE)
   80382:	69d8      	ldr	r0, [r3, #28]
   80384:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
   80388:	d304      	bcc.n	80394 <xTraceNextFreeEventBufferSlot+0x1c>
	{
		vTraceError("Attempt to index outside event buffer!");
   8038a:	4807      	ldr	r0, [pc, #28]	; (803a8 <xTraceNextFreeEventBufferSlot+0x30>)
   8038c:	4b07      	ldr	r3, [pc, #28]	; (803ac <xTraceNextFreeEventBufferSlot+0x34>)
   8038e:	4798      	blx	r3
		return NULL;
   80390:	2000      	movs	r0, #0
   80392:	bd08      	pop	{r3, pc}
	}
	return (void*)(&RecorderDataPtr->eventData[RecorderDataPtr->nextFreeIndex*4]);
   80394:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   80398:	f500 6003 	add.w	r0, r0, #2096	; 0x830
   8039c:	bd08      	pop	{r3, pc}
void* xTraceNextFreeEventBufferSlot(void)
{
	if (! RecorderDataPtr->recorderActive)
	{
		// If the associated XTS or XPS event prio to the main event has filled the buffer and store mode "stop when full".
		return NULL;
   8039e:	2000      	movs	r0, #0
	{
		vTraceError("Attempt to index outside event buffer!");
		return NULL;
	}
	return (void*)(&RecorderDataPtr->eventData[RecorderDataPtr->nextFreeIndex*4]);
}
   803a0:	bd08      	pop	{r3, pc}
   803a2:	bf00      	nop
   803a4:	200709fc 	.word	0x200709fc
   803a8:	00086774 	.word	0x00086774
   803ac:	000801b9 	.word	0x000801b9

000803b0 <uiIndexOfObject>:

uint16_t uiIndexOfObject(objectHandleType objecthandle, uint8_t objectclass)
{
   803b0:	b510      	push	{r4, lr}
	TRACE_ASSERT(objectclass < TRACE_NCLASSES, 
   803b2:	2906      	cmp	r1, #6
   803b4:	d904      	bls.n	803c0 <uiIndexOfObject+0x10>
   803b6:	480f      	ldr	r0, [pc, #60]	; (803f4 <uiIndexOfObject+0x44>)
   803b8:	4b0f      	ldr	r3, [pc, #60]	; (803f8 <uiIndexOfObject+0x48>)
   803ba:	4798      	blx	r3
   803bc:	2000      	movs	r0, #0
   803be:	bd10      	pop	{r4, pc}
		"uiIndexOfObject: Invalid value for objectclass", 0);
	TRACE_ASSERT(objecthandle > 0 && objecthandle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass], 
   803c0:	b130      	cbz	r0, 803d0 <uiIndexOfObject+0x20>
   803c2:	4b0e      	ldr	r3, [pc, #56]	; (803fc <uiIndexOfObject+0x4c>)
   803c4:	681a      	ldr	r2, [r3, #0]
   803c6:	1853      	adds	r3, r2, r1
   803c8:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
   803cc:	4283      	cmp	r3, r0
   803ce:	d204      	bcs.n	803da <uiIndexOfObject+0x2a>
   803d0:	480b      	ldr	r0, [pc, #44]	; (80400 <uiIndexOfObject+0x50>)
   803d2:	4b09      	ldr	r3, [pc, #36]	; (803f8 <uiIndexOfObject+0x48>)
   803d4:	4798      	blx	r3
   803d6:	2000      	movs	r0, #0
   803d8:	bd10      	pop	{r4, pc}

	if ((objectclass < TRACE_NCLASSES) && (objecthandle > 0) && 
		(objecthandle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass]))
	{
		return (uint16_t)(RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[objectclass] + 
			(RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[objectclass] * (objecthandle-1)));
   803da:	1853      	adds	r3, r2, r1
		"uiIndexOfObject: Invalid value for objecthandle", 0);

	if ((objectclass < TRACE_NCLASSES) && (objecthandle > 0) && 
		(objecthandle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass]))
	{
		return (uint16_t)(RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[objectclass] + 
   803dc:	f893 4074 	ldrb.w	r4, [r3, #116]	; 0x74
   803e0:	1e43      	subs	r3, r0, #1
   803e2:	eb02 0141 	add.w	r1, r2, r1, lsl #1
   803e6:	f8b1 207c 	ldrh.w	r2, [r1, #124]	; 0x7c
   803ea:	fb04 2003 	mla	r0, r4, r3, r2
   803ee:	b280      	uxth	r0, r0
			(RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[objectclass] * (objecthandle-1)));
	}

	vTraceError("Object table lookup with invalid object handle or object class!");
	return 0;
}
   803f0:	bd10      	pop	{r4, pc}
   803f2:	bf00      	nop
   803f4:	0008679c 	.word	0x0008679c
   803f8:	000801b9 	.word	0x000801b9
   803fc:	200709fc 	.word	0x200709fc
   80400:	000867dc 	.word	0x000867dc

00080404 <xTraceGetObjectHandle>:
 * contains the mapping between object handle and object name which was valid up
 * to this point in time. The object name is stored as a symbol table entry.
 ******************************************************************************/

objectHandleType xTraceGetObjectHandle(traceObjectClass objectclass)
{
   80404:	b510      	push	{r4, lr}
	objectHandleType handle;
	static int indexOfHandle;

	TRACE_ASSERT(objectclass < TRACE_NCLASSES, 
   80406:	2806      	cmp	r0, #6
   80408:	d904      	bls.n	80414 <xTraceGetObjectHandle+0x10>
   8040a:	484c      	ldr	r0, [pc, #304]	; (8053c <xTraceGetObjectHandle+0x138>)
   8040c:	4b4c      	ldr	r3, [pc, #304]	; (80540 <xTraceGetObjectHandle+0x13c>)
   8040e:	4798      	blx	r3
   80410:	2000      	movs	r0, #0
   80412:	bd10      	pop	{r4, pc}
		"xTraceGetObjectHandle: Invalid value for objectclass", (objectHandleType)0);

	indexOfHandle = objectHandleStacks.indexOfNextAvailableHandle[objectclass];
   80414:	4a4b      	ldr	r2, [pc, #300]	; (80544 <xTraceGetObjectHandle+0x140>)
   80416:	f832 3010 	ldrh.w	r3, [r2, r0, lsl #1]
	if (objectHandleStacks.objectHandles[indexOfHandle] == 0)
   8041a:	441a      	add	r2, r3
   8041c:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
   80420:	b942      	cbnz	r2, 80434 <xTraceGetObjectHandle+0x30>
	{
		/* Zero is used to indicate a never before used handle, i.e.,
			new slots in the handle stack. The handle slot needs to
			be initialized here (starts at 1). */
		objectHandleStacks.objectHandles[indexOfHandle] =
   80422:	4948      	ldr	r1, [pc, #288]	; (80544 <xTraceGetObjectHandle+0x140>)
   80424:	18cc      	adds	r4, r1, r3
   80426:	1c5a      	adds	r2, r3, #1
			(objectHandleType)(1 + indexOfHandle -
			objectHandleStacks.lowestIndexOfClass[objectclass]);
   80428:	eb01 0140 	add.w	r1, r1, r0, lsl #1
	if (objectHandleStacks.objectHandles[indexOfHandle] == 0)
	{
		/* Zero is used to indicate a never before used handle, i.e.,
			new slots in the handle stack. The handle slot needs to
			be initialized here (starts at 1). */
		objectHandleStacks.objectHandles[indexOfHandle] =
   8042c:	7b89      	ldrb	r1, [r1, #14]
   8042e:	1a52      	subs	r2, r2, r1
   80430:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
	}

	handle = objectHandleStacks.objectHandles[indexOfHandle];

	if (objectHandleStacks.indexOfNextAvailableHandle[objectclass]
		> objectHandleStacks.highestIndexOfClass[objectclass])
   80434:	4a43      	ldr	r2, [pc, #268]	; (80544 <xTraceGetObjectHandle+0x140>)
   80436:	eb02 0240 	add.w	r2, r2, r0, lsl #1
			objectHandleStacks.lowestIndexOfClass[objectclass]);
	}

	handle = objectHandleStacks.objectHandles[indexOfHandle];

	if (objectHandleStacks.indexOfNextAvailableHandle[objectclass]
   8043a:	8b92      	ldrh	r2, [r2, #28]
   8043c:	429a      	cmp	r2, r3
   8043e:	d205      	bcs.n	8044c <xTraceGetObjectHandle+0x48>
		> objectHandleStacks.highestIndexOfClass[objectclass])
	{
		/* ERROR */
		vTraceError(pszTraceGetErrorNotEnoughHandles(objectclass));
   80440:	4b41      	ldr	r3, [pc, #260]	; (80548 <xTraceGetObjectHandle+0x144>)
   80442:	4798      	blx	r3
   80444:	4b3e      	ldr	r3, [pc, #248]	; (80540 <xTraceGetObjectHandle+0x13c>)
   80446:	4798      	blx	r3

		handle = 0; /* an invalid/anonymous handle - but the recorder is stopped now... */
   80448:	2000      	movs	r0, #0
   8044a:	bd10      	pop	{r4, pc}
		objectHandleStacks.objectHandles[indexOfHandle] =
			(objectHandleType)(1 + indexOfHandle -
			objectHandleStacks.lowestIndexOfClass[objectclass]);
	}

	handle = objectHandleStacks.objectHandles[indexOfHandle];
   8044c:	4a3d      	ldr	r2, [pc, #244]	; (80544 <xTraceGetObjectHandle+0x140>)
   8044e:	18d1      	adds	r1, r2, r3
   80450:	f891 1038 	ldrb.w	r1, [r1, #56]	; 0x38
		handle = 0; /* an invalid/anonymous handle - but the recorder is stopped now... */
	}
	else
	{
		int hndCount;
		objectHandleStacks.indexOfNextAvailableHandle[objectclass]++;
   80454:	3301      	adds	r3, #1
   80456:	b29b      	uxth	r3, r3
   80458:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]

		hndCount = objectHandleStacks.indexOfNextAvailableHandle[objectclass] -
			objectHandleStacks.lowestIndexOfClass[objectclass];
   8045c:	eb02 0440 	add.w	r4, r2, r0, lsl #1
	else
	{
		int hndCount;
		objectHandleStacks.indexOfNextAvailableHandle[objectclass]++;

		hndCount = objectHandleStacks.indexOfNextAvailableHandle[objectclass] -
   80460:	89e4      	ldrh	r4, [r4, #14]
   80462:	1b1b      	subs	r3, r3, r4
			objectHandleStacks.lowestIndexOfClass[objectclass];

		if (hndCount >
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass])
   80464:	eb02 0240 	add.w	r2, r2, r0, lsl #1
		objectHandleStacks.indexOfNextAvailableHandle[objectclass]++;

		hndCount = objectHandleStacks.indexOfNextAvailableHandle[objectclass] -
			objectHandleStacks.lowestIndexOfClass[objectclass];

		if (hndCount >
   80468:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
   8046a:	4293      	cmp	r3, r2
   8046c:	dd04      	ble.n	80478 <xTraceGetObjectHandle+0x74>
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass])
		{
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass] =
   8046e:	4a35      	ldr	r2, [pc, #212]	; (80544 <xTraceGetObjectHandle+0x140>)
   80470:	eb02 0240 	add.w	r2, r2, r0, lsl #1
   80474:	b2db      	uxtb	r3, r3
   80476:	8553      	strh	r3, [r2, #42]	; 0x2a
				(objectHandleType)hndCount;
		}

		TRACE_CLEAR_OBJECT_FLAG_ISEXCLUDED(objectclass, handle);
   80478:	2806      	cmp	r0, #6
   8047a:	d85d      	bhi.n	80538 <xTraceGetObjectHandle+0x134>
   8047c:	e8df f000 	tbb	[pc, r0]
   80480:	2f201104 	.word	0x2f201104
   80484:	3e5c      	.short	0x3e5c
   80486:	4d          	.byte	0x4d
   80487:	00          	.byte	0x00
   80488:	08c8      	lsrs	r0, r1, #3
   8048a:	4c30      	ldr	r4, [pc, #192]	; (8054c <xTraceGetObjectHandle+0x148>)
   8048c:	f001 0207 	and.w	r2, r1, #7
   80490:	2301      	movs	r3, #1
   80492:	fa03 f202 	lsl.w	r2, r3, r2
   80496:	5c23      	ldrb	r3, [r4, r0]
   80498:	ea23 0302 	bic.w	r3, r3, r2
   8049c:	5423      	strb	r3, [r4, r0]
		objectHandleStacks.objectHandles[indexOfHandle] =
			(objectHandleType)(1 + indexOfHandle -
			objectHandleStacks.lowestIndexOfClass[objectclass]);
	}

	handle = objectHandleStacks.objectHandles[indexOfHandle];
   8049e:	4608      	mov	r0, r1
		{
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass] =
				(objectHandleType)hndCount;
		}

		TRACE_CLEAR_OBJECT_FLAG_ISEXCLUDED(objectclass, handle);
   804a0:	bd10      	pop	{r4, pc}
   804a2:	f101 030b 	add.w	r3, r1, #11
   804a6:	10d8      	asrs	r0, r3, #3
   804a8:	4c28      	ldr	r4, [pc, #160]	; (8054c <xTraceGetObjectHandle+0x148>)
   804aa:	f003 0307 	and.w	r3, r3, #7
   804ae:	2201      	movs	r2, #1
   804b0:	fa02 f303 	lsl.w	r3, r2, r3
   804b4:	5c22      	ldrb	r2, [r4, r0]
   804b6:	ea22 0303 	bic.w	r3, r2, r3
   804ba:	5423      	strb	r3, [r4, r0]
		objectHandleStacks.objectHandles[indexOfHandle] =
			(objectHandleType)(1 + indexOfHandle -
			objectHandleStacks.lowestIndexOfClass[objectclass]);
	}

	handle = objectHandleStacks.objectHandles[indexOfHandle];
   804bc:	4608      	mov	r0, r1
		{
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass] =
				(objectHandleType)hndCount;
		}

		TRACE_CLEAR_OBJECT_FLAG_ISEXCLUDED(objectclass, handle);
   804be:	bd10      	pop	{r4, pc}
   804c0:	f101 0316 	add.w	r3, r1, #22
   804c4:	10d8      	asrs	r0, r3, #3
   804c6:	4c21      	ldr	r4, [pc, #132]	; (8054c <xTraceGetObjectHandle+0x148>)
   804c8:	f003 0307 	and.w	r3, r3, #7
   804cc:	2201      	movs	r2, #1
   804ce:	fa02 f303 	lsl.w	r3, r2, r3
   804d2:	5c22      	ldrb	r2, [r4, r0]
   804d4:	ea22 0303 	bic.w	r3, r2, r3
   804d8:	5423      	strb	r3, [r4, r0]
		objectHandleStacks.objectHandles[indexOfHandle] =
			(objectHandleType)(1 + indexOfHandle -
			objectHandleStacks.lowestIndexOfClass[objectclass]);
	}

	handle = objectHandleStacks.objectHandles[indexOfHandle];
   804da:	4608      	mov	r0, r1
		{
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass] =
				(objectHandleType)hndCount;
		}

		TRACE_CLEAR_OBJECT_FLAG_ISEXCLUDED(objectclass, handle);
   804dc:	bd10      	pop	{r4, pc}
   804de:	f101 0321 	add.w	r3, r1, #33	; 0x21
   804e2:	10d8      	asrs	r0, r3, #3
   804e4:	4c19      	ldr	r4, [pc, #100]	; (8054c <xTraceGetObjectHandle+0x148>)
   804e6:	f003 0307 	and.w	r3, r3, #7
   804ea:	2201      	movs	r2, #1
   804ec:	fa02 f303 	lsl.w	r3, r2, r3
   804f0:	5c22      	ldrb	r2, [r4, r0]
   804f2:	ea22 0303 	bic.w	r3, r2, r3
   804f6:	5423      	strb	r3, [r4, r0]
		objectHandleStacks.objectHandles[indexOfHandle] =
			(objectHandleType)(1 + indexOfHandle -
			objectHandleStacks.lowestIndexOfClass[objectclass]);
	}

	handle = objectHandleStacks.objectHandles[indexOfHandle];
   804f8:	4608      	mov	r0, r1
		{
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass] =
				(objectHandleType)hndCount;
		}

		TRACE_CLEAR_OBJECT_FLAG_ISEXCLUDED(objectclass, handle);
   804fa:	bd10      	pop	{r4, pc}
   804fc:	f101 0331 	add.w	r3, r1, #49	; 0x31
   80500:	10d8      	asrs	r0, r3, #3
   80502:	4c12      	ldr	r4, [pc, #72]	; (8054c <xTraceGetObjectHandle+0x148>)
   80504:	f003 0307 	and.w	r3, r3, #7
   80508:	2201      	movs	r2, #1
   8050a:	fa02 f303 	lsl.w	r3, r2, r3
   8050e:	5c22      	ldrb	r2, [r4, r0]
   80510:	ea22 0303 	bic.w	r3, r2, r3
   80514:	5423      	strb	r3, [r4, r0]
		objectHandleStacks.objectHandles[indexOfHandle] =
			(objectHandleType)(1 + indexOfHandle -
			objectHandleStacks.lowestIndexOfClass[objectclass]);
	}

	handle = objectHandleStacks.objectHandles[indexOfHandle];
   80516:	4608      	mov	r0, r1
		{
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass] =
				(objectHandleType)hndCount;
		}

		TRACE_CLEAR_OBJECT_FLAG_ISEXCLUDED(objectclass, handle);
   80518:	bd10      	pop	{r4, pc}
   8051a:	f101 0334 	add.w	r3, r1, #52	; 0x34
   8051e:	10d8      	asrs	r0, r3, #3
   80520:	4c0a      	ldr	r4, [pc, #40]	; (8054c <xTraceGetObjectHandle+0x148>)
   80522:	f003 0307 	and.w	r3, r3, #7
   80526:	2201      	movs	r2, #1
   80528:	fa02 f303 	lsl.w	r3, r2, r3
   8052c:	5c22      	ldrb	r2, [r4, r0]
   8052e:	ea22 0303 	bic.w	r3, r2, r3
   80532:	5423      	strb	r3, [r4, r0]
		objectHandleStacks.objectHandles[indexOfHandle] =
			(objectHandleType)(1 + indexOfHandle -
			objectHandleStacks.lowestIndexOfClass[objectclass]);
	}

	handle = objectHandleStacks.objectHandles[indexOfHandle];
   80534:	4608      	mov	r0, r1
		{
			objectHandleStacks.handleCountWaterMarksOfClass[objectclass] =
				(objectHandleType)hndCount;
		}

		TRACE_CLEAR_OBJECT_FLAG_ISEXCLUDED(objectclass, handle);
   80536:	bd10      	pop	{r4, pc}
		objectHandleStacks.objectHandles[indexOfHandle] =
			(objectHandleType)(1 + indexOfHandle -
			objectHandleStacks.lowestIndexOfClass[objectclass]);
	}

	handle = objectHandleStacks.objectHandles[indexOfHandle];
   80538:	4608      	mov	r0, r1

		TRACE_CLEAR_OBJECT_FLAG_ISEXCLUDED(objectclass, handle);
	}

	return handle;
}
   8053a:	bd10      	pop	{r4, pc}
   8053c:	0008681c 	.word	0x0008681c
   80540:	000801b9 	.word	0x000801b9
   80544:	20070a00 	.word	0x20070a00
   80548:	00080fe5 	.word	0x00080fe5
   8054c:	20070a70 	.word	0x20070a70

00080550 <vTraceSetObjectName>:
 * recorder's Object Property Table, at the given handle and object class.
 ******************************************************************************/
void vTraceSetObjectName(traceObjectClass objectclass,
						 objectHandleType handle,
						 const char* name)
{
   80550:	b538      	push	{r3, r4, r5, lr}
	static uint16_t idx;

	TRACE_ASSERT(name != NULL, "vTraceSetObjectName: name == NULL", );
   80552:	b91a      	cbnz	r2, 8055c <vTraceSetObjectName+0xc>
   80554:	4817      	ldr	r0, [pc, #92]	; (805b4 <vTraceSetObjectName+0x64>)
   80556:	4b18      	ldr	r3, [pc, #96]	; (805b8 <vTraceSetObjectName+0x68>)
   80558:	4798      	blx	r3
   8055a:	bd38      	pop	{r3, r4, r5, pc}
   8055c:	4604      	mov	r4, r0
   8055e:	4608      	mov	r0, r1
   80560:	4615      	mov	r5, r2

	if (objectclass >= TRACE_NCLASSES)
   80562:	2c06      	cmp	r4, #6
   80564:	d903      	bls.n	8056e <vTraceSetObjectName+0x1e>
	{
		vTraceError("Illegal object class in vTraceSetObjectName");
   80566:	4815      	ldr	r0, [pc, #84]	; (805bc <vTraceSetObjectName+0x6c>)
   80568:	4b13      	ldr	r3, [pc, #76]	; (805b8 <vTraceSetObjectName+0x68>)
   8056a:	4798      	blx	r3
		return;
   8056c:	bd38      	pop	{r3, r4, r5, pc}
	}

	if (handle == 0)
   8056e:	b919      	cbnz	r1, 80578 <vTraceSetObjectName+0x28>
	{
		vTraceError("Illegal handle (0) in vTraceSetObjectName.");
   80570:	4813      	ldr	r0, [pc, #76]	; (805c0 <vTraceSetObjectName+0x70>)
   80572:	4b11      	ldr	r3, [pc, #68]	; (805b8 <vTraceSetObjectName+0x68>)
   80574:	4798      	blx	r3
		return;
   80576:	bd38      	pop	{r3, r4, r5, pc}
	}

	if (handle > RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass])
   80578:	4b12      	ldr	r3, [pc, #72]	; (805c4 <vTraceSetObjectName+0x74>)
   8057a:	681b      	ldr	r3, [r3, #0]
   8057c:	4423      	add	r3, r4
   8057e:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
   80582:	428b      	cmp	r3, r1
   80584:	d205      	bcs.n	80592 <vTraceSetObjectName+0x42>
	{
		/* ERROR */
		vTraceError(pszTraceGetErrorNotEnoughHandles(objectclass));
   80586:	4620      	mov	r0, r4
   80588:	4b0f      	ldr	r3, [pc, #60]	; (805c8 <vTraceSetObjectName+0x78>)
   8058a:	4798      	blx	r3
   8058c:	4b0a      	ldr	r3, [pc, #40]	; (805b8 <vTraceSetObjectName+0x68>)
   8058e:	4798      	blx	r3
   80590:	bd38      	pop	{r3, r4, r5, pc}
	}
	else
	{
		idx = uiIndexOfObject(handle, objectclass);
   80592:	4621      	mov	r1, r4
   80594:	4b0d      	ldr	r3, [pc, #52]	; (805cc <vTraceSetObjectName+0x7c>)
   80596:	4798      	blx	r3

		if (traceErrorMessage == NULL)
   80598:	4b0d      	ldr	r3, [pc, #52]	; (805d0 <vTraceSetObjectName+0x80>)
   8059a:	681b      	ldr	r3, [r3, #0]
   8059c:	b94b      	cbnz	r3, 805b2 <vTraceSetObjectName+0x62>
		{
			(void)strncpy((char*)&(RecorderDataPtr->ObjectPropertyTable.objbytes[idx]),
   8059e:	4b09      	ldr	r3, [pc, #36]	; (805c4 <vTraceSetObjectName+0x74>)
   805a0:	681b      	ldr	r3, [r3, #0]
				name,
				RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[ objectclass ]);
   805a2:	441c      	add	r4, r3
	{
		idx = uiIndexOfObject(handle, objectclass);

		if (traceErrorMessage == NULL)
		{
			(void)strncpy((char*)&(RecorderDataPtr->ObjectPropertyTable.objbytes[idx]),
   805a4:	4418      	add	r0, r3
   805a6:	f894 206c 	ldrb.w	r2, [r4, #108]	; 0x6c
   805aa:	4629      	mov	r1, r5
   805ac:	308c      	adds	r0, #140	; 0x8c
   805ae:	4b09      	ldr	r3, [pc, #36]	; (805d4 <vTraceSetObjectName+0x84>)
   805b0:	4798      	blx	r3
   805b2:	bd38      	pop	{r3, r4, r5, pc}
   805b4:	00086914 	.word	0x00086914
   805b8:	000801b9 	.word	0x000801b9
   805bc:	00086944 	.word	0x00086944
   805c0:	00086970 	.word	0x00086970
   805c4:	200709fc 	.word	0x200709fc
   805c8:	00080fe5 	.word	0x00080fe5
   805cc:	000803b1 	.word	0x000803b1
   805d0:	200709f0 	.word	0x200709f0
   805d4:	00083afd 	.word	0x00083afd

000805d8 <prvCheckDataToBeOverwrittenForMultiEntryEvents>:
 *
 * This is assumed to execute within a critical section...
 *****************************************************************************/

void prvCheckDataToBeOverwrittenForMultiEntryEvents(uint8_t nofEntriesToCheck)
{
   805d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	/* Generic "int" type is desired - should be 16 bit variable on 16 bit HW */
	unsigned int i = 0;
	unsigned int e = 0;

	TRACE_ASSERT(nofEntriesToCheck != 0, 
   805dc:	b118      	cbz	r0, 805e6 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0xe>
		"prvCheckDataToBeOverwrittenForMultiEntryEvents: nofEntriesToCheck == 0", );

	while (i < nofEntriesToCheck)
   805de:	4605      	mov	r5, r0
   805e0:	b930      	cbnz	r0, 805f0 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x18>
   805e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
{
	/* Generic "int" type is desired - should be 16 bit variable on 16 bit HW */
	unsigned int i = 0;
	unsigned int e = 0;

	TRACE_ASSERT(nofEntriesToCheck != 0, 
   805e6:	481f      	ldr	r0, [pc, #124]	; (80664 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x8c>)
   805e8:	4b1f      	ldr	r3, [pc, #124]	; (80668 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x90>)
   805ea:	4798      	blx	r3
   805ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		"prvCheckDataToBeOverwrittenForMultiEntryEvents: nofEntriesToCheck == 0", );

	while (i < nofEntriesToCheck)
   805f0:	2400      	movs	r4, #0
	{
		e = RecorderDataPtr->nextFreeIndex + i;
   805f2:	4e1e      	ldr	r6, [pc, #120]	; (8066c <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x94>)
				(void)memset(& RecorderDataPtr->eventData[e*4], 0, 4 + 4);
			}
			else
			{
				/* Clear 8 bytes, 4 first and 4 last */
				(void)memset(& RecorderDataPtr->eventData[0], 0, 4);
   805f4:	4627      	mov	r7, r4
			(RecorderDataPtr->eventData[e*4] < USER_EVENT + 16))
		{
			uint8_t nDataEvents = (uint8_t)(RecorderDataPtr->eventData[e*4] - USER_EVENT);
			if ((e + nDataEvents) < RecorderDataPtr->maxEvents)
			{
				(void)memset(& RecorderDataPtr->eventData[e*4], 0, 4 + 4 * nDataEvents);
   805f6:	f8df 8078 	ldr.w	r8, [pc, #120]	; 80670 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x98>
	TRACE_ASSERT(nofEntriesToCheck != 0, 
		"prvCheckDataToBeOverwrittenForMultiEntryEvents: nofEntriesToCheck == 0", );

	while (i < nofEntriesToCheck)
	{
		e = RecorderDataPtr->nextFreeIndex + i;
   805fa:	6830      	ldr	r0, [r6, #0]
   805fc:	69c3      	ldr	r3, [r0, #28]
   805fe:	4423      	add	r3, r4
		if ((RecorderDataPtr->eventData[e*4] > USER_EVENT) &&
   80600:	ea4f 0e83 	mov.w	lr, r3, lsl #2
   80604:	eb00 020e 	add.w	r2, r0, lr
   80608:	f892 2830 	ldrb.w	r2, [r2, #2096]	; 0x830
   8060c:	f102 0167 	add.w	r1, r2, #103	; 0x67
   80610:	b2c9      	uxtb	r1, r1
   80612:	290e      	cmp	r1, #14
   80614:	d80d      	bhi.n	80632 <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x5a>
			(RecorderDataPtr->eventData[e*4] < USER_EVENT + 16))
		{
			uint8_t nDataEvents = (uint8_t)(RecorderDataPtr->eventData[e*4] - USER_EVENT);
   80616:	3268      	adds	r2, #104	; 0x68
   80618:	b2d2      	uxtb	r2, r2
			if ((e + nDataEvents) < RecorderDataPtr->maxEvents)
   8061a:	4413      	add	r3, r2
   8061c:	6981      	ldr	r1, [r0, #24]
   8061e:	428b      	cmp	r3, r1
   80620:	d21b      	bcs.n	8065a <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x82>
			{
				(void)memset(& RecorderDataPtr->eventData[e*4], 0, 4 + 4 * nDataEvents);
   80622:	3201      	adds	r2, #1
   80624:	f50e 6e03 	add.w	lr, lr, #2096	; 0x830
   80628:	0092      	lsls	r2, r2, #2
   8062a:	4639      	mov	r1, r7
   8062c:	4470      	add	r0, lr
   8062e:	47c0      	blx	r8
   80630:	e013      	b.n	8065a <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x82>
			}
		}
		else if (RecorderDataPtr->eventData[e*4] == DIV_XPS)
   80632:	2a01      	cmp	r2, #1
   80634:	d111      	bne.n	8065a <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x82>
		{
			if ((e + 1) < RecorderDataPtr->maxEvents)
   80636:	3301      	adds	r3, #1
   80638:	6982      	ldr	r2, [r0, #24]
   8063a:	4293      	cmp	r3, r2
   8063c:	d207      	bcs.n	8064e <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x76>
			{
				/* Clear 8 bytes */
				(void)memset(& RecorderDataPtr->eventData[e*4], 0, 4 + 4);
   8063e:	f50e 6e03 	add.w	lr, lr, #2096	; 0x830
   80642:	eb00 030e 	add.w	r3, r0, lr
   80646:	f840 700e 	str.w	r7, [r0, lr]
   8064a:	605f      	str	r7, [r3, #4]
   8064c:	e005      	b.n	8065a <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x82>
			}
			else
			{
				/* Clear 8 bytes, 4 first and 4 last */
				(void)memset(& RecorderDataPtr->eventData[0], 0, 4);
   8064e:	f8c0 7830 	str.w	r7, [r0, #2096]	; 0x830
				(void)memset(& RecorderDataPtr->eventData[e*4], 0, 4);
   80652:	f50e 6e03 	add.w	lr, lr, #2096	; 0x830
   80656:	f840 700e 	str.w	r7, [r0, lr]
			}
		}
		i++;
   8065a:	3401      	adds	r4, #1
	unsigned int e = 0;

	TRACE_ASSERT(nofEntriesToCheck != 0, 
		"prvCheckDataToBeOverwrittenForMultiEntryEvents: nofEntriesToCheck == 0", );

	while (i < nofEntriesToCheck)
   8065c:	42ac      	cmp	r4, r5
   8065e:	d1cc      	bne.n	805fa <prvCheckDataToBeOverwrittenForMultiEntryEvents+0x22>
   80660:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80664:	0008699c 	.word	0x0008699c
   80668:	000801b9 	.word	0x000801b9
   8066c:	200709fc 	.word	0x200709fc
   80670:	000838a5 	.word	0x000838a5

00080674 <prvTraceUpdateCounters>:
 * prvTraceUpdateCounters
 *
 * Updates the index of the event buffer.
 ******************************************************************************/
void prvTraceUpdateCounters(void)
{	
   80674:	b508      	push	{r3, lr}
	if (RecorderDataPtr->recorderActive == 0)
   80676:	4b0a      	ldr	r3, [pc, #40]	; (806a0 <prvTraceUpdateCounters+0x2c>)
   80678:	681b      	ldr	r3, [r3, #0]
   8067a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   8067c:	b17a      	cbz	r2, 8069e <prvTraceUpdateCounters+0x2a>
	{
		return;
	}
	
	RecorderDataPtr->numEvents++;
   8067e:	695a      	ldr	r2, [r3, #20]
   80680:	3201      	adds	r2, #1
   80682:	615a      	str	r2, [r3, #20]

	RecorderDataPtr->nextFreeIndex++;
   80684:	69da      	ldr	r2, [r3, #28]
   80686:	3201      	adds	r2, #1
   80688:	61da      	str	r2, [r3, #28]

	if (RecorderDataPtr->nextFreeIndex >= EVENT_BUFFER_SIZE)
   8068a:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
   8068e:	d303      	bcc.n	80698 <prvTraceUpdateCounters+0x24>
	{
#if (TRACE_RECORDER_STORE_MODE == TRACE_STORE_MODE_RING_BUFFER)
		RecorderDataPtr->bufferIsFull = 1;
   80690:	2201      	movs	r2, #1
   80692:	621a      	str	r2, [r3, #32]
		RecorderDataPtr->nextFreeIndex = 0;
   80694:	2200      	movs	r2, #0
   80696:	61da      	str	r2, [r3, #28]
		vTraceStop();
#endif
	}

#if (TRACE_RECORDER_STORE_MODE == TRACE_STORE_MODE_RING_BUFFER)
	prvCheckDataToBeOverwrittenForMultiEntryEvents(1);
   80698:	2001      	movs	r0, #1
   8069a:	4b02      	ldr	r3, [pc, #8]	; (806a4 <prvTraceUpdateCounters+0x30>)
   8069c:	4798      	blx	r3
   8069e:	bd08      	pop	{r3, pc}
   806a0:	200709fc 	.word	0x200709fc
   806a4:	000805d9 	.word	0x000805d9

000806a8 <prvTraceGetDTS>:
 *
 * The parameter param_maxDTS should be 0xFF for 8-bit dts or 0xFFFF for
 * events with 16-bit dts fields.
 *****************************************************************************/
uint16_t prvTraceGetDTS(uint16_t param_maxDTS)
{
   806a8:	b530      	push	{r4, r5, lr}
   806aa:	b083      	sub	sp, #12
   806ac:	4604      	mov	r4, r0
	static uint32_t old_timestamp = 0;
	XTSEvent* xts = 0;
	uint32_t dts = 0;
	uint32_t timestamp = 0;
   806ae:	2300      	movs	r3, #0
   806b0:	9301      	str	r3, [sp, #4]

	TRACE_ASSERT(param_maxDTS == 0xFF || param_maxDTS == 0xFFFF, "prvTraceGetDTS: Invalid value for param_maxDTS", 0);
   806b2:	28ff      	cmp	r0, #255	; 0xff
   806b4:	d008      	beq.n	806c8 <prvTraceGetDTS+0x20>
   806b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
   806ba:	4298      	cmp	r0, r3
   806bc:	d004      	beq.n	806c8 <prvTraceGetDTS+0x20>
   806be:	482f      	ldr	r0, [pc, #188]	; (8077c <prvTraceGetDTS+0xd4>)
   806c0:	4b2f      	ldr	r3, [pc, #188]	; (80780 <prvTraceGetDTS+0xd8>)
   806c2:	4798      	blx	r3
   806c4:	2000      	movs	r0, #0
   806c6:	e057      	b.n	80778 <prvTraceGetDTS+0xd0>

	if (RecorderDataPtr->frequency == 0 && init_hwtc_count != HWTC_COUNT)
   806c8:	4b2e      	ldr	r3, [pc, #184]	; (80784 <prvTraceGetDTS+0xdc>)
   806ca:	681b      	ldr	r3, [r3, #0]
   806cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
   806ce:	b952      	cbnz	r2, 806e6 <prvTraceGetDTS+0x3e>
   806d0:	4a2d      	ldr	r2, [pc, #180]	; (80788 <prvTraceGetDTS+0xe0>)
   806d2:	6811      	ldr	r1, [r2, #0]
   806d4:	4a2d      	ldr	r2, [pc, #180]	; (8078c <prvTraceGetDTS+0xe4>)
   806d6:	6812      	ldr	r2, [r2, #0]
   806d8:	440a      	add	r2, r1
   806da:	492d      	ldr	r1, [pc, #180]	; (80790 <prvTraceGetDTS+0xe8>)
   806dc:	6809      	ldr	r1, [r1, #0]
   806de:	428a      	cmp	r2, r1
#if (SELECTED_PORT == PORT_Win32)
		RecorderDataPtr->frequency = 100000;
#elif (SELECTED_PORT == PORT_HWIndependent)
		RecorderDataPtr->frequency = TRACE_TICK_RATE_HZ;
#else
		RecorderDataPtr->frequency = TRACE_CPU_CLOCK_HZ / HWTC_DIVISOR;//(HWTC_PERIOD * TRACE_TICK_RATE_HZ) / (uint32_t)HWTC_DIVISOR;
   806e0:	bf1c      	itt	ne
   806e2:	4a2c      	ldrne	r2, [pc, #176]	; (80794 <prvTraceGetDTS+0xec>)
   806e4:	625a      	strne	r2, [r3, #36]	; 0x24
	* The below statements read the timestamp from the timer port module.
	* If necessary, whole seconds are extracted using division while the rest
	* comes from the modulo operation.
	**************************************************************************/
	
	vTracePortGetTimeStamp(&timestamp);	
   806e6:	a801      	add	r0, sp, #4
   806e8:	4b2b      	ldr	r3, [pc, #172]	; (80798 <prvTraceGetDTS+0xf0>)
   806ea:	4798      	blx	r3
	
	/***************************************************************************
	* Since dts is unsigned the result will be correct even if timestamp has
	* wrapped around.
	***************************************************************************/
	dts = timestamp - old_timestamp;
   806ec:	9a01      	ldr	r2, [sp, #4]
   806ee:	4b2b      	ldr	r3, [pc, #172]	; (8079c <prvTraceGetDTS+0xf4>)
   806f0:	6818      	ldr	r0, [r3, #0]
   806f2:	1a15      	subs	r5, r2, r0
	old_timestamp = timestamp;
   806f4:	601a      	str	r2, [r3, #0]

	if (RecorderDataPtr->frequency > 0)
   806f6:	4b23      	ldr	r3, [pc, #140]	; (80784 <prvTraceGetDTS+0xdc>)
   806f8:	681b      	ldr	r3, [r3, #0]
   806fa:	6a59      	ldr	r1, [r3, #36]	; 0x24
   806fc:	b1d9      	cbz	r1, 80736 <prvTraceGetDTS+0x8e>
	{
		/* Check if dts > 1 second */
		if (dts > RecorderDataPtr->frequency)
   806fe:	428d      	cmp	r5, r1
   80700:	d90a      	bls.n	80718 <prvTraceGetDTS+0x70>
		{
			/* More than 1 second has passed */
			RecorderDataPtr->absTimeLastEventSecond += dts / RecorderDataPtr->frequency;
   80702:	fbb5 f2f1 	udiv	r2, r5, r1
   80706:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
   80708:	4410      	add	r0, r2
   8070a:	62d8      	str	r0, [r3, #44]	; 0x2c
			/* The part that is not an entire second is added to absTimeLastEvent */
			RecorderDataPtr->absTimeLastEvent += dts % RecorderDataPtr->frequency;
   8070c:	fb01 5112 	mls	r1, r1, r2, r5
   80710:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   80712:	4411      	add	r1, r2
   80714:	6299      	str	r1, [r3, #40]	; 0x28
   80716:	e002      	b.n	8071e <prvTraceGetDTS+0x76>
		}
		else
		{
			RecorderDataPtr->absTimeLastEvent += dts;
   80718:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   8071a:	442a      	add	r2, r5
   8071c:	629a      	str	r2, [r3, #40]	; 0x28
		}

		/* Check if absTimeLastEvent >= 1 second */
		if (RecorderDataPtr->absTimeLastEvent >= RecorderDataPtr->frequency)
   8071e:	4b19      	ldr	r3, [pc, #100]	; (80784 <prvTraceGetDTS+0xdc>)
   80720:	681b      	ldr	r3, [r3, #0]
   80722:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   80724:	6a59      	ldr	r1, [r3, #36]	; 0x24
   80726:	428a      	cmp	r2, r1
   80728:	d306      	bcc.n	80738 <prvTraceGetDTS+0x90>
		{
			/* RecorderDataPtr->absTimeLastEvent is more than or equal to 1 second, but always less than 2 seconds */
			RecorderDataPtr->absTimeLastEventSecond++;
   8072a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
   8072c:	3001      	adds	r0, #1
   8072e:	62d8      	str	r0, [r3, #44]	; 0x2c
			RecorderDataPtr->absTimeLastEvent -= RecorderDataPtr->frequency;
   80730:	1a52      	subs	r2, r2, r1
   80732:	629a      	str	r2, [r3, #40]	; 0x28
   80734:	e000      	b.n	80738 <prvTraceGetDTS+0x90>
		}
	}
	else
	{
		/* Special case if the recorder has not yet started (frequency may be uninitialized, i.e., zero) */
		RecorderDataPtr->absTimeLastEvent = timestamp;
   80736:	629a      	str	r2, [r3, #40]	; 0x28
	}

	/* If the dts (time since last event) does not fit in event->dts (only 8 or 16 bits) */
	if (dts > param_maxDTS)
   80738:	42a5      	cmp	r5, r4
   8073a:	d91b      	bls.n	80774 <prvTraceGetDTS+0xcc>
	{
		/* Create an XTS event (eXtended TimeStamp) containing the higher dts bits*/
		xts = (XTSEvent*) xTraceNextFreeEventBufferSlot();
   8073c:	4b18      	ldr	r3, [pc, #96]	; (807a0 <prvTraceGetDTS+0xf8>)
   8073e:	4798      	blx	r3

		if (xts != NULL)
   80740:	b1c0      	cbz	r0, 80774 <prvTraceGetDTS+0xcc>
		{
			if (param_maxDTS == 0xFFFF)
   80742:	f64f 72ff 	movw	r2, #65535	; 0xffff
   80746:	4294      	cmp	r4, r2
   80748:	d106      	bne.n	80758 <prvTraceGetDTS+0xb0>
			{
				xts->type = XTS16;
   8074a:	22a9      	movs	r2, #169	; 0xa9
   8074c:	7002      	strb	r2, [r0, #0]
				xts->xts_16 = (uint16_t)((dts / 0x10000) & 0xFFFF);
   8074e:	0c2a      	lsrs	r2, r5, #16
   80750:	8042      	strh	r2, [r0, #2]
				xts->xts_8 = 0;
   80752:	2200      	movs	r2, #0
   80754:	7042      	strb	r2, [r0, #1]
   80756:	e00b      	b.n	80770 <prvTraceGetDTS+0xc8>
			}
			else if (param_maxDTS == 0xFF)
   80758:	2cff      	cmp	r4, #255	; 0xff
   8075a:	d106      	bne.n	8076a <prvTraceGetDTS+0xc2>
			{
				xts->type = XTS8;
   8075c:	22a8      	movs	r2, #168	; 0xa8
   8075e:	7002      	strb	r2, [r0, #0]
				xts->xts_16 = (uint16_t)((dts / 0x100) & 0xFFFF);
   80760:	0a2a      	lsrs	r2, r5, #8
   80762:	8042      	strh	r2, [r0, #2]
				xts->xts_8 = (uint8_t)((dts / 0x1000000) & 0xFF);
   80764:	0e2a      	lsrs	r2, r5, #24
   80766:	7042      	strb	r2, [r0, #1]
   80768:	e002      	b.n	80770 <prvTraceGetDTS+0xc8>
			}
			else
			{
				vTraceError("Bad param_maxDTS in prvTraceGetDTS");
   8076a:	480e      	ldr	r0, [pc, #56]	; (807a4 <prvTraceGetDTS+0xfc>)
   8076c:	4b04      	ldr	r3, [pc, #16]	; (80780 <prvTraceGetDTS+0xd8>)
   8076e:	4798      	blx	r3
			}
			prvTraceUpdateCounters();
   80770:	4b0d      	ldr	r3, [pc, #52]	; (807a8 <prvTraceGetDTS+0x100>)
   80772:	4798      	blx	r3
		}
	}

	return (uint16_t)dts & param_maxDTS;
   80774:	ea05 0004 	and.w	r0, r5, r4
}
   80778:	b003      	add	sp, #12
   8077a:	bd30      	pop	{r4, r5, pc}
   8077c:	000869f4 	.word	0x000869f4
   80780:	000801b9 	.word	0x000801b9
   80784:	200709fc 	.word	0x200709fc
   80788:	e0001004 	.word	0xe0001004
   8078c:	20070a88 	.word	0x20070a88
   80790:	2007c46c 	.word	0x2007c46c
   80794:	01406f40 	.word	0x01406f40
   80798:	00080801 	.word	0x00080801
   8079c:	200709f4 	.word	0x200709f4
   807a0:	00080379 	.word	0x00080379
   807a4:	00086a34 	.word	0x00086a34
   807a8:	00080675 	.word	0x00080675

000807ac <prvTraceInitCortexM>:
uint32_t DWT_CYCLES_ADDED = 0; /* Used on ARM Cortex-M only */

#if (SELECTED_PORT == PORT_ARM_CortexM) /* ONLY DWT PORT SHOULD BE HERE */

void prvTraceInitCortexM()
{
   807ac:	b508      	push	{r3, lr}
	/* Make sure DWT is enabled is enabled, if supported */
	REG_DEMCR |= DEMCR_TRCENA;
   807ae:	4b0e      	ldr	r3, [pc, #56]	; (807e8 <prvTraceInitCortexM+0x3c>)
   807b0:	681a      	ldr	r2, [r3, #0]
   807b2:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
   807b6:	601a      	str	r2, [r3, #0]

	do{
		/* Verify that DWT is supported */
		if (REG_DEMCR == 0)
   807b8:	681b      	ldr	r3, [r3, #0]
   807ba:	b91b      	cbnz	r3, 807c4 <prvTraceInitCortexM+0x18>
		{
			vTraceError("DWT not supported by this chip!");
   807bc:	480b      	ldr	r0, [pc, #44]	; (807ec <prvTraceInitCortexM+0x40>)
   807be:	4b0c      	ldr	r3, [pc, #48]	; (807f0 <prvTraceInitCortexM+0x44>)
   807c0:	4798      	blx	r3
			break;
   807c2:	bd08      	pop	{r3, pc}
		}

		/* Verify that DWT_CYCCNT is supported */
		if (REG_DWT_CTRL & DWT_CTRL_NOCYCCNT)
   807c4:	4b0b      	ldr	r3, [pc, #44]	; (807f4 <prvTraceInitCortexM+0x48>)
   807c6:	681b      	ldr	r3, [r3, #0]
   807c8:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
   807cc:	d003      	beq.n	807d6 <prvTraceInitCortexM+0x2a>
		{
			vTraceError("DWT_CYCCNT not supported by this chip!");
   807ce:	480a      	ldr	r0, [pc, #40]	; (807f8 <prvTraceInitCortexM+0x4c>)
   807d0:	4b07      	ldr	r3, [pc, #28]	; (807f0 <prvTraceInitCortexM+0x44>)
   807d2:	4798      	blx	r3
			break;
   807d4:	bd08      	pop	{r3, pc}
		}

		/* Reset the cycle counter */
		REG_DWT_CYCCNT = 0;
   807d6:	2200      	movs	r2, #0
   807d8:	4b08      	ldr	r3, [pc, #32]	; (807fc <prvTraceInitCortexM+0x50>)
   807da:	601a      	str	r2, [r3, #0]

		/* Enable the cycle counter */
		REG_DWT_CTRL |= DWT_CTRL_CYCCNTENA;
   807dc:	4a05      	ldr	r2, [pc, #20]	; (807f4 <prvTraceInitCortexM+0x48>)
   807de:	6813      	ldr	r3, [r2, #0]
   807e0:	f043 0301 	orr.w	r3, r3, #1
   807e4:	6013      	str	r3, [r2, #0]
   807e6:	bd08      	pop	{r3, pc}
   807e8:	e000edfc 	.word	0xe000edfc
   807ec:	00086c48 	.word	0x00086c48
   807f0:	000801b9 	.word	0x000801b9
   807f4:	e0001000 	.word	0xe0001000
   807f8:	00086c68 	.word	0x00086c68
   807fc:	e0001004 	.word	0xe0001004

00080800 <vTracePortGetTimeStamp>:
	static uint32_t last_hwtc_rest = 0;
	uint32_t diff = 0;
	uint32_t diff_scaled = 0;
#endif /*HWTC_TYPE == HWTC_TYPE_SYSTICK*/

	if (trace_disable_timestamp == 1)
   80800:	4b11      	ldr	r3, [pc, #68]	; (80848 <vTracePortGetTimeStamp+0x48>)
   80802:	681b      	ldr	r3, [r3, #0]
   80804:	2b01      	cmp	r3, #1
   80806:	d104      	bne.n	80812 <vTracePortGetTimeStamp+0x12>
	{
		if (pTimestamp)
   80808:	b1e0      	cbz	r0, 80844 <vTracePortGetTimeStamp+0x44>
			*pTimestamp = last_timestamp;
   8080a:	4b10      	ldr	r3, [pc, #64]	; (8084c <vTracePortGetTimeStamp+0x4c>)
   8080c:	681b      	ldr	r3, [r3, #0]
   8080e:	6003      	str	r3, [r0, #0]
   80810:	4770      	bx	lr
 * or the trace recorder library. Typically you should not need to change
 * the code of vTracePortGetTimeStamp if using the HWTC macros.
 *
 ******************************************************************************/
void vTracePortGetTimeStamp(uint32_t *pTimestamp)
{
   80812:	b410      	push	{r4}
	}

	/* Retrieve HWTC_COUNT only once since the same value should be used all throughout this function. */
#if (HWTC_COUNT_DIRECTION == DIRECTION_INCREMENTING)
	/* Get the increasing tick count */
	hwtc_count = HWTC_COUNT;
   80814:	4b0e      	ldr	r3, [pc, #56]	; (80850 <vTracePortGetTimeStamp+0x50>)
   80816:	681a      	ldr	r2, [r3, #0]
   80818:	4b0e      	ldr	r3, [pc, #56]	; (80854 <vTracePortGetTimeStamp+0x54>)
   8081a:	681b      	ldr	r3, [r3, #0]
   8081c:	4413      	add	r3, r2
	/* This seemingly unnecessarily complicated code will handle free running clocks that can be scaled down to avoid too large DTS values.
	Without this, the scaled timestamp will wrap at (2^32 / HWTC_DIVISOR) ticks.
	The scaled timestamp returned from this function is supposed to go from 0 -> 2^32, which in real time would represent (0 -> 2^32 * HWTC_DIVISOR) ticks. */
	
	/* First we see how long time has passed since the last timestamp call, and we also add the ticks that went missing when we scaled down the last time. */
	diff = (hwtc_count - last_hwtc_count) + last_hwtc_rest;
   8081e:	4a0e      	ldr	r2, [pc, #56]	; (80858 <vTracePortGetTimeStamp+0x58>)
   80820:	6812      	ldr	r2, [r2, #0]
   80822:	1a99      	subs	r1, r3, r2
   80824:	4c0d      	ldr	r4, [pc, #52]	; (8085c <vTracePortGetTimeStamp+0x5c>)
   80826:	6822      	ldr	r2, [r4, #0]
   80828:	440a      	add	r2, r1
	
	/* Scale down the diff */
    diff_scaled = diff / HWTC_DIVISOR;
	
	/* Find out how many ticks were lost when scaling down, so we can add them the next time */
    last_hwtc_rest = diff % HWTC_DIVISOR;
   8082a:	f002 0103 	and.w	r1, r2, #3
   8082e:	6021      	str	r1, [r4, #0]

	/* We increase the scaled timestamp by the scaled amount */
	last_timestamp += diff_scaled;
   80830:	4c06      	ldr	r4, [pc, #24]	; (8084c <vTracePortGetTimeStamp+0x4c>)
   80832:	6821      	ldr	r1, [r4, #0]
   80834:	eb01 0292 	add.w	r2, r1, r2, lsr #2
   80838:	6022      	str	r2, [r4, #0]
#endif /*HWTC_TYPE == HWTC_TYPE_SYSTICK*/

	/* Is anyone interested in the results? */
	if (pTimestamp)
   8083a:	b100      	cbz	r0, 8083e <vTracePortGetTimeStamp+0x3e>
		*pTimestamp = last_timestamp;
   8083c:	6002      	str	r2, [r0, #0]

	/* Store the previous value */
	last_hwtc_count = hwtc_count;
   8083e:	4a06      	ldr	r2, [pc, #24]	; (80858 <vTracePortGetTimeStamp+0x58>)
   80840:	6013      	str	r3, [r2, #0]
}
   80842:	bc10      	pop	{r4}
   80844:	4770      	bx	lr
   80846:	bf00      	nop
   80848:	20070a80 	.word	0x20070a80
   8084c:	20070a84 	.word	0x20070a84
   80850:	e0001004 	.word	0xe0001004
   80854:	20070a88 	.word	0x20070a88
   80858:	20070a7c 	.word	0x20070a7c
   8085c:	20070a8c 	.word	0x20070a8c

00080860 <prvTraceGetParam>:
 * Used for storing extra bytes for kernel calls with numeric parameters.
 *
 * May only be called within a critical section!
 ******************************************************************************/
static uint32_t prvTraceGetParam(uint32_t param_max, uint32_t param)
{
   80860:	b538      	push	{r3, r4, r5, lr}
   80862:	4605      	mov	r5, r0
   80864:	460c      	mov	r4, r1
	XPSEvent* xps;

	TRACE_ASSERT(param_max == 0xFF || param_max == 0xFFFF,
   80866:	28ff      	cmp	r0, #255	; 0xff
   80868:	d008      	beq.n	8087c <prvTraceGetParam+0x1c>
   8086a:	f64f 73ff 	movw	r3, #65535	; 0xffff
   8086e:	4298      	cmp	r0, r3
   80870:	d004      	beq.n	8087c <prvTraceGetParam+0x1c>
   80872:	480c      	ldr	r0, [pc, #48]	; (808a4 <prvTraceGetParam+0x44>)
   80874:	4b0c      	ldr	r3, [pc, #48]	; (808a8 <prvTraceGetParam+0x48>)
   80876:	4798      	blx	r3
   80878:	4620      	mov	r0, r4
   8087a:	bd38      	pop	{r3, r4, r5, pc}
		"prvTraceGetParam: Invalid value for param_max", param);

	if (param <= param_max)
   8087c:	42a5      	cmp	r5, r4
   8087e:	d20f      	bcs.n	808a0 <prvTraceGetParam+0x40>
	{
		return param;
	}
	else
	{
		xps = (XPSEvent*) xTraceNextFreeEventBufferSlot();
   80880:	4b0a      	ldr	r3, [pc, #40]	; (808ac <prvTraceGetParam+0x4c>)
   80882:	4798      	blx	r3
		if (xps != NULL)
   80884:	b148      	cbz	r0, 8089a <prvTraceGetParam+0x3a>
		{
			xps->type = DIV_XPS;
   80886:	2301      	movs	r3, #1
   80888:	7003      	strb	r3, [r0, #0]
			xps->xps_8 = (param & (0xFF00 & ~param_max)) >> 8;
   8088a:	ea24 0305 	bic.w	r3, r4, r5
   8088e:	0a19      	lsrs	r1, r3, #8
   80890:	7041      	strb	r1, [r0, #1]
			xps->xps_16 = (param & (0xFFFF0000 & ~param_max)) >> 16;
   80892:	0c1b      	lsrs	r3, r3, #16
   80894:	8043      	strh	r3, [r0, #2]
			prvTraceUpdateCounters();
   80896:	4b06      	ldr	r3, [pc, #24]	; (808b0 <prvTraceGetParam+0x50>)
   80898:	4798      	blx	r3
		}

		return param & param_max;
   8089a:	ea05 0004 	and.w	r0, r5, r4
   8089e:	bd38      	pop	{r3, r4, r5, pc}
	TRACE_ASSERT(param_max == 0xFF || param_max == 0xFFFF,
		"prvTraceGetParam: Invalid value for param_max", param);

	if (param <= param_max)
	{
		return param;
   808a0:	4620      	mov	r0, r4
			prvTraceUpdateCounters();
		}

		return param & param_max;
	}
}
   808a2:	bd38      	pop	{r3, r4, r5, pc}
   808a4:	00086c90 	.word	0x00086c90
   808a8:	000801b9 	.word	0x000801b9
   808ac:	00080379 	.word	0x00080379
   808b0:	00080675 	.word	0x00080675

000808b4 <vTraceStoreTaskReady>:
	TREvent* tr;
	uint8_t hnd8;

	TRACE_SR_ALLOC_CRITICAL_SECTION();

	if (handle == 0)
   808b4:	2800      	cmp	r0, #0
   808b6:	d040      	beq.n	8093a <vTraceStoreTaskReady+0x86>
		/*  On FreeRTOS v7.3.0, this occurs when creating tasks due to a bad
		placement of the trace macro. In that case, the events are ignored. */
		return;
	}
	
	if (! readyEventsEnabled)
   808b8:	4a20      	ldr	r2, [pc, #128]	; (8093c <vTraceStoreTaskReady+0x88>)
   808ba:	6812      	ldr	r2, [r2, #0]
   808bc:	2a00      	cmp	r2, #0
   808be:	d03c      	beq.n	8093a <vTraceStoreTaskReady+0x86>
 * vTraceStoreTaskReady
 *
 * This function stores a ready state for the task handle sent in as parameter.
 ******************************************************************************/
void vTraceStoreTaskReady(objectHandleType handle)
{
   808c0:	b570      	push	{r4, r5, r6, lr}
   808c2:	4604      	mov	r4, r0
		a "hidden" (not traced) task, we must therefore disable recording 
		of ready events to avoid an undesired ready event... */
		return;
	}

	TRACE_ASSERT(handle <= NTask, "vTraceStoreTaskReady: Invalid value for handle", );
   808c4:	280f      	cmp	r0, #15
   808c6:	d903      	bls.n	808d0 <vTraceStoreTaskReady+0x1c>
   808c8:	481d      	ldr	r0, [pc, #116]	; (80940 <vTraceStoreTaskReady+0x8c>)
   808ca:	4b1e      	ldr	r3, [pc, #120]	; (80944 <vTraceStoreTaskReady+0x90>)
   808cc:	4798      	blx	r3
   808ce:	bd70      	pop	{r4, r5, r6, pc}

	if (recorder_busy)
   808d0:	4b1d      	ldr	r3, [pc, #116]	; (80948 <vTraceStoreTaskReady+0x94>)
   808d2:	681b      	ldr	r3, [r3, #0]
   808d4:	b11b      	cbz	r3, 808de <vTraceStoreTaskReady+0x2a>
	 * This should never occur, as the tick- and kernel call ISR is on lowest
	 * interrupt priority and always are disabled during the critical sections
	 * of the recorder.
	 ***********************************************************************/

	 vTraceError("Recorder busy - high priority ISR using syscall? (1)");
   808d6:	481d      	ldr	r0, [pc, #116]	; (8094c <vTraceStoreTaskReady+0x98>)
   808d8:	4b1a      	ldr	r3, [pc, #104]	; (80944 <vTraceStoreTaskReady+0x90>)
   808da:	4798      	blx	r3
	 return;
   808dc:	bd70      	pop	{r4, r5, r6, pc}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   808de:	f3ef 8510 	mrs	r5, PRIMASK

    \param [in]    priMask  Priority Mask
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
   808e2:	2301      	movs	r3, #1
   808e4:	f383 8810 	msr	PRIMASK, r3
	}

	trcCRITICAL_SECTION_BEGIN();
   808e8:	4a17      	ldr	r2, [pc, #92]	; (80948 <vTraceStoreTaskReady+0x94>)
   808ea:	6813      	ldr	r3, [r2, #0]
   808ec:	3301      	adds	r3, #1
   808ee:	6013      	str	r3, [r2, #0]
	if (RecorderDataPtr->recorderActive) /* Need to repeat this check! */
   808f0:	4b17      	ldr	r3, [pc, #92]	; (80950 <vTraceStoreTaskReady+0x9c>)
   808f2:	681b      	ldr	r3, [r3, #0]
   808f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   808f6:	b1cb      	cbz	r3, 8092c <vTraceStoreTaskReady+0x78>
	{
		if (!TRACE_GET_TASK_FLAG_ISEXCLUDED(handle))
   808f8:	f100 0321 	add.w	r3, r0, #33	; 0x21
   808fc:	10da      	asrs	r2, r3, #3
   808fe:	4915      	ldr	r1, [pc, #84]	; (80954 <vTraceStoreTaskReady+0xa0>)
   80900:	5c8a      	ldrb	r2, [r1, r2]
   80902:	f003 0307 	and.w	r3, r3, #7
   80906:	fa42 f303 	asr.w	r3, r2, r3
   8090a:	f013 0f01 	tst.w	r3, #1
   8090e:	d10d      	bne.n	8092c <vTraceStoreTaskReady+0x78>
		{
			dts3 = (uint16_t)prvTraceGetDTS(0xFFFF);
   80910:	f64f 70ff 	movw	r0, #65535	; 0xffff
   80914:	4b10      	ldr	r3, [pc, #64]	; (80958 <vTraceStoreTaskReady+0xa4>)
   80916:	4798      	blx	r3
   80918:	4606      	mov	r6, r0
			hnd8 = prvTraceGet8BitHandle(handle);
			tr = (TREvent*)xTraceNextFreeEventBufferSlot();
   8091a:	4b10      	ldr	r3, [pc, #64]	; (8095c <vTraceStoreTaskReady+0xa8>)
   8091c:	4798      	blx	r3
			if (tr != NULL)
   8091e:	b128      	cbz	r0, 8092c <vTraceStoreTaskReady+0x78>
			{
				tr->type = DIV_TASK_READY;
   80920:	2202      	movs	r2, #2
   80922:	7002      	strb	r2, [r0, #0]
				tr->dts = dts3;
   80924:	8046      	strh	r6, [r0, #2]
				tr->objHandle = hnd8;
   80926:	7044      	strb	r4, [r0, #1]
				prvTraceUpdateCounters();
   80928:	4b0d      	ldr	r3, [pc, #52]	; (80960 <vTraceStoreTaskReady+0xac>)
   8092a:	4798      	blx	r3
			}
		}
	}
	trcCRITICAL_SECTION_END();
   8092c:	4a06      	ldr	r2, [pc, #24]	; (80948 <vTraceStoreTaskReady+0x94>)
   8092e:	6813      	ldr	r3, [r2, #0]
   80930:	3b01      	subs	r3, #1
   80932:	6013      	str	r3, [r2, #0]
   80934:	f385 8810 	msr	PRIMASK, r5
   80938:	bd70      	pop	{r4, r5, r6, pc}
   8093a:	4770      	bx	lr
   8093c:	2007012c 	.word	0x2007012c
   80940:	00086ccc 	.word	0x00086ccc
   80944:	000801b9 	.word	0x000801b9
   80948:	200709f8 	.word	0x200709f8
   8094c:	00086d0c 	.word	0x00086d0c
   80950:	200709fc 	.word	0x200709fc
   80954:	20070a70 	.word	0x20070a70
   80958:	000806a9 	.word	0x000806a9
   8095c:	00080379 	.word	0x00080379
   80960:	00080675 	.word	0x00080675

00080964 <vTraceStoreKernelCall>:
 *
 * This is the main integration point for storing kernel calls, and
 * is called by the hooks in trcKernelHooks.h (see trcKernelPort.h for event codes).
 ******************************************************************************/
void vTraceStoreKernelCall(uint32_t ecode, traceObjectClass objectClass, uint32_t objectNumber)
{
   80964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80966:	4604      	mov	r4, r0
	KernelCall * kse;
	uint16_t dts1;
	uint8_t hnd8;
	TRACE_SR_ALLOC_CRITICAL_SECTION();

	TRACE_ASSERT(ecode < 0xFF, "vTraceStoreKernelCall: ecode >= 0xFF", );
   80968:	28fe      	cmp	r0, #254	; 0xfe
   8096a:	d903      	bls.n	80974 <vTraceStoreKernelCall+0x10>
   8096c:	482b      	ldr	r0, [pc, #172]	; (80a1c <vTraceStoreKernelCall+0xb8>)
   8096e:	4b2c      	ldr	r3, [pc, #176]	; (80a20 <vTraceStoreKernelCall+0xbc>)
   80970:	4798      	blx	r3
   80972:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80974:	4608      	mov	r0, r1
	TRACE_ASSERT(objectClass < TRACE_NCLASSES, "vTraceStoreKernelCall: objectClass >= TRACE_NCLASSES", );
   80976:	2906      	cmp	r1, #6
   80978:	d903      	bls.n	80982 <vTraceStoreKernelCall+0x1e>
   8097a:	482a      	ldr	r0, [pc, #168]	; (80a24 <vTraceStoreKernelCall+0xc0>)
   8097c:	4b28      	ldr	r3, [pc, #160]	; (80a20 <vTraceStoreKernelCall+0xbc>)
   8097e:	4798      	blx	r3
   80980:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	TRACE_ASSERT(objectNumber <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectClass], "vTraceStoreKernelCall: Invalid value for objectNumber", );
   80982:	4b29      	ldr	r3, [pc, #164]	; (80a28 <vTraceStoreKernelCall+0xc4>)
   80984:	681b      	ldr	r3, [r3, #0]
   80986:	440b      	add	r3, r1
   80988:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
   8098c:	4293      	cmp	r3, r2
   8098e:	d203      	bcs.n	80998 <vTraceStoreKernelCall+0x34>
   80990:	4826      	ldr	r0, [pc, #152]	; (80a2c <vTraceStoreKernelCall+0xc8>)
   80992:	4b23      	ldr	r3, [pc, #140]	; (80a20 <vTraceStoreKernelCall+0xbc>)
   80994:	4798      	blx	r3
   80996:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

	if (recorder_busy)
   80998:	4b25      	ldr	r3, [pc, #148]	; (80a30 <vTraceStoreKernelCall+0xcc>)
   8099a:	681b      	ldr	r3, [r3, #0]
   8099c:	b11b      	cbz	r3, 809a6 <vTraceStoreKernelCall+0x42>
		* or creates a user event.
		* Only ISRs that are disabled by TRACE_ENTER_CRITICAL_SECTION may use system calls
		* or user events (see TRACE_MAX_SYSCALL_INTERRUPT_PRIORITY).
		*************************************************************************/

		vTraceError("Recorder busy - high priority ISR using syscall? (2)");
   8099e:	4825      	ldr	r0, [pc, #148]	; (80a34 <vTraceStoreKernelCall+0xd0>)
   809a0:	4b1f      	ldr	r3, [pc, #124]	; (80a20 <vTraceStoreKernelCall+0xbc>)
   809a2:	4798      	blx	r3
		return;
   809a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}

	if (handle_of_last_logged_task == 0)
   809a6:	4b24      	ldr	r3, [pc, #144]	; (80a38 <vTraceStoreKernelCall+0xd4>)
   809a8:	781b      	ldrb	r3, [r3, #0]
   809aa:	2b00      	cmp	r3, #0
   809ac:	d034      	beq.n	80a18 <vTraceStoreKernelCall+0xb4>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   809ae:	f3ef 8510 	mrs	r5, PRIMASK

    \param [in]    priMask  Priority Mask
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
   809b2:	2301      	movs	r3, #1
   809b4:	f383 8810 	msr	PRIMASK, r3
	{
		return;
	}

	trcCRITICAL_SECTION_BEGIN();
   809b8:	491d      	ldr	r1, [pc, #116]	; (80a30 <vTraceStoreKernelCall+0xcc>)
   809ba:	680b      	ldr	r3, [r1, #0]
   809bc:	3301      	adds	r3, #1
   809be:	600b      	str	r3, [r1, #0]
	if (RecorderDataPtr->recorderActive)
   809c0:	4b19      	ldr	r3, [pc, #100]	; (80a28 <vTraceStoreKernelCall+0xc4>)
   809c2:	681b      	ldr	r3, [r3, #0]
   809c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   809c6:	b30b      	cbz	r3, 80a0c <vTraceStoreKernelCall+0xa8>
	{
		/* If it is an ISR or NOT an excluded task, this kernel call will be stored in the trace */
		if (nISRactive || !inExcludedTask)
   809c8:	4b1c      	ldr	r3, [pc, #112]	; (80a3c <vTraceStoreKernelCall+0xd8>)
   809ca:	f993 3000 	ldrsb.w	r3, [r3]
   809ce:	b913      	cbnz	r3, 809d6 <vTraceStoreKernelCall+0x72>
   809d0:	4b1b      	ldr	r3, [pc, #108]	; (80a40 <vTraceStoreKernelCall+0xdc>)
   809d2:	781b      	ldrb	r3, [r3, #0]
   809d4:	b9d3      	cbnz	r3, 80a0c <vTraceStoreKernelCall+0xa8>
		{
			/* Check if the referenced object or the event code is excluded */
			if (!uiTraceIsObjectExcluded(objectClass, (objectHandleType)objectNumber) && !TRACE_GET_EVENT_CODE_FLAG_ISEXCLUDED(ecode))
   809d6:	b2d6      	uxtb	r6, r2
   809d8:	4631      	mov	r1, r6
   809da:	4b1a      	ldr	r3, [pc, #104]	; (80a44 <vTraceStoreKernelCall+0xe0>)
   809dc:	4798      	blx	r3
   809de:	b9a8      	cbnz	r0, 80a0c <vTraceStoreKernelCall+0xa8>
   809e0:	08e3      	lsrs	r3, r4, #3
   809e2:	4a19      	ldr	r2, [pc, #100]	; (80a48 <vTraceStoreKernelCall+0xe4>)
   809e4:	5cd3      	ldrb	r3, [r2, r3]
   809e6:	f004 0207 	and.w	r2, r4, #7
   809ea:	4113      	asrs	r3, r2
   809ec:	f013 0f01 	tst.w	r3, #1
   809f0:	d10c      	bne.n	80a0c <vTraceStoreKernelCall+0xa8>
			{
				dts1 = (uint16_t)prvTraceGetDTS(0xFFFF);
   809f2:	f64f 70ff 	movw	r0, #65535	; 0xffff
   809f6:	4b15      	ldr	r3, [pc, #84]	; (80a4c <vTraceStoreKernelCall+0xe8>)
   809f8:	4798      	blx	r3
   809fa:	4607      	mov	r7, r0
				hnd8 = prvTraceGet8BitHandle(objectNumber);
				kse = (KernelCall*) xTraceNextFreeEventBufferSlot();
   809fc:	4b14      	ldr	r3, [pc, #80]	; (80a50 <vTraceStoreKernelCall+0xec>)
   809fe:	4798      	blx	r3
				if (kse != NULL)
   80a00:	b120      	cbz	r0, 80a0c <vTraceStoreKernelCall+0xa8>
				{
					kse->dts = dts1;
   80a02:	8047      	strh	r7, [r0, #2]
					kse->type = (uint8_t)ecode;
   80a04:	7004      	strb	r4, [r0, #0]
					kse->objHandle = hnd8;
   80a06:	7046      	strb	r6, [r0, #1]
					prvTraceUpdateCounters();
   80a08:	4b12      	ldr	r3, [pc, #72]	; (80a54 <vTraceStoreKernelCall+0xf0>)
   80a0a:	4798      	blx	r3
				}
			}
		}
	}
	trcCRITICAL_SECTION_END();
   80a0c:	4a08      	ldr	r2, [pc, #32]	; (80a30 <vTraceStoreKernelCall+0xcc>)
   80a0e:	6813      	ldr	r3, [r2, #0]
   80a10:	3b01      	subs	r3, #1
   80a12:	6013      	str	r3, [r2, #0]
   80a14:	f385 8810 	msr	PRIMASK, r5
   80a18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80a1a:	bf00      	nop
   80a1c:	00086d7c 	.word	0x00086d7c
   80a20:	000801b9 	.word	0x000801b9
   80a24:	00086db0 	.word	0x00086db0
   80a28:	200709fc 	.word	0x200709fc
   80a2c:	00086df4 	.word	0x00086df4
   80a30:	200709f8 	.word	0x200709f8
   80a34:	00086e38 	.word	0x00086e38
   80a38:	20070a91 	.word	0x20070a91
   80a3c:	20070a92 	.word	0x20070a92
   80a40:	20070a90 	.word	0x20070a90
   80a44:	00081035 	.word	0x00081035
   80a48:	200709cc 	.word	0x200709cc
   80a4c:	000806a9 	.word	0x000806a9
   80a50:	00080379 	.word	0x00080379
   80a54:	00080675 	.word	0x00080675

00080a58 <vTraceStoreKernelCallWithParam>:
 ******************************************************************************/
void vTraceStoreKernelCallWithParam(uint32_t evtcode,
									traceObjectClass objectClass,
									uint32_t objectNumber,
									uint32_t param)
{
   80a58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80a5c:	4604      	mov	r4, r0
	uint8_t dts2;
	uint8_t hnd8;
	uint8_t p8;
	TRACE_SR_ALLOC_CRITICAL_SECTION();

	TRACE_ASSERT(evtcode < 0xFF, "vTraceStoreKernelCall: evtcode >= 0xFF", );
   80a5e:	28fe      	cmp	r0, #254	; 0xfe
   80a60:	d904      	bls.n	80a6c <vTraceStoreKernelCallWithParam+0x14>
   80a62:	4831      	ldr	r0, [pc, #196]	; (80b28 <vTraceStoreKernelCallWithParam+0xd0>)
   80a64:	4b31      	ldr	r3, [pc, #196]	; (80b2c <vTraceStoreKernelCallWithParam+0xd4>)
   80a66:	4798      	blx	r3
   80a68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80a6c:	4608      	mov	r0, r1
   80a6e:	461d      	mov	r5, r3
	TRACE_ASSERT(objectClass < TRACE_NCLASSES, "vTraceStoreKernelCallWithParam: objectClass >= TRACE_NCLASSES", );
   80a70:	2906      	cmp	r1, #6
   80a72:	d904      	bls.n	80a7e <vTraceStoreKernelCallWithParam+0x26>
   80a74:	482e      	ldr	r0, [pc, #184]	; (80b30 <vTraceStoreKernelCallWithParam+0xd8>)
   80a76:	4b2d      	ldr	r3, [pc, #180]	; (80b2c <vTraceStoreKernelCallWithParam+0xd4>)
   80a78:	4798      	blx	r3
   80a7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	TRACE_ASSERT(objectNumber <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectClass], "vTraceStoreKernelCallWithParam: Invalid value for objectNumber", );
   80a7e:	4b2d      	ldr	r3, [pc, #180]	; (80b34 <vTraceStoreKernelCallWithParam+0xdc>)
   80a80:	681b      	ldr	r3, [r3, #0]
   80a82:	440b      	add	r3, r1
   80a84:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
   80a88:	4293      	cmp	r3, r2
   80a8a:	d204      	bcs.n	80a96 <vTraceStoreKernelCallWithParam+0x3e>
   80a8c:	482a      	ldr	r0, [pc, #168]	; (80b38 <vTraceStoreKernelCallWithParam+0xe0>)
   80a8e:	4b27      	ldr	r3, [pc, #156]	; (80b2c <vTraceStoreKernelCallWithParam+0xd4>)
   80a90:	4798      	blx	r3
   80a92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

	if (recorder_busy)
   80a96:	4b29      	ldr	r3, [pc, #164]	; (80b3c <vTraceStoreKernelCallWithParam+0xe4>)
   80a98:	681b      	ldr	r3, [r3, #0]
   80a9a:	b123      	cbz	r3, 80aa6 <vTraceStoreKernelCallWithParam+0x4e>
		* or creates a user event.
		* Only ISRs that are disabled by TRACE_ENTER_CRITICAL_SECTION may use system calls
		* or user events (see TRACE_MAX_SYSCALL_INTERRUPT_PRIORITY).
		*************************************************************************/

		vTraceError("Recorder busy - high priority ISR using syscall? (3)");
   80a9c:	4828      	ldr	r0, [pc, #160]	; (80b40 <vTraceStoreKernelCallWithParam+0xe8>)
   80a9e:	4b23      	ldr	r3, [pc, #140]	; (80b2c <vTraceStoreKernelCallWithParam+0xd4>)
   80aa0:	4798      	blx	r3
		return;
   80aa2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   80aa6:	f3ef 8610 	mrs	r6, PRIMASK

    \param [in]    priMask  Priority Mask
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
   80aaa:	2301      	movs	r3, #1
   80aac:	f383 8810 	msr	PRIMASK, r3
	}

	trcCRITICAL_SECTION_BEGIN();
   80ab0:	4922      	ldr	r1, [pc, #136]	; (80b3c <vTraceStoreKernelCallWithParam+0xe4>)
   80ab2:	680b      	ldr	r3, [r1, #0]
   80ab4:	3301      	adds	r3, #1
   80ab6:	600b      	str	r3, [r1, #0]
	if (RecorderDataPtr->recorderActive && handle_of_last_logged_task && (! inExcludedTask || nISRactive))
   80ab8:	4b1e      	ldr	r3, [pc, #120]	; (80b34 <vTraceStoreKernelCallWithParam+0xdc>)
   80aba:	681b      	ldr	r3, [r3, #0]
   80abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80abe:	b353      	cbz	r3, 80b16 <vTraceStoreKernelCallWithParam+0xbe>
   80ac0:	4b20      	ldr	r3, [pc, #128]	; (80b44 <vTraceStoreKernelCallWithParam+0xec>)
   80ac2:	781b      	ldrb	r3, [r3, #0]
   80ac4:	b33b      	cbz	r3, 80b16 <vTraceStoreKernelCallWithParam+0xbe>
   80ac6:	4b20      	ldr	r3, [pc, #128]	; (80b48 <vTraceStoreKernelCallWithParam+0xf0>)
   80ac8:	781b      	ldrb	r3, [r3, #0]
   80aca:	b11b      	cbz	r3, 80ad4 <vTraceStoreKernelCallWithParam+0x7c>
   80acc:	4b1f      	ldr	r3, [pc, #124]	; (80b4c <vTraceStoreKernelCallWithParam+0xf4>)
   80ace:	f993 3000 	ldrsb.w	r3, [r3]
   80ad2:	b303      	cbz	r3, 80b16 <vTraceStoreKernelCallWithParam+0xbe>
	{
		/* Check if the referenced object or the event code is excluded */
		if (!uiTraceIsObjectExcluded(objectClass, (objectHandleType)objectNumber) &&
   80ad4:	b2d7      	uxtb	r7, r2
   80ad6:	4639      	mov	r1, r7
   80ad8:	4b1d      	ldr	r3, [pc, #116]	; (80b50 <vTraceStoreKernelCallWithParam+0xf8>)
   80ada:	4798      	blx	r3
   80adc:	b9d8      	cbnz	r0, 80b16 <vTraceStoreKernelCallWithParam+0xbe>
			!TRACE_GET_EVENT_CODE_FLAG_ISEXCLUDED(evtcode))
   80ade:	08e3      	lsrs	r3, r4, #3

	trcCRITICAL_SECTION_BEGIN();
	if (RecorderDataPtr->recorderActive && handle_of_last_logged_task && (! inExcludedTask || nISRactive))
	{
		/* Check if the referenced object or the event code is excluded */
		if (!uiTraceIsObjectExcluded(objectClass, (objectHandleType)objectNumber) &&
   80ae0:	4a1c      	ldr	r2, [pc, #112]	; (80b54 <vTraceStoreKernelCallWithParam+0xfc>)
   80ae2:	5cd3      	ldrb	r3, [r2, r3]
   80ae4:	f004 0207 	and.w	r2, r4, #7
   80ae8:	4113      	asrs	r3, r2
   80aea:	f013 0f01 	tst.w	r3, #1
   80aee:	d112      	bne.n	80b16 <vTraceStoreKernelCallWithParam+0xbe>
			!TRACE_GET_EVENT_CODE_FLAG_ISEXCLUDED(evtcode))
		{
			dts2 = (uint8_t)prvTraceGetDTS(0xFF);
   80af0:	20ff      	movs	r0, #255	; 0xff
   80af2:	4b19      	ldr	r3, [pc, #100]	; (80b58 <vTraceStoreKernelCallWithParam+0x100>)
   80af4:	4798      	blx	r3
   80af6:	4680      	mov	r8, r0
			p8 = (uint8_t) prvTraceGetParam(0xFF, param);
   80af8:	4629      	mov	r1, r5
   80afa:	20ff      	movs	r0, #255	; 0xff
   80afc:	4b17      	ldr	r3, [pc, #92]	; (80b5c <vTraceStoreKernelCallWithParam+0x104>)
   80afe:	4798      	blx	r3
   80b00:	4605      	mov	r5, r0
			hnd8 = prvTraceGet8BitHandle((objectHandleType)objectNumber);
			kse = (KernelCallWithParamAndHandle*) xTraceNextFreeEventBufferSlot();
   80b02:	4b17      	ldr	r3, [pc, #92]	; (80b60 <vTraceStoreKernelCallWithParam+0x108>)
   80b04:	4798      	blx	r3
			if (kse != NULL)
   80b06:	b130      	cbz	r0, 80b16 <vTraceStoreKernelCallWithParam+0xbe>
			{
				kse->dts = dts2;
   80b08:	f880 8003 	strb.w	r8, [r0, #3]
				kse->type = (uint8_t)evtcode;
   80b0c:	7004      	strb	r4, [r0, #0]
				kse->objHandle = hnd8;
   80b0e:	7047      	strb	r7, [r0, #1]
				kse->param = p8;
   80b10:	7085      	strb	r5, [r0, #2]
				prvTraceUpdateCounters();
   80b12:	4b14      	ldr	r3, [pc, #80]	; (80b64 <vTraceStoreKernelCallWithParam+0x10c>)
   80b14:	4798      	blx	r3
			}
		}
	}
	trcCRITICAL_SECTION_END();
   80b16:	4a09      	ldr	r2, [pc, #36]	; (80b3c <vTraceStoreKernelCallWithParam+0xe4>)
   80b18:	6813      	ldr	r3, [r2, #0]
   80b1a:	3b01      	subs	r3, #1
   80b1c:	6013      	str	r3, [r2, #0]
   80b1e:	f386 8810 	msr	PRIMASK, r6
   80b22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80b26:	bf00      	nop
   80b28:	00086e70 	.word	0x00086e70
   80b2c:	000801b9 	.word	0x000801b9
   80b30:	00086ea8 	.word	0x00086ea8
   80b34:	200709fc 	.word	0x200709fc
   80b38:	00086ef4 	.word	0x00086ef4
   80b3c:	200709f8 	.word	0x200709f8
   80b40:	00086f44 	.word	0x00086f44
   80b44:	20070a91 	.word	0x20070a91
   80b48:	20070a90 	.word	0x20070a90
   80b4c:	20070a92 	.word	0x20070a92
   80b50:	00081035 	.word	0x00081035
   80b54:	200709cc 	.word	0x200709cc
   80b58:	000806a9 	.word	0x000806a9
   80b5c:	00080861 	.word	0x00080861
   80b60:	00080379 	.word	0x00080379
   80b64:	00080675 	.word	0x00080675

00080b68 <vTraceStoreKernelCallWithNumericParamOnly>:
 *
 * Used for storing kernel calls with numeric parameters only. This is
 * only used for traceTASK_DELAY and traceDELAY_UNTIL at the moment.
 ******************************************************************************/
void vTraceStoreKernelCallWithNumericParamOnly(uint32_t evtcode, uint32_t param)
{
   80b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t restParam;
	TRACE_SR_ALLOC_CRITICAL_SECTION();

	restParam = 0;

	TRACE_ASSERT(evtcode < 0xFF,
   80b6a:	28fe      	cmp	r0, #254	; 0xfe
   80b6c:	d903      	bls.n	80b76 <vTraceStoreKernelCallWithNumericParamOnly+0xe>
   80b6e:	4823      	ldr	r0, [pc, #140]	; (80bfc <vTraceStoreKernelCallWithNumericParamOnly+0x94>)
   80b70:	4b23      	ldr	r3, [pc, #140]	; (80c00 <vTraceStoreKernelCallWithNumericParamOnly+0x98>)
   80b72:	4798      	blx	r3
   80b74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80b76:	4604      	mov	r4, r0
   80b78:	460e      	mov	r6, r1
		"vTraceStoreKernelCallWithNumericParamOnly: Invalid value for evtcode", );

	if (recorder_busy)
   80b7a:	4b22      	ldr	r3, [pc, #136]	; (80c04 <vTraceStoreKernelCallWithNumericParamOnly+0x9c>)
   80b7c:	681b      	ldr	r3, [r3, #0]
   80b7e:	b11b      	cbz	r3, 80b88 <vTraceStoreKernelCallWithNumericParamOnly+0x20>
		* or creates a user event.
		* Only ISRs that are disabled by TRACE_ENTER_CRITICAL_SECTION may use system calls
		* or user events (see TRACE_MAX_SYSCALL_INTERRUPT_PRIORITY).
		*************************************************************************/

		vTraceError("Recorder busy - high priority ISR using syscall? (4)");
   80b80:	4821      	ldr	r0, [pc, #132]	; (80c08 <vTraceStoreKernelCallWithNumericParamOnly+0xa0>)
   80b82:	4b1f      	ldr	r3, [pc, #124]	; (80c00 <vTraceStoreKernelCallWithNumericParamOnly+0x98>)
   80b84:	4798      	blx	r3
		return;
   80b86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   80b88:	f3ef 8510 	mrs	r5, PRIMASK

    \param [in]    priMask  Priority Mask
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
   80b8c:	2301      	movs	r3, #1
   80b8e:	f383 8810 	msr	PRIMASK, r3
	}

	trcCRITICAL_SECTION_BEGIN();
   80b92:	4a1c      	ldr	r2, [pc, #112]	; (80c04 <vTraceStoreKernelCallWithNumericParamOnly+0x9c>)
   80b94:	6813      	ldr	r3, [r2, #0]
   80b96:	3301      	adds	r3, #1
   80b98:	6013      	str	r3, [r2, #0]
	if (RecorderDataPtr->recorderActive && handle_of_last_logged_task
   80b9a:	4b1c      	ldr	r3, [pc, #112]	; (80c0c <vTraceStoreKernelCallWithNumericParamOnly+0xa4>)
   80b9c:	681b      	ldr	r3, [r3, #0]
   80b9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80ba0:	b323      	cbz	r3, 80bec <vTraceStoreKernelCallWithNumericParamOnly+0x84>
   80ba2:	4b1b      	ldr	r3, [pc, #108]	; (80c10 <vTraceStoreKernelCallWithNumericParamOnly+0xa8>)
   80ba4:	781b      	ldrb	r3, [r3, #0]
   80ba6:	b30b      	cbz	r3, 80bec <vTraceStoreKernelCallWithNumericParamOnly+0x84>
		&& (! inExcludedTask || nISRactive))
   80ba8:	4b1a      	ldr	r3, [pc, #104]	; (80c14 <vTraceStoreKernelCallWithNumericParamOnly+0xac>)
   80baa:	781b      	ldrb	r3, [r3, #0]
   80bac:	b11b      	cbz	r3, 80bb6 <vTraceStoreKernelCallWithNumericParamOnly+0x4e>
   80bae:	4b1a      	ldr	r3, [pc, #104]	; (80c18 <vTraceStoreKernelCallWithNumericParamOnly+0xb0>)
   80bb0:	f993 3000 	ldrsb.w	r3, [r3]
   80bb4:	b1d3      	cbz	r3, 80bec <vTraceStoreKernelCallWithNumericParamOnly+0x84>
	{
		/* Check if the event code is excluded */
		if (!TRACE_GET_EVENT_CODE_FLAG_ISEXCLUDED(evtcode))
   80bb6:	08e3      	lsrs	r3, r4, #3
   80bb8:	4a18      	ldr	r2, [pc, #96]	; (80c1c <vTraceStoreKernelCallWithNumericParamOnly+0xb4>)
   80bba:	5cd3      	ldrb	r3, [r2, r3]
   80bbc:	f004 0207 	and.w	r2, r4, #7
   80bc0:	4113      	asrs	r3, r2
   80bc2:	f013 0f01 	tst.w	r3, #1
   80bc6:	d111      	bne.n	80bec <vTraceStoreKernelCallWithNumericParamOnly+0x84>
		{
			dts6 = (uint8_t)prvTraceGetDTS(0xFF);
   80bc8:	20ff      	movs	r0, #255	; 0xff
   80bca:	4b15      	ldr	r3, [pc, #84]	; (80c20 <vTraceStoreKernelCallWithNumericParamOnly+0xb8>)
   80bcc:	4798      	blx	r3
   80bce:	4607      	mov	r7, r0
			restParam = (uint16_t)prvTraceGetParam(0xFFFF, param);
   80bd0:	4631      	mov	r1, r6
   80bd2:	f64f 70ff 	movw	r0, #65535	; 0xffff
   80bd6:	4b13      	ldr	r3, [pc, #76]	; (80c24 <vTraceStoreKernelCallWithNumericParamOnly+0xbc>)
   80bd8:	4798      	blx	r3
   80bda:	4606      	mov	r6, r0
			kse = (KernelCallWithParam16*) xTraceNextFreeEventBufferSlot();
   80bdc:	4b12      	ldr	r3, [pc, #72]	; (80c28 <vTraceStoreKernelCallWithNumericParamOnly+0xc0>)
   80bde:	4798      	blx	r3
			if (kse != NULL)
   80be0:	b120      	cbz	r0, 80bec <vTraceStoreKernelCallWithNumericParamOnly+0x84>
			{
				kse->dts = dts6;
   80be2:	7047      	strb	r7, [r0, #1]
				kse->type = (uint8_t)evtcode;
   80be4:	7004      	strb	r4, [r0, #0]
				kse->param = restParam;
   80be6:	8046      	strh	r6, [r0, #2]
				prvTraceUpdateCounters();
   80be8:	4b10      	ldr	r3, [pc, #64]	; (80c2c <vTraceStoreKernelCallWithNumericParamOnly+0xc4>)
   80bea:	4798      	blx	r3
			}
		}
	}
	trcCRITICAL_SECTION_END();
   80bec:	4a05      	ldr	r2, [pc, #20]	; (80c04 <vTraceStoreKernelCallWithNumericParamOnly+0x9c>)
   80bee:	6813      	ldr	r3, [r2, #0]
   80bf0:	3b01      	subs	r3, #1
   80bf2:	6013      	str	r3, [r2, #0]
   80bf4:	f385 8810 	msr	PRIMASK, r5
   80bf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80bfa:	bf00      	nop
   80bfc:	00086f7c 	.word	0x00086f7c
   80c00:	000801b9 	.word	0x000801b9
   80c04:	200709f8 	.word	0x200709f8
   80c08:	00086fd0 	.word	0x00086fd0
   80c0c:	200709fc 	.word	0x200709fc
   80c10:	20070a91 	.word	0x20070a91
   80c14:	20070a90 	.word	0x20070a90
   80c18:	20070a92 	.word	0x20070a92
   80c1c:	200709cc 	.word	0x200709cc
   80c20:	000806a9 	.word	0x000806a9
   80c24:	00080861 	.word	0x00080861
   80c28:	00080379 	.word	0x00080379
   80c2c:	00080675 	.word	0x00080675

00080c30 <vTraceSetPriorityProperty>:
	}
}
#endif

void vTraceSetPriorityProperty(uint8_t objectclass, objectHandleType id, uint8_t value)
{
   80c30:	b538      	push	{r3, r4, r5, lr}
   80c32:	4604      	mov	r4, r0
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
   80c34:	2806      	cmp	r0, #6
   80c36:	d903      	bls.n	80c40 <vTraceSetPriorityProperty+0x10>
   80c38:	480e      	ldr	r0, [pc, #56]	; (80c74 <vTraceSetPriorityProperty+0x44>)
   80c3a:	4b0f      	ldr	r3, [pc, #60]	; (80c78 <vTraceSetPriorityProperty+0x48>)
   80c3c:	4798      	blx	r3
   80c3e:	bd38      	pop	{r3, r4, r5, pc}
   80c40:	4608      	mov	r0, r1
   80c42:	4615      	mov	r5, r2
		"vTraceSetPriorityProperty: objectclass >= TRACE_NCLASSES", );
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
   80c44:	4b0d      	ldr	r3, [pc, #52]	; (80c7c <vTraceSetPriorityProperty+0x4c>)
   80c46:	681b      	ldr	r3, [r3, #0]
   80c48:	4423      	add	r3, r4
   80c4a:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
   80c4e:	428b      	cmp	r3, r1
   80c50:	d203      	bcs.n	80c5a <vTraceSetPriorityProperty+0x2a>
   80c52:	480b      	ldr	r0, [pc, #44]	; (80c80 <vTraceSetPriorityProperty+0x50>)
   80c54:	4b08      	ldr	r3, [pc, #32]	; (80c78 <vTraceSetPriorityProperty+0x48>)
   80c56:	4798      	blx	r3
   80c58:	bd38      	pop	{r3, r4, r5, pc}
		"vTraceSetPriorityProperty: Invalid value for id", );

	TRACE_PROPERTY_ACTOR_PRIORITY(objectclass, id) = value;
   80c5a:	4621      	mov	r1, r4
   80c5c:	4b09      	ldr	r3, [pc, #36]	; (80c84 <vTraceSetPriorityProperty+0x54>)
   80c5e:	4798      	blx	r3
   80c60:	4b06      	ldr	r3, [pc, #24]	; (80c7c <vTraceSetPriorityProperty+0x4c>)
   80c62:	681b      	ldr	r3, [r3, #0]
   80c64:	441c      	add	r4, r3
   80c66:	f894 206c 	ldrb.w	r2, [r4, #108]	; 0x6c
   80c6a:	4418      	add	r0, r3
   80c6c:	4410      	add	r0, r2
   80c6e:	f880 508d 	strb.w	r5, [r0, #141]	; 0x8d
   80c72:	bd38      	pop	{r3, r4, r5, pc}
   80c74:	0008714c 	.word	0x0008714c
   80c78:	000801b9 	.word	0x000801b9
   80c7c:	200709fc 	.word	0x200709fc
   80c80:	00087194 	.word	0x00087194
   80c84:	000803b1 	.word	0x000803b1

00080c88 <uiTraceGetPriorityProperty>:
}

uint8_t uiTraceGetPriorityProperty(uint8_t objectclass, objectHandleType id)
{
   80c88:	b510      	push	{r4, lr}
   80c8a:	4604      	mov	r4, r0
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
   80c8c:	2806      	cmp	r0, #6
   80c8e:	d904      	bls.n	80c9a <uiTraceGetPriorityProperty+0x12>
   80c90:	480f      	ldr	r0, [pc, #60]	; (80cd0 <uiTraceGetPriorityProperty+0x48>)
   80c92:	4b10      	ldr	r3, [pc, #64]	; (80cd4 <uiTraceGetPriorityProperty+0x4c>)
   80c94:	4798      	blx	r3
   80c96:	2000      	movs	r0, #0
   80c98:	bd10      	pop	{r4, pc}
   80c9a:	4608      	mov	r0, r1
		"uiTraceGetPriorityProperty: objectclass >= TRACE_NCLASSES", 0);
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
   80c9c:	4b0e      	ldr	r3, [pc, #56]	; (80cd8 <uiTraceGetPriorityProperty+0x50>)
   80c9e:	681b      	ldr	r3, [r3, #0]
   80ca0:	4423      	add	r3, r4
   80ca2:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
   80ca6:	428b      	cmp	r3, r1
   80ca8:	d204      	bcs.n	80cb4 <uiTraceGetPriorityProperty+0x2c>
   80caa:	480c      	ldr	r0, [pc, #48]	; (80cdc <uiTraceGetPriorityProperty+0x54>)
   80cac:	4b09      	ldr	r3, [pc, #36]	; (80cd4 <uiTraceGetPriorityProperty+0x4c>)
   80cae:	4798      	blx	r3
   80cb0:	2000      	movs	r0, #0
   80cb2:	bd10      	pop	{r4, pc}
		"uiTraceGetPriorityProperty: Invalid value for id", 0);

	return TRACE_PROPERTY_ACTOR_PRIORITY(objectclass, id);
   80cb4:	4621      	mov	r1, r4
   80cb6:	4b0a      	ldr	r3, [pc, #40]	; (80ce0 <uiTraceGetPriorityProperty+0x58>)
   80cb8:	4798      	blx	r3
   80cba:	4b07      	ldr	r3, [pc, #28]	; (80cd8 <uiTraceGetPriorityProperty+0x50>)
   80cbc:	681b      	ldr	r3, [r3, #0]
   80cbe:	441c      	add	r4, r3
   80cc0:	f894 206c 	ldrb.w	r2, [r4, #108]	; 0x6c
   80cc4:	4418      	add	r0, r3
   80cc6:	4410      	add	r0, r2
   80cc8:	f890 008d 	ldrb.w	r0, [r0, #141]	; 0x8d
}
   80ccc:	bd10      	pop	{r4, pc}
   80cce:	bf00      	nop
   80cd0:	000871d4 	.word	0x000871d4
   80cd4:	000801b9 	.word	0x000801b9
   80cd8:	200709fc 	.word	0x200709fc
   80cdc:	0008721c 	.word	0x0008721c
   80ce0:	000803b1 	.word	0x000803b1

00080ce4 <vTraceSetObjectState>:

void vTraceSetObjectState(uint8_t objectclass, objectHandleType id, uint8_t value)
{
   80ce4:	b538      	push	{r3, r4, r5, lr}
   80ce6:	4604      	mov	r4, r0
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
   80ce8:	2806      	cmp	r0, #6
   80cea:	d903      	bls.n	80cf4 <vTraceSetObjectState+0x10>
   80cec:	480e      	ldr	r0, [pc, #56]	; (80d28 <vTraceSetObjectState+0x44>)
   80cee:	4b0f      	ldr	r3, [pc, #60]	; (80d2c <vTraceSetObjectState+0x48>)
   80cf0:	4798      	blx	r3
   80cf2:	bd38      	pop	{r3, r4, r5, pc}
   80cf4:	4608      	mov	r0, r1
   80cf6:	4615      	mov	r5, r2
		"vTraceSetObjectState: objectclass >= TRACE_NCLASSES", );
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
   80cf8:	4b0d      	ldr	r3, [pc, #52]	; (80d30 <vTraceSetObjectState+0x4c>)
   80cfa:	681b      	ldr	r3, [r3, #0]
   80cfc:	4423      	add	r3, r4
   80cfe:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
   80d02:	428b      	cmp	r3, r1
   80d04:	d203      	bcs.n	80d0e <vTraceSetObjectState+0x2a>
   80d06:	480b      	ldr	r0, [pc, #44]	; (80d34 <vTraceSetObjectState+0x50>)
   80d08:	4b08      	ldr	r3, [pc, #32]	; (80d2c <vTraceSetObjectState+0x48>)
   80d0a:	4798      	blx	r3
   80d0c:	bd38      	pop	{r3, r4, r5, pc}
		"vTraceSetObjectState: Invalid value for id", );

	TRACE_PROPERTY_OBJECT_STATE(objectclass, id) = value;
   80d0e:	4621      	mov	r1, r4
   80d10:	4b09      	ldr	r3, [pc, #36]	; (80d38 <vTraceSetObjectState+0x54>)
   80d12:	4798      	blx	r3
   80d14:	4b06      	ldr	r3, [pc, #24]	; (80d30 <vTraceSetObjectState+0x4c>)
   80d16:	681b      	ldr	r3, [r3, #0]
   80d18:	441c      	add	r4, r3
   80d1a:	f894 206c 	ldrb.w	r2, [r4, #108]	; 0x6c
   80d1e:	4418      	add	r0, r3
   80d20:	4410      	add	r0, r2
   80d22:	f880 508c 	strb.w	r5, [r0, #140]	; 0x8c
   80d26:	bd38      	pop	{r3, r4, r5, pc}
   80d28:	0008725c 	.word	0x0008725c
   80d2c:	000801b9 	.word	0x000801b9
   80d30:	200709fc 	.word	0x200709fc
   80d34:	000872a0 	.word	0x000872a0
   80d38:	000803b1 	.word	0x000803b1

00080d3c <uiTraceGetObjectState>:
}

uint8_t uiTraceGetObjectState(uint8_t objectclass, objectHandleType id)
{
   80d3c:	b510      	push	{r4, lr}
   80d3e:	4604      	mov	r4, r0
	TRACE_ASSERT(objectclass < TRACE_NCLASSES,
   80d40:	2806      	cmp	r0, #6
   80d42:	d904      	bls.n	80d4e <uiTraceGetObjectState+0x12>
   80d44:	480f      	ldr	r0, [pc, #60]	; (80d84 <uiTraceGetObjectState+0x48>)
   80d46:	4b10      	ldr	r3, [pc, #64]	; (80d88 <uiTraceGetObjectState+0x4c>)
   80d48:	4798      	blx	r3
   80d4a:	2000      	movs	r0, #0
   80d4c:	bd10      	pop	{r4, pc}
   80d4e:	4608      	mov	r0, r1
		"uiTraceGetObjectState: objectclass >= TRACE_NCLASSES", 0);
	TRACE_ASSERT(id <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass],
   80d50:	4b0e      	ldr	r3, [pc, #56]	; (80d8c <uiTraceGetObjectState+0x50>)
   80d52:	681b      	ldr	r3, [r3, #0]
   80d54:	4423      	add	r3, r4
   80d56:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
   80d5a:	428b      	cmp	r3, r1
   80d5c:	d204      	bcs.n	80d68 <uiTraceGetObjectState+0x2c>
   80d5e:	480c      	ldr	r0, [pc, #48]	; (80d90 <uiTraceGetObjectState+0x54>)
   80d60:	4b09      	ldr	r3, [pc, #36]	; (80d88 <uiTraceGetObjectState+0x4c>)
   80d62:	4798      	blx	r3
   80d64:	2000      	movs	r0, #0
   80d66:	bd10      	pop	{r4, pc}
		"uiTraceGetObjectState: Invalid value for id", 0);

	return TRACE_PROPERTY_OBJECT_STATE(objectclass, id);
   80d68:	4621      	mov	r1, r4
   80d6a:	4b0a      	ldr	r3, [pc, #40]	; (80d94 <uiTraceGetObjectState+0x58>)
   80d6c:	4798      	blx	r3
   80d6e:	4b07      	ldr	r3, [pc, #28]	; (80d8c <uiTraceGetObjectState+0x50>)
   80d70:	681b      	ldr	r3, [r3, #0]
   80d72:	441c      	add	r4, r3
   80d74:	f894 206c 	ldrb.w	r2, [r4, #108]	; 0x6c
   80d78:	4418      	add	r0, r3
   80d7a:	4410      	add	r0, r2
   80d7c:	f890 008c 	ldrb.w	r0, [r0, #140]	; 0x8c
}
   80d80:	bd10      	pop	{r4, pc}
   80d82:	bf00      	nop
   80d84:	000872dc 	.word	0x000872dc
   80d88:	000801b9 	.word	0x000801b9
   80d8c:	200709fc 	.word	0x200709fc
   80d90:	00087320 	.word	0x00087320
   80d94:	000803b1 	.word	0x000803b1

00080d98 <vTraceStoreTaskswitch>:
 * vTraceStoreTaskswitch
 * Called by the scheduler from the SWITCHED_OUT hook, and by uiTraceStart.
 * At this point interrupts are assumed to be disabled!
 ******************************************************************************/
void vTraceStoreTaskswitch(objectHandleType task_handle)
{
   80d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	extern int32_t isPendingContextSwitch;
	trcSR_ALLOC_CRITICAL_SECTION_ON_CORTEX_M_ONLY();

	skipEvent = 0;

	TRACE_ASSERT(task_handle <= NTask,
   80d9a:	280f      	cmp	r0, #15
   80d9c:	d903      	bls.n	80da6 <vTraceStoreTaskswitch+0xe>
   80d9e:	4828      	ldr	r0, [pc, #160]	; (80e40 <vTraceStoreTaskswitch+0xa8>)
   80da0:	4b28      	ldr	r3, [pc, #160]	; (80e44 <vTraceStoreTaskswitch+0xac>)
   80da2:	4798      	blx	r3
   80da4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80da6:	4604      	mov	r4, r0
	function since critical sections should not be used in the context switch
	event...)
	***************************************************************************/

	/* Skip the event if the task has been excluded, using vTraceExcludeTask */
	if (TRACE_GET_TASK_FLAG_ISEXCLUDED(task_handle))
   80da8:	f100 0321 	add.w	r3, r0, #33	; 0x21
   80dac:	10da      	asrs	r2, r3, #3
   80dae:	4926      	ldr	r1, [pc, #152]	; (80e48 <vTraceStoreTaskswitch+0xb0>)
   80db0:	5c8a      	ldrb	r2, [r1, r2]
   80db2:	f003 0307 	and.w	r3, r3, #7
   80db6:	fa42 f303 	asr.w	r3, r2, r3
   80dba:	f013 0f01 	tst.w	r3, #1
	{
		skipEvent = 1;
		inExcludedTask = 1;
   80dbe:	bf14      	ite	ne
   80dc0:	2301      	movne	r3, #1
	}
	else
	{
		inExcludedTask = 0;
   80dc2:	2300      	moveq	r3, #0
   80dc4:	4a21      	ldr	r2, [pc, #132]	; (80e4c <vTraceStoreTaskswitch+0xb4>)
   80dc6:	7013      	strb	r3, [r2, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   80dc8:	f3ef 8510 	mrs	r5, PRIMASK

    \param [in]    priMask  Priority Mask
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
   80dcc:	2201      	movs	r2, #1
   80dce:	f382 8810 	msr	PRIMASK, r2
	}

	trcCRITICAL_SECTION_BEGIN_ON_CORTEX_M_ONLY();
   80dd2:	491f      	ldr	r1, [pc, #124]	; (80e50 <vTraceStoreTaskswitch+0xb8>)
   80dd4:	680a      	ldr	r2, [r1, #0]
   80dd6:	3201      	adds	r2, #1
   80dd8:	600a      	str	r2, [r1, #0]

	/* Skip the event if the same task is scheduled */
	if (task_handle == handle_of_last_logged_task)
   80dda:	4a1e      	ldr	r2, [pc, #120]	; (80e54 <vTraceStoreTaskswitch+0xbc>)
   80ddc:	7812      	ldrb	r2, [r2, #0]
   80dde:	4282      	cmp	r2, r0
   80de0:	d026      	beq.n	80e30 <vTraceStoreTaskswitch+0x98>
	{
		skipEvent = 1;
	}

	if (!RecorderDataPtr->recorderActive)
   80de2:	4a1d      	ldr	r2, [pc, #116]	; (80e58 <vTraceStoreTaskswitch+0xc0>)
   80de4:	6812      	ldr	r2, [r2, #0]
   80de6:	6b12      	ldr	r2, [r2, #48]	; 0x30
   80de8:	b312      	cbz	r2, 80e30 <vTraceStoreTaskswitch+0x98>
	{
		skipEvent = 1;
	}

	/* If this event should be logged, log it! */
	if (skipEvent == 0)
   80dea:	bb0b      	cbnz	r3, 80e30 <vTraceStoreTaskswitch+0x98>
	{
		isPendingContextSwitch = 0;
   80dec:	2200      	movs	r2, #0
   80dee:	4b1b      	ldr	r3, [pc, #108]	; (80e5c <vTraceStoreTaskswitch+0xc4>)
   80df0:	601a      	str	r2, [r3, #0]

		dts3 = (uint16_t)prvTraceGetDTS(0xFFFF);
   80df2:	f64f 70ff 	movw	r0, #65535	; 0xffff
   80df6:	4b1a      	ldr	r3, [pc, #104]	; (80e60 <vTraceStoreTaskswitch+0xc8>)
   80df8:	4798      	blx	r3
   80dfa:	4607      	mov	r7, r0
		handle_of_last_logged_task = task_handle;
   80dfc:	4b15      	ldr	r3, [pc, #84]	; (80e54 <vTraceStoreTaskswitch+0xbc>)
   80dfe:	701c      	strb	r4, [r3, #0]
		hnd8 = prvTraceGet8BitHandle(handle_of_last_logged_task);
		ts = (TSEvent*)xTraceNextFreeEventBufferSlot();
   80e00:	4b18      	ldr	r3, [pc, #96]	; (80e64 <vTraceStoreTaskswitch+0xcc>)
   80e02:	4798      	blx	r3

		if (ts != NULL)
   80e04:	4606      	mov	r6, r0
   80e06:	b198      	cbz	r0, 80e30 <vTraceStoreTaskswitch+0x98>
		{
			if (uiTraceGetObjectState(TRACE_CLASS_TASK,
   80e08:	4b12      	ldr	r3, [pc, #72]	; (80e54 <vTraceStoreTaskswitch+0xbc>)
   80e0a:	7819      	ldrb	r1, [r3, #0]
   80e0c:	2003      	movs	r0, #3
   80e0e:	4b16      	ldr	r3, [pc, #88]	; (80e68 <vTraceStoreTaskswitch+0xd0>)
   80e10:	4798      	blx	r3
   80e12:	2801      	cmp	r0, #1
				handle_of_last_logged_task) == TASK_STATE_INSTANCE_ACTIVE)
			{
				ts->type = TS_TASK_RESUME;
   80e14:	bf0c      	ite	eq
   80e16:	2307      	moveq	r3, #7
			}
			else
			{
				ts->type = TS_TASK_BEGIN;
   80e18:	2306      	movne	r3, #6
   80e1a:	7033      	strb	r3, [r6, #0]
			}

			ts->dts = dts3;
   80e1c:	8077      	strh	r7, [r6, #2]
			ts->objHandle = hnd8;
   80e1e:	7074      	strb	r4, [r6, #1]

			vTraceSetObjectState(TRACE_CLASS_TASK,
   80e20:	2201      	movs	r2, #1
   80e22:	4b0c      	ldr	r3, [pc, #48]	; (80e54 <vTraceStoreTaskswitch+0xbc>)
   80e24:	7819      	ldrb	r1, [r3, #0]
   80e26:	2003      	movs	r0, #3
   80e28:	4b10      	ldr	r3, [pc, #64]	; (80e6c <vTraceStoreTaskswitch+0xd4>)
   80e2a:	4798      	blx	r3
									handle_of_last_logged_task,
									TASK_STATE_INSTANCE_ACTIVE);

			prvTraceUpdateCounters();
   80e2c:	4b10      	ldr	r3, [pc, #64]	; (80e70 <vTraceStoreTaskswitch+0xd8>)
   80e2e:	4798      	blx	r3
		}
	}

	trcCRITICAL_SECTION_END_ON_CORTEX_M_ONLY();
   80e30:	4a07      	ldr	r2, [pc, #28]	; (80e50 <vTraceStoreTaskswitch+0xb8>)
   80e32:	6813      	ldr	r3, [r2, #0]
   80e34:	3b01      	subs	r3, #1
   80e36:	6013      	str	r3, [r2, #0]
   80e38:	f385 8810 	msr	PRIMASK, r5
   80e3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80e3e:	bf00      	nop
   80e40:	0008735c 	.word	0x0008735c
   80e44:	000801b9 	.word	0x000801b9
   80e48:	20070a70 	.word	0x20070a70
   80e4c:	20070a90 	.word	0x20070a90
   80e50:	200709f8 	.word	0x200709f8
   80e54:	20070a91 	.word	0x20070a91
   80e58:	200709fc 	.word	0x200709fc
   80e5c:	20070a94 	.word	0x20070a94
   80e60:	000806a9 	.word	0x000806a9
   80e64:	00080379 	.word	0x00080379
   80e68:	00080d3d 	.word	0x00080d3d
   80e6c:	00080ce5 	.word	0x00080ce5
   80e70:	00080675 	.word	0x00080675

00080e74 <vTraceSetTaskInstanceFinished>:

	return TRACE_PROPERTY_OBJECT_STATE(objectclass, id);
}

void vTraceSetTaskInstanceFinished(objectHandleType handle)
{
   80e74:	b508      	push	{r3, lr}
	TRACE_ASSERT(handle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[TRACE_CLASS_TASK],
   80e76:	4b0b      	ldr	r3, [pc, #44]	; (80ea4 <vTraceSetTaskInstanceFinished+0x30>)
   80e78:	681b      	ldr	r3, [r3, #0]
   80e7a:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
   80e7e:	4283      	cmp	r3, r0
   80e80:	d203      	bcs.n	80e8a <vTraceSetTaskInstanceFinished+0x16>
   80e82:	4809      	ldr	r0, [pc, #36]	; (80ea8 <vTraceSetTaskInstanceFinished+0x34>)
   80e84:	4b09      	ldr	r3, [pc, #36]	; (80eac <vTraceSetTaskInstanceFinished+0x38>)
   80e86:	4798      	blx	r3
   80e88:	bd08      	pop	{r3, pc}
		"vTraceSetTaskInstanceFinished: Invalid value for handle", );

#if (USE_IMPLICIT_IFE_RULES == 1)
	TRACE_PROPERTY_OBJECT_STATE(TRACE_CLASS_TASK, handle) = 0;
   80e8a:	2103      	movs	r1, #3
   80e8c:	4b08      	ldr	r3, [pc, #32]	; (80eb0 <vTraceSetTaskInstanceFinished+0x3c>)
   80e8e:	4798      	blx	r3
   80e90:	4b04      	ldr	r3, [pc, #16]	; (80ea4 <vTraceSetTaskInstanceFinished+0x30>)
   80e92:	681b      	ldr	r3, [r3, #0]
   80e94:	f893 206f 	ldrb.w	r2, [r3, #111]	; 0x6f
   80e98:	4418      	add	r0, r3
   80e9a:	4410      	add	r0, r2
   80e9c:	2300      	movs	r3, #0
   80e9e:	f880 308c 	strb.w	r3, [r0, #140]	; 0x8c
   80ea2:	bd08      	pop	{r3, pc}
   80ea4:	200709fc 	.word	0x200709fc
   80ea8:	000873a0 	.word	0x000873a0
   80eac:	000801b9 	.word	0x000801b9
   80eb0:	000803b1 	.word	0x000803b1

00080eb4 <prvTraceGetObjectNumber>:
int uiInEventGroupSetBitsFromISR = 0;

#if (FREERTOS_VERSION < FREERTOS_VERSION_8_X)

objectHandleType prvTraceGetObjectNumber(void* handle)
{
   80eb4:	b508      	push	{r3, lr}
	return (objectHandleType) ucQueueGetQueueNumber(handle);
   80eb6:	4b01      	ldr	r3, [pc, #4]	; (80ebc <prvTraceGetObjectNumber+0x8>)
   80eb8:	4798      	blx	r3
}
   80eba:	bd08      	pop	{r3, pc}
   80ebc:	00081d61 	.word	0x00081d61

00080ec0 <prvTraceGetObjectType>:
}

#endif

unsigned char prvTraceGetObjectType(void* handle)
{
   80ec0:	b508      	push	{r3, lr}
	return ucQueueGetQueueType(handle);
   80ec2:	4b01      	ldr	r3, [pc, #4]	; (80ec8 <prvTraceGetObjectType+0x8>)
   80ec4:	4798      	blx	r3
}
   80ec6:	bd08      	pop	{r3, pc}
   80ec8:	00081d69 	.word	0x00081d69

00080ecc <prvTraceGetTaskNumber>:

objectHandleType prvTraceGetTaskNumber(void* handle)
{
   80ecc:	b508      	push	{r3, lr}
	return (objectHandleType)uxTaskGetTaskNumber(handle);
   80ece:	4b02      	ldr	r3, [pc, #8]	; (80ed8 <prvTraceGetTaskNumber+0xc>)
   80ed0:	4798      	blx	r3
}
   80ed2:	b2c0      	uxtb	r0, r0
   80ed4:	bd08      	pop	{r3, pc}
   80ed6:	bf00      	nop
   80ed8:	00082759 	.word	0x00082759

00080edc <prvTraceGetCurrentTaskHandle>:
{
	return xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED;
}

void* prvTraceGetCurrentTaskHandle()
{
   80edc:	b508      	push	{r3, lr}
	return xTaskGetCurrentTaskHandle();
   80ede:	4b01      	ldr	r3, [pc, #4]	; (80ee4 <prvTraceGetCurrentTaskHandle+0x8>)
   80ee0:	4798      	blx	r3
}
   80ee2:	bd08      	pop	{r3, pc}
   80ee4:	00082765 	.word	0x00082765

00080ee8 <vTraceInitObjectPropertyTable>:

/* Initialization of the object property table */
void vTraceInitObjectPropertyTable()
{
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectClasses = TRACE_NCLASSES;
   80ee8:	4b29      	ldr	r3, [pc, #164]	; (80f90 <vTraceInitObjectPropertyTable+0xa8>)
   80eea:	681b      	ldr	r3, [r3, #0]
   80eec:	2207      	movs	r2, #7
   80eee:	65da      	str	r2, [r3, #92]	; 0x5c
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[0] = NQueue;
   80ef0:	220a      	movs	r2, #10
   80ef2:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[1] = NSemaphore;
   80ef6:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[2] = NMutex;
   80efa:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[3] = NTask;
   80efe:	220f      	movs	r2, #15
   80f00:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[4] = NISR;
   80f04:	2105      	movs	r1, #5
   80f06:	f883 1068 	strb.w	r1, [r3, #104]	; 0x68
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[5] = NTimer;
   80f0a:	2102      	movs	r1, #2
   80f0c:	f883 1069 	strb.w	r1, [r3, #105]	; 0x69
	RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[6] = NEventGroup;	
   80f10:	f883 106a 	strb.w	r1, [r3, #106]	; 0x6a
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[0] = NameLenQueue;
   80f14:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[1] = NameLenSemaphore;
   80f18:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[2] = NameLenMutex;
   80f1c:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[3] = NameLenTask;
   80f20:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[4] = NameLenISR;
   80f24:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[5] = NameLenTimer;
   80f28:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
	RecorderDataPtr->ObjectPropertyTable.NameLengthPerClass[6] = NameLenEventGroup;	
   80f2c:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[0] = PropertyTableSizeQueue;
   80f30:	2210      	movs	r2, #16
   80f32:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[1] = PropertyTableSizeSemaphore;
   80f36:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[2] = PropertyTableSizeMutex;
   80f3a:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[3] = PropertyTableSizeTask;
   80f3e:	2113      	movs	r1, #19
   80f40:	f883 1077 	strb.w	r1, [r3, #119]	; 0x77
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[4] = PropertyTableSizeISR;
   80f44:	2011      	movs	r0, #17
   80f46:	f883 0078 	strb.w	r0, [r3, #120]	; 0x78
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[5] = PropertyTableSizeTimer;
   80f4a:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
	RecorderDataPtr->ObjectPropertyTable.TotalPropertyBytesPerClass[6] = PropertyTableSizeEventGroup;
   80f4e:	f883 107a 	strb.w	r1, [r3, #122]	; 0x7a
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[0] = StartIndexQueue;
   80f52:	2200      	movs	r2, #0
   80f54:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[1] = StartIndexSemaphore;
   80f58:	22a0      	movs	r2, #160	; 0xa0
   80f5a:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[2] = StartIndexMutex;
   80f5e:	f44f 72a0 	mov.w	r2, #320	; 0x140
   80f62:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[3] = StartIndexTask;
   80f66:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
   80f6a:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[4] = StartIndexISR;
   80f6e:	f240 22fd 	movw	r2, #765	; 0x2fd
   80f72:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[5] = StartIndexTimer;
   80f76:	f240 3252 	movw	r2, #850	; 0x352
   80f7a:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
	RecorderDataPtr->ObjectPropertyTable.StartIndexOfClass[6] = StartIndexEventGroup;
   80f7e:	f240 3272 	movw	r2, #882	; 0x372
   80f82:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
	RecorderDataPtr->ObjectPropertyTable.ObjectPropertyTableSizeInBytes = TRACE_OBJECT_TABLE_SIZE;
   80f86:	f44f 7266 	mov.w	r2, #920	; 0x398
   80f8a:	661a      	str	r2, [r3, #96]	; 0x60
   80f8c:	4770      	bx	lr
   80f8e:	bf00      	nop
   80f90:	200709fc 	.word	0x200709fc

00080f94 <vTraceInitObjectHandleStack>:
}

/* Initialization of the handle mechanism, see e.g, xTraceGetObjectHandle */
void vTraceInitObjectHandleStack()
{
	objectHandleStacks.indexOfNextAvailableHandle[0] = objectHandleStacks.lowestIndexOfClass[0] = 0;
   80f94:	4b12      	ldr	r3, [pc, #72]	; (80fe0 <vTraceInitObjectHandleStack+0x4c>)
   80f96:	2200      	movs	r2, #0
   80f98:	81da      	strh	r2, [r3, #14]
   80f9a:	801a      	strh	r2, [r3, #0]
	objectHandleStacks.indexOfNextAvailableHandle[1] = objectHandleStacks.lowestIndexOfClass[1] = NQueue;
   80f9c:	220a      	movs	r2, #10
   80f9e:	821a      	strh	r2, [r3, #16]
   80fa0:	805a      	strh	r2, [r3, #2]
	objectHandleStacks.indexOfNextAvailableHandle[2] = objectHandleStacks.lowestIndexOfClass[2] = NQueue + NSemaphore;
   80fa2:	2214      	movs	r2, #20
   80fa4:	825a      	strh	r2, [r3, #18]
   80fa6:	809a      	strh	r2, [r3, #4]
	objectHandleStacks.indexOfNextAvailableHandle[3] = objectHandleStacks.lowestIndexOfClass[3] = NQueue + NSemaphore + NMutex;
   80fa8:	221e      	movs	r2, #30
   80faa:	829a      	strh	r2, [r3, #20]
   80fac:	80da      	strh	r2, [r3, #6]
	objectHandleStacks.indexOfNextAvailableHandle[4] = objectHandleStacks.lowestIndexOfClass[4] = NQueue + NSemaphore + NMutex + NTask;
   80fae:	222d      	movs	r2, #45	; 0x2d
   80fb0:	82da      	strh	r2, [r3, #22]
   80fb2:	811a      	strh	r2, [r3, #8]
	objectHandleStacks.indexOfNextAvailableHandle[5] = objectHandleStacks.lowestIndexOfClass[5] = NQueue + NSemaphore + NMutex + NTask + NISR;
   80fb4:	2232      	movs	r2, #50	; 0x32
   80fb6:	831a      	strh	r2, [r3, #24]
   80fb8:	815a      	strh	r2, [r3, #10]
	objectHandleStacks.indexOfNextAvailableHandle[6] = objectHandleStacks.lowestIndexOfClass[6] = NQueue + NSemaphore + NMutex + NTask + NISR + NTimer;
   80fba:	2234      	movs	r2, #52	; 0x34
   80fbc:	835a      	strh	r2, [r3, #26]
   80fbe:	819a      	strh	r2, [r3, #12]

	objectHandleStacks.highestIndexOfClass[0] = NQueue - 1;
   80fc0:	2209      	movs	r2, #9
   80fc2:	839a      	strh	r2, [r3, #28]
	objectHandleStacks.highestIndexOfClass[1] = NQueue + NSemaphore - 1;
   80fc4:	2213      	movs	r2, #19
   80fc6:	83da      	strh	r2, [r3, #30]
	objectHandleStacks.highestIndexOfClass[2] = NQueue + NSemaphore + NMutex - 1;
   80fc8:	221d      	movs	r2, #29
   80fca:	841a      	strh	r2, [r3, #32]
	objectHandleStacks.highestIndexOfClass[3] = NQueue + NSemaphore + NMutex + NTask - 1;
   80fcc:	222c      	movs	r2, #44	; 0x2c
   80fce:	845a      	strh	r2, [r3, #34]	; 0x22
	objectHandleStacks.highestIndexOfClass[4] = NQueue + NSemaphore + NMutex + NTask + NISR - 1;
   80fd0:	2231      	movs	r2, #49	; 0x31
   80fd2:	849a      	strh	r2, [r3, #36]	; 0x24
	objectHandleStacks.highestIndexOfClass[5] = NQueue + NSemaphore + NMutex + NTask + NISR + NTimer - 1;
   80fd4:	2233      	movs	r2, #51	; 0x33
   80fd6:	84da      	strh	r2, [r3, #38]	; 0x26
	objectHandleStacks.highestIndexOfClass[6] = NQueue + NSemaphore + NMutex + NTask + NISR + NTimer + NEventGroup - 1;
   80fd8:	2235      	movs	r2, #53	; 0x35
   80fda:	851a      	strh	r2, [r3, #40]	; 0x28
   80fdc:	4770      	bx	lr
   80fde:	bf00      	nop
   80fe0:	20070a00 	.word	0x20070a00

00080fe4 <pszTraceGetErrorNotEnoughHandles>:
}
	
/* Returns the "Not enough handles" error message for this object class */
const char* pszTraceGetErrorNotEnoughHandles(traceObjectClass objectclass)
{
	switch(objectclass)
   80fe4:	2806      	cmp	r0, #6
   80fe6:	d811      	bhi.n	8100c <pszTraceGetErrorNotEnoughHandles+0x28>
   80fe8:	e8df f000 	tbb	[pc, r0]
   80fec:	1208060a 	.word	0x1208060a
   80ff0:	0c04      	.short	0x0c04
   80ff2:	0e          	.byte	0x0e
   80ff3:	00          	.byte	0x00
	{
	case TRACE_CLASS_TASK:
		return "Not enough TASK handles - increase NTask in trcConfig.h";
	case TRACE_CLASS_ISR:
		return "Not enough ISR handles - increase NISR in trcConfig.h";
   80ff4:	4807      	ldr	r0, [pc, #28]	; (81014 <pszTraceGetErrorNotEnoughHandles+0x30>)
   80ff6:	4770      	bx	lr
	case TRACE_CLASS_SEMAPHORE:
		return "Not enough SEMAPHORE handles - increase NSemaphore in trcConfig.h";
   80ff8:	4807      	ldr	r0, [pc, #28]	; (81018 <pszTraceGetErrorNotEnoughHandles+0x34>)
   80ffa:	4770      	bx	lr
	case TRACE_CLASS_MUTEX:
		return "Not enough MUTEX handles - increase NMutex in trcConfig.h";
   80ffc:	4807      	ldr	r0, [pc, #28]	; (8101c <pszTraceGetErrorNotEnoughHandles+0x38>)
   80ffe:	4770      	bx	lr
	case TRACE_CLASS_QUEUE:
		return "Not enough QUEUE handles - increase NQueue in trcConfig.h";
   81000:	4807      	ldr	r0, [pc, #28]	; (81020 <pszTraceGetErrorNotEnoughHandles+0x3c>)
   81002:	4770      	bx	lr
	case TRACE_CLASS_TIMER:
		return "Not enough TIMER handles - increase NTimer in trcConfig.h";
   81004:	4807      	ldr	r0, [pc, #28]	; (81024 <pszTraceGetErrorNotEnoughHandles+0x40>)
   81006:	4770      	bx	lr
	case TRACE_CLASS_EVENTGROUP:
		return "Not enough EVENTGROUP handles - increase NEventGroup in trcConfig.h";		
   81008:	4807      	ldr	r0, [pc, #28]	; (81028 <pszTraceGetErrorNotEnoughHandles+0x44>)
   8100a:	4770      	bx	lr
	default:
		return "pszTraceGetErrorHandles: Invalid objectclass!";
   8100c:	4807      	ldr	r0, [pc, #28]	; (8102c <pszTraceGetErrorNotEnoughHandles+0x48>)
   8100e:	4770      	bx	lr
const char* pszTraceGetErrorNotEnoughHandles(traceObjectClass objectclass)
{
	switch(objectclass)
	{
	case TRACE_CLASS_TASK:
		return "Not enough TASK handles - increase NTask in trcConfig.h";
   81010:	4807      	ldr	r0, [pc, #28]	; (81030 <pszTraceGetErrorNotEnoughHandles+0x4c>)
	case TRACE_CLASS_EVENTGROUP:
		return "Not enough EVENTGROUP handles - increase NEventGroup in trcConfig.h";		
	default:
		return "pszTraceGetErrorHandles: Invalid objectclass!";
	}
}
   81012:	4770      	bx	lr
   81014:	00087420 	.word	0x00087420
   81018:	00087458 	.word	0x00087458
   8101c:	0008749c 	.word	0x0008749c
   81020:	000874d8 	.word	0x000874d8
   81024:	00087514 	.word	0x00087514
   81028:	00087550 	.word	0x00087550
   8102c:	00087594 	.word	0x00087594
   81030:	000873e8 	.word	0x000873e8

00081034 <uiTraceIsObjectExcluded>:

/* Returns the exclude state of the object */
uint8_t uiTraceIsObjectExcluded(traceObjectClass objectclass, objectHandleType handle)
{
   81034:	b508      	push	{r3, lr}
	TRACE_ASSERT(objectclass < TRACE_NCLASSES, "prvTraceIsObjectExcluded: objectclass >= TRACE_NCLASSES", 1);
   81036:	2806      	cmp	r0, #6
   81038:	d904      	bls.n	81044 <uiTraceIsObjectExcluded+0x10>
   8103a:	482f      	ldr	r0, [pc, #188]	; (810f8 <uiTraceIsObjectExcluded+0xc4>)
   8103c:	4b2f      	ldr	r3, [pc, #188]	; (810fc <uiTraceIsObjectExcluded+0xc8>)
   8103e:	4798      	blx	r3
   81040:	2001      	movs	r0, #1
   81042:	bd08      	pop	{r3, pc}
	TRACE_ASSERT(handle <= RecorderDataPtr->ObjectPropertyTable.NumberOfObjectsPerClass[objectclass], "uiTraceIsObjectExcluded: Invalid value for handle", 1);
   81044:	4b2e      	ldr	r3, [pc, #184]	; (81100 <uiTraceIsObjectExcluded+0xcc>)
   81046:	681b      	ldr	r3, [r3, #0]
   81048:	4403      	add	r3, r0
   8104a:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
   8104e:	428b      	cmp	r3, r1
   81050:	d204      	bcs.n	8105c <uiTraceIsObjectExcluded+0x28>
   81052:	482c      	ldr	r0, [pc, #176]	; (81104 <uiTraceIsObjectExcluded+0xd0>)
   81054:	4b29      	ldr	r3, [pc, #164]	; (810fc <uiTraceIsObjectExcluded+0xc8>)
   81056:	4798      	blx	r3
   81058:	2001      	movs	r0, #1
   8105a:	bd08      	pop	{r3, pc}
	
	switch(objectclass)
   8105c:	2806      	cmp	r0, #6
   8105e:	d846      	bhi.n	810ee <uiTraceIsObjectExcluded+0xba>
   81060:	e8df f000 	tbb	[pc, r0]
   81064:	041a0f25 	.word	0x041a0f25
   81068:	2f45      	.short	0x2f45
   8106a:	3a          	.byte	0x3a
   8106b:	00          	.byte	0x00
	{
	case TRACE_CLASS_TASK:
		return TRACE_GET_TASK_FLAG_ISEXCLUDED(handle);
   8106c:	3121      	adds	r1, #33	; 0x21
   8106e:	10cb      	asrs	r3, r1, #3
   81070:	f001 0107 	and.w	r1, r1, #7
   81074:	2001      	movs	r0, #1
   81076:	fa00 f101 	lsl.w	r1, r0, r1
   8107a:	4a23      	ldr	r2, [pc, #140]	; (81108 <uiTraceIsObjectExcluded+0xd4>)
   8107c:	5cd0      	ldrb	r0, [r2, r3]
   8107e:	4008      	ands	r0, r1
   81080:	bd08      	pop	{r3, pc}
	case TRACE_CLASS_SEMAPHORE:
		return TRACE_GET_SEMAPHORE_FLAG_ISEXCLUDED(handle);
   81082:	310b      	adds	r1, #11
   81084:	10cb      	asrs	r3, r1, #3
   81086:	f001 0107 	and.w	r1, r1, #7
   8108a:	2001      	movs	r0, #1
   8108c:	fa00 f101 	lsl.w	r1, r0, r1
   81090:	4a1d      	ldr	r2, [pc, #116]	; (81108 <uiTraceIsObjectExcluded+0xd4>)
   81092:	5cd0      	ldrb	r0, [r2, r3]
   81094:	4008      	ands	r0, r1
   81096:	bd08      	pop	{r3, pc}
	case TRACE_CLASS_MUTEX:
		return TRACE_GET_MUTEX_FLAG_ISEXCLUDED(handle);
   81098:	3116      	adds	r1, #22
   8109a:	10cb      	asrs	r3, r1, #3
   8109c:	f001 0107 	and.w	r1, r1, #7
   810a0:	2001      	movs	r0, #1
   810a2:	fa00 f101 	lsl.w	r1, r0, r1
   810a6:	4a18      	ldr	r2, [pc, #96]	; (81108 <uiTraceIsObjectExcluded+0xd4>)
   810a8:	5cd0      	ldrb	r0, [r2, r3]
   810aa:	4008      	ands	r0, r1
   810ac:	bd08      	pop	{r3, pc}
	case TRACE_CLASS_QUEUE:
		return TRACE_GET_QUEUE_FLAG_ISEXCLUDED(handle);
   810ae:	08cb      	lsrs	r3, r1, #3
   810b0:	f001 0107 	and.w	r1, r1, #7
   810b4:	2001      	movs	r0, #1
   810b6:	fa00 f101 	lsl.w	r1, r0, r1
   810ba:	4a13      	ldr	r2, [pc, #76]	; (81108 <uiTraceIsObjectExcluded+0xd4>)
   810bc:	5cd0      	ldrb	r0, [r2, r3]
   810be:	4008      	ands	r0, r1
   810c0:	bd08      	pop	{r3, pc}
	case TRACE_CLASS_TIMER:
		return TRACE_GET_TIMER_FLAG_ISEXCLUDED(handle);		
   810c2:	3131      	adds	r1, #49	; 0x31
   810c4:	10cb      	asrs	r3, r1, #3
   810c6:	f001 0107 	and.w	r1, r1, #7
   810ca:	2001      	movs	r0, #1
   810cc:	fa00 f101 	lsl.w	r1, r0, r1
   810d0:	4a0d      	ldr	r2, [pc, #52]	; (81108 <uiTraceIsObjectExcluded+0xd4>)
   810d2:	5cd0      	ldrb	r0, [r2, r3]
   810d4:	4008      	ands	r0, r1
   810d6:	bd08      	pop	{r3, pc}
	case TRACE_CLASS_EVENTGROUP:
		return TRACE_GET_EVENTGROUP_FLAG_ISEXCLUDED(handle);				
   810d8:	3134      	adds	r1, #52	; 0x34
   810da:	10cb      	asrs	r3, r1, #3
   810dc:	f001 0107 	and.w	r1, r1, #7
   810e0:	2001      	movs	r0, #1
   810e2:	fa00 f101 	lsl.w	r1, r0, r1
   810e6:	4a08      	ldr	r2, [pc, #32]	; (81108 <uiTraceIsObjectExcluded+0xd4>)
   810e8:	5cd0      	ldrb	r0, [r2, r3]
   810ea:	4008      	ands	r0, r1
   810ec:	bd08      	pop	{r3, pc}
	}
	
	vTraceError("Invalid object class ID in uiTraceIsObjectExcluded!");
   810ee:	4807      	ldr	r0, [pc, #28]	; (8110c <uiTraceIsObjectExcluded+0xd8>)
   810f0:	4b02      	ldr	r3, [pc, #8]	; (810fc <uiTraceIsObjectExcluded+0xc8>)
   810f2:	4798      	blx	r3
	
	/* Must never reach */
	return 1;
   810f4:	2001      	movs	r0, #1
}
   810f6:	bd08      	pop	{r3, pc}
   810f8:	000875c4 	.word	0x000875c4
   810fc:	000801b9 	.word	0x000801b9
   81100:	200709fc 	.word	0x200709fc
   81104:	0008760c 	.word	0x0008760c
   81108:	20070a70 	.word	0x20070a70
   8110c:	0008764c 	.word	0x0008764c

00081110 <vTraceInitTraceData>:
 *
 * Allocates, if necessary, and initializes the recorder data structure, based
 * on the constants in trcConfig.h.
 ******************************************************************************/
void vTraceInitTraceData(void)
{
   81110:	b508      	push	{r3, lr}
	prvTraceInitTraceData();
   81112:	4b01      	ldr	r3, [pc, #4]	; (81118 <vTraceInitTraceData+0x8>)
   81114:	4798      	blx	r3
   81116:	bd08      	pop	{r3, pc}
   81118:	00080209 	.word	0x00080209

0008111c <uiTraceStart>:
 * error. In that case, check vTraceGetLastError to get the error message.
 * Any error message is also presented when opening a trace file.
 ******************************************************************************/

uint32_t uiTraceStart(void)
{
   8111c:	b538      	push	{r3, r4, r5, lr}
	objectHandleType handle;
	TRACE_SR_ALLOC_CRITICAL_SECTION();

	handle = 0;

	if (RecorderDataPtr == NULL)
   8111e:	4b1c      	ldr	r3, [pc, #112]	; (81190 <uiTraceStart+0x74>)
   81120:	681b      	ldr	r3, [r3, #0]
   81122:	b923      	cbnz	r3, 8112e <uiTraceStart+0x12>
	{
		vTraceError("RecorderDataPtr is NULL. Call vTraceInitTraceData() before starting trace.");
   81124:	481b      	ldr	r0, [pc, #108]	; (81194 <uiTraceStart+0x78>)
   81126:	4b1c      	ldr	r3, [pc, #112]	; (81198 <uiTraceStart+0x7c>)
   81128:	4798      	blx	r3
		return 0;
   8112a:	2000      	movs	r0, #0
   8112c:	bd38      	pop	{r3, r4, r5, pc}
	}

	if (traceErrorMessage == NULL)
   8112e:	4b1b      	ldr	r3, [pc, #108]	; (8119c <uiTraceStart+0x80>)
   81130:	681b      	ldr	r3, [r3, #0]
   81132:	bb43      	cbnz	r3, 81186 <uiTraceStart+0x6a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   81134:	f3ef 8410 	mrs	r4, PRIMASK

    \param [in]    priMask  Priority Mask
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
   81138:	2201      	movs	r2, #1
   8113a:	f382 8810 	msr	PRIMASK, r2
	{
		trcCRITICAL_SECTION_BEGIN();
   8113e:	4918      	ldr	r1, [pc, #96]	; (811a0 <uiTraceStart+0x84>)
   81140:	680b      	ldr	r3, [r1, #0]
   81142:	4413      	add	r3, r2
   81144:	600b      	str	r3, [r1, #0]
		RecorderDataPtr->recorderActive = 1;
   81146:	4b12      	ldr	r3, [pc, #72]	; (81190 <uiTraceStart+0x74>)
   81148:	681b      	ldr	r3, [r3, #0]
   8114a:	631a      	str	r2, [r3, #48]	; 0x30

		handle = TRACE_GET_TASK_NUMBER(TRACE_GET_CURRENT_TASK());
   8114c:	4b15      	ldr	r3, [pc, #84]	; (811a4 <uiTraceStart+0x88>)
   8114e:	4798      	blx	r3
   81150:	4b15      	ldr	r3, [pc, #84]	; (811a8 <uiTraceStart+0x8c>)
   81152:	4798      	blx	r3
		if (handle == 0)
   81154:	4605      	mov	r5, r0
   81156:	b968      	cbnz	r0, 81174 <uiTraceStart+0x58>
		{
			/* This occurs if the scheduler is not yet started.
			This creates a dummy "(startup)" task entry internally in the
			recorder */
			handle = xTraceGetObjectHandle(TRACE_CLASS_TASK);
   81158:	2003      	movs	r0, #3
   8115a:	4b14      	ldr	r3, [pc, #80]	; (811ac <uiTraceStart+0x90>)
   8115c:	4798      	blx	r3
   8115e:	4605      	mov	r5, r0
			vTraceSetObjectName(TRACE_CLASS_TASK, handle, "(startup)");
   81160:	4a13      	ldr	r2, [pc, #76]	; (811b0 <uiTraceStart+0x94>)
   81162:	4601      	mov	r1, r0
   81164:	2003      	movs	r0, #3
   81166:	4b13      	ldr	r3, [pc, #76]	; (811b4 <uiTraceStart+0x98>)
   81168:	4798      	blx	r3

			vTraceSetPriorityProperty(TRACE_CLASS_TASK, handle, 0);
   8116a:	2200      	movs	r2, #0
   8116c:	4629      	mov	r1, r5
   8116e:	2003      	movs	r0, #3
   81170:	4b11      	ldr	r3, [pc, #68]	; (811b8 <uiTraceStart+0x9c>)
   81172:	4798      	blx	r3
		}

		vTraceStoreTaskswitch(handle); /* Register the currently running task */
   81174:	4628      	mov	r0, r5
   81176:	4b11      	ldr	r3, [pc, #68]	; (811bc <uiTraceStart+0xa0>)
   81178:	4798      	blx	r3
		trcCRITICAL_SECTION_END();
   8117a:	4a09      	ldr	r2, [pc, #36]	; (811a0 <uiTraceStart+0x84>)
   8117c:	6813      	ldr	r3, [r2, #0]
   8117e:	3b01      	subs	r3, #1
   81180:	6013      	str	r3, [r2, #0]
   81182:	f384 8810 	msr	PRIMASK, r4
	}

	return RecorderDataPtr->recorderActive;
   81186:	4b02      	ldr	r3, [pc, #8]	; (81190 <uiTraceStart+0x74>)
   81188:	681b      	ldr	r3, [r3, #0]
   8118a:	6b18      	ldr	r0, [r3, #48]	; 0x30
}
   8118c:	bd38      	pop	{r3, r4, r5, pc}
   8118e:	bf00      	nop
   81190:	200709fc 	.word	0x200709fc
   81194:	000876d8 	.word	0x000876d8
   81198:	000801b9 	.word	0x000801b9
   8119c:	200709f0 	.word	0x200709f0
   811a0:	200709f8 	.word	0x200709f8
   811a4:	00080edd 	.word	0x00080edd
   811a8:	00080ecd 	.word	0x00080ecd
   811ac:	00080405 	.word	0x00080405
   811b0:	00087724 	.word	0x00087724
   811b4:	00080551 	.word	0x00080551
   811b8:	00080c31 	.word	0x00080c31
   811bc:	00080d99 	.word	0x00080d99

000811c0 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
   811c0:	f100 0308 	add.w	r3, r0, #8
   811c4:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   811c6:	f04f 32ff 	mov.w	r2, #4294967295
   811ca:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
   811cc:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
   811ce:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
   811d0:	2300      	movs	r3, #0
   811d2:	6003      	str	r3, [r0, #0]
   811d4:	4770      	bx	lr
   811d6:	bf00      	nop

000811d8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   811d8:	2300      	movs	r3, #0
   811da:	6103      	str	r3, [r0, #16]
   811dc:	4770      	bx	lr
   811de:	bf00      	nop

000811e0 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   811e0:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   811e2:	685a      	ldr	r2, [r3, #4]
   811e4:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   811e6:	6842      	ldr	r2, [r0, #4]
   811e8:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   811ea:	685a      	ldr	r2, [r3, #4]
   811ec:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   811ee:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   811f0:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   811f2:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   811f4:	6803      	ldr	r3, [r0, #0]
   811f6:	3301      	adds	r3, #1
   811f8:	6003      	str	r3, [r0, #0]
   811fa:	4770      	bx	lr

000811fc <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
   811fc:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
   811fe:	680c      	ldr	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   81200:	f1b4 3fff 	cmp.w	r4, #4294967295
   81204:	d101      	bne.n	8120a <vListInsert+0xe>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   81206:	6903      	ldr	r3, [r0, #16]
   81208:	e00a      	b.n	81220 <vListInsert+0x24>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
   8120a:	f100 0308 	add.w	r3, r0, #8
   8120e:	68c2      	ldr	r2, [r0, #12]
   81210:	6812      	ldr	r2, [r2, #0]
   81212:	4294      	cmp	r4, r2
   81214:	d304      	bcc.n	81220 <vListInsert+0x24>
   81216:	685b      	ldr	r3, [r3, #4]
   81218:	685a      	ldr	r2, [r3, #4]
   8121a:	6812      	ldr	r2, [r2, #0]
   8121c:	4294      	cmp	r4, r2
   8121e:	d2fa      	bcs.n	81216 <vListInsert+0x1a>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   81220:	685a      	ldr	r2, [r3, #4]
   81222:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   81224:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
   81226:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
   81228:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   8122a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   8122c:	6803      	ldr	r3, [r0, #0]
   8122e:	3301      	adds	r3, #1
   81230:	6003      	str	r3, [r0, #0]
}
   81232:	bc10      	pop	{r4}
   81234:	4770      	bx	lr
   81236:	bf00      	nop

00081238 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   81238:	6843      	ldr	r3, [r0, #4]
   8123a:	6882      	ldr	r2, [r0, #8]
   8123c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   8123e:	6883      	ldr	r3, [r0, #8]
   81240:	6842      	ldr	r2, [r0, #4]
   81242:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   81244:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   81246:	685a      	ldr	r2, [r3, #4]
   81248:	4290      	cmp	r0, r2
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   8124a:	bf04      	itt	eq
   8124c:	6882      	ldreq	r2, [r0, #8]
   8124e:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   81250:	2200      	movs	r2, #0
   81252:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   81254:	681a      	ldr	r2, [r3, #0]
   81256:	3a01      	subs	r2, #1
   81258:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   8125a:	6818      	ldr	r0, [r3, #0]
}
   8125c:	4770      	bx	lr
   8125e:	bf00      	nop

00081260 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   81260:	4803      	ldr	r0, [pc, #12]	; (81270 <prvPortStartFirstTask+0x10>)
   81262:	6800      	ldr	r0, [r0, #0]
   81264:	6800      	ldr	r0, [r0, #0]
   81266:	f380 8808 	msr	MSP, r0
   8126a:	b662      	cpsie	i
   8126c:	df00      	svc	0
   8126e:	bf00      	nop
   81270:	e000ed08 	.word	0xe000ed08

00081274 <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   81274:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   81278:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
   8127c:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
   81280:	2300      	movs	r3, #0
   81282:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
   81286:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
   8128a:	3840      	subs	r0, #64	; 0x40
   8128c:	4770      	bx	lr
   8128e:	bf00      	nop

00081290 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   81290:	4b06      	ldr	r3, [pc, #24]	; (812ac <pxCurrentTCBConst2>)
   81292:	6819      	ldr	r1, [r3, #0]
   81294:	6808      	ldr	r0, [r1, #0]
   81296:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8129a:	f380 8809 	msr	PSP, r0
   8129e:	f04f 0000 	mov.w	r0, #0
   812a2:	f380 8811 	msr	BASEPRI, r0
   812a6:	f04e 0e0d 	orr.w	lr, lr, #13
   812aa:	4770      	bx	lr

000812ac <pxCurrentTCBConst2>:
   812ac:	2007ab54 	.word	0x2007ab54

000812b0 <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   812b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   812b4:	4b01      	ldr	r3, [pc, #4]	; (812bc <vPortYieldFromISR+0xc>)
   812b6:	601a      	str	r2, [r3, #0]
   812b8:	4770      	bx	lr
   812ba:	bf00      	nop
   812bc:	e000ed04 	.word	0xe000ed04

000812c0 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   812c0:	f3ef 8011 	mrs	r0, BASEPRI
   812c4:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   812c8:	f381 8811 	msr	BASEPRI, r1
   812cc:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   812ce:	2000      	movs	r0, #0

000812d0 <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   812d0:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
   812d2:	4b03      	ldr	r3, [pc, #12]	; (812e0 <vPortEnterCritical+0x10>)
   812d4:	4798      	blx	r3
	uxCriticalNesting++;
   812d6:	4a03      	ldr	r2, [pc, #12]	; (812e4 <vPortEnterCritical+0x14>)
   812d8:	6813      	ldr	r3, [r2, #0]
   812da:	3301      	adds	r3, #1
   812dc:	6013      	str	r3, [r2, #0]
   812de:	bd08      	pop	{r3, pc}
   812e0:	000812c1 	.word	0x000812c1
   812e4:	20070138 	.word	0x20070138

000812e8 <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   812e8:	f380 8811 	msr	BASEPRI, r0
   812ec:	4770      	bx	lr
   812ee:	bf00      	nop

000812f0 <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   812f0:	b508      	push	{r3, lr}
	uxCriticalNesting--;
   812f2:	4a04      	ldr	r2, [pc, #16]	; (81304 <vPortExitCritical+0x14>)
   812f4:	6813      	ldr	r3, [r2, #0]
   812f6:	3b01      	subs	r3, #1
   812f8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
   812fa:	b913      	cbnz	r3, 81302 <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
   812fc:	2000      	movs	r0, #0
   812fe:	4b02      	ldr	r3, [pc, #8]	; (81308 <vPortExitCritical+0x18>)
   81300:	4798      	blx	r3
   81302:	bd08      	pop	{r3, pc}
   81304:	20070138 	.word	0x20070138
   81308:	000812e9 	.word	0x000812e9

0008130c <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   8130c:	f3ef 8009 	mrs	r0, PSP
   81310:	4b0c      	ldr	r3, [pc, #48]	; (81344 <pxCurrentTCBConst>)
   81312:	681a      	ldr	r2, [r3, #0]
   81314:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81318:	6010      	str	r0, [r2, #0]
   8131a:	e92d 4008 	stmdb	sp!, {r3, lr}
   8131e:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   81322:	f380 8811 	msr	BASEPRI, r0
   81326:	f001 f8ab 	bl	82480 <vTaskSwitchContext>
   8132a:	f04f 0000 	mov.w	r0, #0
   8132e:	f380 8811 	msr	BASEPRI, r0
   81332:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   81336:	6819      	ldr	r1, [r3, #0]
   81338:	6808      	ldr	r0, [r1, #0]
   8133a:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8133e:	f380 8809 	msr	PSP, r0
   81342:	4770      	bx	lr

00081344 <pxCurrentTCBConst>:
   81344:	2007ab54 	.word	0x2007ab54

00081348 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   81348:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   8134a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   8134e:	4b05      	ldr	r3, [pc, #20]	; (81364 <SysTick_Handler+0x1c>)
   81350:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   81352:	4b05      	ldr	r3, [pc, #20]	; (81368 <SysTick_Handler+0x20>)
   81354:	4798      	blx	r3
	{
		vTaskIncrementTick();
   81356:	4b05      	ldr	r3, [pc, #20]	; (8136c <SysTick_Handler+0x24>)
   81358:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   8135a:	2000      	movs	r0, #0
   8135c:	4b04      	ldr	r3, [pc, #16]	; (81370 <SysTick_Handler+0x28>)
   8135e:	4798      	blx	r3
   81360:	bd08      	pop	{r3, pc}
   81362:	bf00      	nop
   81364:	e000ed04 	.word	0xe000ed04
   81368:	000812c1 	.word	0x000812c1
   8136c:	00082119 	.word	0x00082119
   81370:	000812e9 	.word	0x000812e9

00081374 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
   81374:	4a03      	ldr	r2, [pc, #12]	; (81384 <vPortSetupTimerInterrupt+0x10>)
   81376:	4b04      	ldr	r3, [pc, #16]	; (81388 <vPortSetupTimerInterrupt+0x14>)
   81378:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
   8137a:	2207      	movs	r2, #7
   8137c:	3b04      	subs	r3, #4
   8137e:	601a      	str	r2, [r3, #0]
   81380:	4770      	bx	lr
   81382:	bf00      	nop
   81384:	0001481f 	.word	0x0001481f
   81388:	e000e014 	.word	0xe000e014

0008138c <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
   8138c:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   8138e:	4b09      	ldr	r3, [pc, #36]	; (813b4 <xPortStartScheduler+0x28>)
   81390:	681a      	ldr	r2, [r3, #0]
   81392:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   81396:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   81398:	681a      	ldr	r2, [r3, #0]
   8139a:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
   8139e:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   813a0:	4b05      	ldr	r3, [pc, #20]	; (813b8 <xPortStartScheduler+0x2c>)
   813a2:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   813a4:	2400      	movs	r4, #0
   813a6:	4b05      	ldr	r3, [pc, #20]	; (813bc <xPortStartScheduler+0x30>)
   813a8:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   813aa:	4b05      	ldr	r3, [pc, #20]	; (813c0 <xPortStartScheduler+0x34>)
   813ac:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
   813ae:	4620      	mov	r0, r4
   813b0:	bd10      	pop	{r4, pc}
   813b2:	bf00      	nop
   813b4:	e000ed20 	.word	0xe000ed20
   813b8:	00081375 	.word	0x00081375
   813bc:	20070138 	.word	0x20070138
   813c0:	00081261 	.word	0x00081261

000813c4 <prvInsertBlockIntoFreeList>:
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
   813c4:	4a12      	ldr	r2, [pc, #72]	; (81410 <prvInsertBlockIntoFreeList+0x4c>)
   813c6:	e000      	b.n	813ca <prvInsertBlockIntoFreeList+0x6>
   813c8:	461a      	mov	r2, r3
   813ca:	6813      	ldr	r3, [r2, #0]
   813cc:	4283      	cmp	r3, r0
   813ce:	d3fb      	bcc.n	813c8 <prvInsertBlockIntoFreeList+0x4>
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
   813d0:	b410      	push	{r4}
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
   813d2:	6851      	ldr	r1, [r2, #4]
   813d4:	1854      	adds	r4, r2, r1
   813d6:	42a0      	cmp	r0, r4
   813d8:	d103      	bne.n	813e2 <prvInsertBlockIntoFreeList+0x1e>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   813da:	6840      	ldr	r0, [r0, #4]
   813dc:	4401      	add	r1, r0
   813de:	6051      	str	r1, [r2, #4]
   813e0:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
   813e2:	6841      	ldr	r1, [r0, #4]
   813e4:	1844      	adds	r4, r0, r1
   813e6:	42a3      	cmp	r3, r4
   813e8:	d10c      	bne.n	81404 <prvInsertBlockIntoFreeList+0x40>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   813ea:	4b0a      	ldr	r3, [pc, #40]	; (81414 <prvInsertBlockIntoFreeList+0x50>)
   813ec:	681b      	ldr	r3, [r3, #0]
   813ee:	429c      	cmp	r4, r3
   813f0:	d006      	beq.n	81400 <prvInsertBlockIntoFreeList+0x3c>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   813f2:	6863      	ldr	r3, [r4, #4]
   813f4:	4419      	add	r1, r3
   813f6:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   813f8:	6813      	ldr	r3, [r2, #0]
   813fa:	681b      	ldr	r3, [r3, #0]
   813fc:	6003      	str	r3, [r0, #0]
   813fe:	e002      	b.n	81406 <prvInsertBlockIntoFreeList+0x42>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
   81400:	6004      	str	r4, [r0, #0]
   81402:	e000      	b.n	81406 <prvInsertBlockIntoFreeList+0x42>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
   81404:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
   81406:	4290      	cmp	r0, r2
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   81408:	bf18      	it	ne
   8140a:	6010      	strne	r0, [r2, #0]
	}
}
   8140c:	bc10      	pop	{r4}
   8140e:	4770      	bx	lr
   81410:	2007aa9c 	.word	0x2007aa9c
   81414:	2007aa98 	.word	0x2007aa98

00081418 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/
extern void vApplicationMallocFailedHook( void );
void *pvPortMalloc( size_t xWantedSize )
{
   81418:	b538      	push	{r3, r4, r5, lr}
   8141a:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
   8141c:	4b2b      	ldr	r3, [pc, #172]	; (814cc <pvPortMalloc+0xb4>)
   8141e:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
   81420:	4b2b      	ldr	r3, [pc, #172]	; (814d0 <pvPortMalloc+0xb8>)
   81422:	681b      	ldr	r3, [r3, #0]
   81424:	b99b      	cbnz	r3, 8144e <pvPortMalloc+0x36>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
   81426:	4a2b      	ldr	r2, [pc, #172]	; (814d4 <pvPortMalloc+0xbc>)
   81428:	4b2b      	ldr	r3, [pc, #172]	; (814d8 <pvPortMalloc+0xc0>)
   8142a:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
   8142c:	2100      	movs	r1, #0
   8142e:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
   81430:	f649 72f0 	movw	r2, #40944	; 0x9ff0
   81434:	1898      	adds	r0, r3, r2
   81436:	4d26      	ldr	r5, [pc, #152]	; (814d0 <pvPortMalloc+0xb8>)
   81438:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
   8143a:	f649 75f4 	movw	r5, #40948	; 0x9ff4
   8143e:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
   81440:	5099      	str	r1, [r3, r2]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
   81442:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   81444:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
   81446:	4a25      	ldr	r2, [pc, #148]	; (814dc <pvPortMalloc+0xc4>)
   81448:	6813      	ldr	r3, [r2, #0]
   8144a:	3b10      	subs	r3, #16
   8144c:	6013      	str	r3, [r2, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   8144e:	2c00      	cmp	r4, #0
   81450:	d037      	beq.n	814c2 <pvPortMalloc+0xaa>
		{
			xWantedSize += heapSTRUCT_SIZE;
   81452:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
   81456:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   8145a:	bf1c      	itt	ne
   8145c:	f022 0207 	bicne.w	r2, r2, #7
   81460:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
   81462:	1e51      	subs	r1, r2, #1
   81464:	f649 73fe 	movw	r3, #40958	; 0x9ffe
   81468:	4299      	cmp	r1, r3
   8146a:	d827      	bhi.n	814bc <pvPortMalloc+0xa4>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
   8146c:	4919      	ldr	r1, [pc, #100]	; (814d4 <pvPortMalloc+0xbc>)
   8146e:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   81470:	e001      	b.n	81476 <pvPortMalloc+0x5e>
   81472:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
   81474:	461c      	mov	r4, r3
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   81476:	6863      	ldr	r3, [r4, #4]
   81478:	429a      	cmp	r2, r3
   8147a:	d902      	bls.n	81482 <pvPortMalloc+0x6a>
   8147c:	6823      	ldr	r3, [r4, #0]
   8147e:	2b00      	cmp	r3, #0
   81480:	d1f7      	bne.n	81472 <pvPortMalloc+0x5a>
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
   81482:	4b13      	ldr	r3, [pc, #76]	; (814d0 <pvPortMalloc+0xb8>)
   81484:	681b      	ldr	r3, [r3, #0]
   81486:	429c      	cmp	r4, r3
   81488:	d018      	beq.n	814bc <pvPortMalloc+0xa4>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   8148a:	680d      	ldr	r5, [r1, #0]
   8148c:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   8148e:	6823      	ldr	r3, [r4, #0]
   81490:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   81492:	6863      	ldr	r3, [r4, #4]
   81494:	1a9b      	subs	r3, r3, r2
   81496:	2b20      	cmp	r3, #32
   81498:	d904      	bls.n	814a4 <pvPortMalloc+0x8c>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
   8149a:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   8149c:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
   8149e:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   814a0:	4b0f      	ldr	r3, [pc, #60]	; (814e0 <pvPortMalloc+0xc8>)
   814a2:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   814a4:	4a0d      	ldr	r2, [pc, #52]	; (814dc <pvPortMalloc+0xc4>)
   814a6:	6813      	ldr	r3, [r2, #0]
   814a8:	6861      	ldr	r1, [r4, #4]
   814aa:	1a5b      	subs	r3, r3, r1
   814ac:	6013      	str	r3, [r2, #0]
			}
		}
	}
	xTaskResumeAll();
   814ae:	4b0d      	ldr	r3, [pc, #52]	; (814e4 <pvPortMalloc+0xcc>)
   814b0:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
   814b2:	b94d      	cbnz	r5, 814c8 <pvPortMalloc+0xb0>
		{
			vApplicationMallocFailedHook();
   814b4:	4b0c      	ldr	r3, [pc, #48]	; (814e8 <pvPortMalloc+0xd0>)
   814b6:	4798      	blx	r3
   814b8:	2500      	movs	r5, #0
		}
	}
	#endif

	return pvReturn;
   814ba:	e005      	b.n	814c8 <pvPortMalloc+0xb0>

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
   814bc:	4b09      	ldr	r3, [pc, #36]	; (814e4 <pvPortMalloc+0xcc>)
   814be:	4798      	blx	r3
   814c0:	e7f8      	b.n	814b4 <pvPortMalloc+0x9c>
   814c2:	4b08      	ldr	r3, [pc, #32]	; (814e4 <pvPortMalloc+0xcc>)
   814c4:	4798      	blx	r3
   814c6:	e7f5      	b.n	814b4 <pvPortMalloc+0x9c>
		}
	}
	#endif

	return pvReturn;
}
   814c8:	4628      	mov	r0, r5
   814ca:	bd38      	pop	{r3, r4, r5, pc}
   814cc:	000820e9 	.word	0x000820e9
   814d0:	2007aa98 	.word	0x2007aa98
   814d4:	2007aa9c 	.word	0x2007aa9c
   814d8:	20070a98 	.word	0x20070a98
   814dc:	2007013c 	.word	0x2007013c
   814e0:	000813c5 	.word	0x000813c5
   814e4:	00082275 	.word	0x00082275
   814e8:	0008373d 	.word	0x0008373d

000814ec <vPortFree>:
void vPortFree( void *pv )
{
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
   814ec:	b180      	cbz	r0, 81510 <vPortFree+0x24>
	return pvReturn;
}
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   814ee:	b510      	push	{r4, lr}
   814f0:	4604      	mov	r4, r0
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
   814f2:	4b08      	ldr	r3, [pc, #32]	; (81514 <vPortFree+0x28>)
   814f4:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
   814f6:	4a08      	ldr	r2, [pc, #32]	; (81518 <vPortFree+0x2c>)
   814f8:	f854 1c0c 	ldr.w	r1, [r4, #-12]
   814fc:	6813      	ldr	r3, [r2, #0]
   814fe:	440b      	add	r3, r1
   81500:	6013      	str	r3, [r2, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
   81502:	f1a4 0010 	sub.w	r0, r4, #16
   81506:	4b05      	ldr	r3, [pc, #20]	; (8151c <vPortFree+0x30>)
   81508:	4798      	blx	r3
		}
		xTaskResumeAll();
   8150a:	4b05      	ldr	r3, [pc, #20]	; (81520 <vPortFree+0x34>)
   8150c:	4798      	blx	r3
   8150e:	bd10      	pop	{r4, pc}
   81510:	4770      	bx	lr
   81512:	bf00      	nop
   81514:	000820e9 	.word	0x000820e9
   81518:	2007013c 	.word	0x2007013c
   8151c:	000813c5 	.word	0x000813c5
   81520:	00082275 	.word	0x00082275

00081524 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
   81524:	b510      	push	{r4, lr}
   81526:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
   81528:	6c03      	ldr	r3, [r0, #64]	; 0x40
   8152a:	b93b      	cbnz	r3, 8153c <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   8152c:	6803      	ldr	r3, [r0, #0]
   8152e:	bb1b      	cbnz	r3, 81578 <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   81530:	6840      	ldr	r0, [r0, #4]
   81532:	4b13      	ldr	r3, [pc, #76]	; (81580 <prvCopyDataToQueue+0x5c>)
   81534:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
   81536:	2300      	movs	r3, #0
   81538:	6063      	str	r3, [r4, #4]
   8153a:	e01d      	b.n	81578 <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
   8153c:	b96a      	cbnz	r2, 8155a <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   8153e:	461a      	mov	r2, r3
   81540:	6880      	ldr	r0, [r0, #8]
   81542:	4b10      	ldr	r3, [pc, #64]	; (81584 <prvCopyDataToQueue+0x60>)
   81544:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   81546:	68a2      	ldr	r2, [r4, #8]
   81548:	6c23      	ldr	r3, [r4, #64]	; 0x40
   8154a:	4413      	add	r3, r2
   8154c:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
   8154e:	6862      	ldr	r2, [r4, #4]
   81550:	4293      	cmp	r3, r2
   81552:	d311      	bcc.n	81578 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   81554:	6823      	ldr	r3, [r4, #0]
   81556:	60a3      	str	r3, [r4, #8]
   81558:	e00e      	b.n	81578 <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   8155a:	461a      	mov	r2, r3
   8155c:	68c0      	ldr	r0, [r0, #12]
   8155e:	4b09      	ldr	r3, [pc, #36]	; (81584 <prvCopyDataToQueue+0x60>)
   81560:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
   81562:	6c23      	ldr	r3, [r4, #64]	; 0x40
   81564:	425b      	negs	r3, r3
   81566:	68e2      	ldr	r2, [r4, #12]
   81568:	441a      	add	r2, r3
   8156a:	60e2      	str	r2, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
   8156c:	6821      	ldr	r1, [r4, #0]
   8156e:	428a      	cmp	r2, r1
   81570:	d202      	bcs.n	81578 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   81572:	6862      	ldr	r2, [r4, #4]
   81574:	4413      	add	r3, r2
   81576:	60e3      	str	r3, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
   81578:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   8157a:	3301      	adds	r3, #1
   8157c:	63a3      	str	r3, [r4, #56]	; 0x38
   8157e:	bd10      	pop	{r4, pc}
   81580:	00082865 	.word	0x00082865
   81584:	000837b9 	.word	0x000837b9

00081588 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
   81588:	b538      	push	{r3, r4, r5, lr}
   8158a:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
   8158c:	6800      	ldr	r0, [r0, #0]
   8158e:	b158      	cbz	r0, 815a8 <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
   81590:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   81592:	68dc      	ldr	r4, [r3, #12]
   81594:	4414      	add	r4, r2
   81596:	60dc      	str	r4, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
   81598:	685d      	ldr	r5, [r3, #4]
   8159a:	42ac      	cmp	r4, r5
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
   8159c:	bf28      	it	cs
   8159e:	60d8      	strcs	r0, [r3, #12]
   815a0:	4608      	mov	r0, r1
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
   815a2:	68d9      	ldr	r1, [r3, #12]
   815a4:	4b01      	ldr	r3, [pc, #4]	; (815ac <prvCopyDataFromQueue+0x24>)
   815a6:	4798      	blx	r3
   815a8:	bd38      	pop	{r3, r4, r5, pc}
   815aa:	bf00      	nop
   815ac:	000837b9 	.word	0x000837b9

000815b0 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
   815b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   815b2:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   815b4:	4b1e      	ldr	r3, [pc, #120]	; (81630 <prvUnlockQueue+0x80>)
   815b6:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   815b8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   815ba:	2b00      	cmp	r3, #0
   815bc:	dd13      	ble.n	815e6 <prvUnlockQueue+0x36>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   815be:	6a63      	ldr	r3, [r4, #36]	; 0x24
   815c0:	b91b      	cbnz	r3, 815ca <prvUnlockQueue+0x1a>
   815c2:	e010      	b.n	815e6 <prvUnlockQueue+0x36>
   815c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
   815c6:	b923      	cbnz	r3, 815d2 <prvUnlockQueue+0x22>
   815c8:	e00d      	b.n	815e6 <prvUnlockQueue+0x36>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   815ca:	f104 0624 	add.w	r6, r4, #36	; 0x24
   815ce:	4d19      	ldr	r5, [pc, #100]	; (81634 <prvUnlockQueue+0x84>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   815d0:	4f19      	ldr	r7, [pc, #100]	; (81638 <prvUnlockQueue+0x88>)
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   815d2:	4630      	mov	r0, r6
   815d4:	47a8      	blx	r5
   815d6:	b100      	cbz	r0, 815da <prvUnlockQueue+0x2a>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   815d8:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
   815da:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   815dc:	3b01      	subs	r3, #1
   815de:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   815e0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   815e2:	2b00      	cmp	r3, #0
   815e4:	dcee      	bgt.n	815c4 <prvUnlockQueue+0x14>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
   815e6:	f04f 33ff 	mov.w	r3, #4294967295
   815ea:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   815ec:	4b13      	ldr	r3, [pc, #76]	; (8163c <prvUnlockQueue+0x8c>)
   815ee:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   815f0:	4b0f      	ldr	r3, [pc, #60]	; (81630 <prvUnlockQueue+0x80>)
   815f2:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   815f4:	6c63      	ldr	r3, [r4, #68]	; 0x44
   815f6:	2b00      	cmp	r3, #0
   815f8:	dd13      	ble.n	81622 <prvUnlockQueue+0x72>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   815fa:	6923      	ldr	r3, [r4, #16]
   815fc:	b91b      	cbnz	r3, 81606 <prvUnlockQueue+0x56>
   815fe:	e010      	b.n	81622 <prvUnlockQueue+0x72>
   81600:	6923      	ldr	r3, [r4, #16]
   81602:	b923      	cbnz	r3, 8160e <prvUnlockQueue+0x5e>
   81604:	e00d      	b.n	81622 <prvUnlockQueue+0x72>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   81606:	f104 0610 	add.w	r6, r4, #16
   8160a:	4d0a      	ldr	r5, [pc, #40]	; (81634 <prvUnlockQueue+0x84>)
				{
					vTaskMissedYield();
   8160c:	4f0a      	ldr	r7, [pc, #40]	; (81638 <prvUnlockQueue+0x88>)
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   8160e:	4630      	mov	r0, r6
   81610:	47a8      	blx	r5
   81612:	b100      	cbz	r0, 81616 <prvUnlockQueue+0x66>
				{
					vTaskMissedYield();
   81614:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
   81616:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81618:	3b01      	subs	r3, #1
   8161a:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   8161c:	6c63      	ldr	r3, [r4, #68]	; 0x44
   8161e:	2b00      	cmp	r3, #0
   81620:	dcee      	bgt.n	81600 <prvUnlockQueue+0x50>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
   81622:	f04f 33ff 	mov.w	r3, #4294967295
   81626:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   81628:	4b04      	ldr	r3, [pc, #16]	; (8163c <prvUnlockQueue+0x8c>)
   8162a:	4798      	blx	r3
   8162c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8162e:	bf00      	nop
   81630:	000812d1 	.word	0x000812d1
   81634:	0008260d 	.word	0x0008260d
   81638:	0008274d 	.word	0x0008274d
   8163c:	000812f1 	.word	0x000812f1

00081640 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
   81640:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
   81642:	b918      	cbnz	r0, 8164c <xQueueGenericReset+0xc>
   81644:	4b17      	ldr	r3, [pc, #92]	; (816a4 <xQueueGenericReset+0x64>)
   81646:	4798      	blx	r3
   81648:	bf00      	nop
   8164a:	e7fd      	b.n	81648 <xQueueGenericReset+0x8>
   8164c:	460d      	mov	r5, r1
   8164e:	4604      	mov	r4, r0

	taskENTER_CRITICAL();
   81650:	4b15      	ldr	r3, [pc, #84]	; (816a8 <xQueueGenericReset+0x68>)
   81652:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   81654:	6822      	ldr	r2, [r4, #0]
   81656:	6c21      	ldr	r1, [r4, #64]	; 0x40
   81658:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   8165a:	fb03 f301 	mul.w	r3, r3, r1
   8165e:	18d0      	adds	r0, r2, r3
   81660:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
   81662:	2000      	movs	r0, #0
   81664:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   81666:	60a2      	str	r2, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
   81668:	1a5b      	subs	r3, r3, r1
   8166a:	4413      	add	r3, r2
   8166c:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   8166e:	f04f 33ff 	mov.w	r3, #4294967295
   81672:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   81674:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   81676:	b955      	cbnz	r5, 8168e <xQueueGenericReset+0x4e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   81678:	6923      	ldr	r3, [r4, #16]
   8167a:	b17b      	cbz	r3, 8169c <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   8167c:	f104 0010 	add.w	r0, r4, #16
   81680:	4b0a      	ldr	r3, [pc, #40]	; (816ac <xQueueGenericReset+0x6c>)
   81682:	4798      	blx	r3
   81684:	2801      	cmp	r0, #1
   81686:	d109      	bne.n	8169c <xQueueGenericReset+0x5c>
				{
					portYIELD_WITHIN_API();
   81688:	4b09      	ldr	r3, [pc, #36]	; (816b0 <xQueueGenericReset+0x70>)
   8168a:	4798      	blx	r3
   8168c:	e006      	b.n	8169c <xQueueGenericReset+0x5c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   8168e:	f104 0010 	add.w	r0, r4, #16
   81692:	4d08      	ldr	r5, [pc, #32]	; (816b4 <xQueueGenericReset+0x74>)
   81694:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   81696:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8169a:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
   8169c:	4b06      	ldr	r3, [pc, #24]	; (816b8 <xQueueGenericReset+0x78>)
   8169e:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
   816a0:	2001      	movs	r0, #1
   816a2:	bd38      	pop	{r3, r4, r5, pc}
   816a4:	000812c1 	.word	0x000812c1
   816a8:	000812d1 	.word	0x000812d1
   816ac:	0008260d 	.word	0x0008260d
   816b0:	000812b1 	.word	0x000812b1
   816b4:	000811c1 	.word	0x000811c1
   816b8:	000812f1 	.word	0x000812f1

000816bc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
   816bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
   816c0:	b1e0      	cbz	r0, 816fc <xQueueGenericCreate+0x40>
   816c2:	460e      	mov	r6, r1
   816c4:	4615      	mov	r5, r2
   816c6:	4607      	mov	r7, r0
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
   816c8:	2050      	movs	r0, #80	; 0x50
   816ca:	4b26      	ldr	r3, [pc, #152]	; (81764 <xQueueGenericCreate+0xa8>)
   816cc:	4798      	blx	r3
		if( pxNewQueue != NULL )
   816ce:	4604      	mov	r4, r0
   816d0:	b1a0      	cbz	r0, 816fc <xQueueGenericCreate+0x40>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
   816d2:	fb06 f007 	mul.w	r0, r6, r7
   816d6:	3001      	adds	r0, #1
   816d8:	4b22      	ldr	r3, [pc, #136]	; (81764 <xQueueGenericCreate+0xa8>)
   816da:	4798      	blx	r3
   816dc:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
   816de:	b980      	cbnz	r0, 81702 <xQueueGenericCreate+0x46>
				traceQUEUE_CREATE( pxNewQueue );
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
   816e0:	4b21      	ldr	r3, [pc, #132]	; (81768 <xQueueGenericCreate+0xac>)
   816e2:	5d59      	ldrb	r1, [r3, r5]
   816e4:	f101 0040 	add.w	r0, r1, #64	; 0x40
   816e8:	2200      	movs	r2, #0
   816ea:	b2c0      	uxtb	r0, r0
   816ec:	4b1f      	ldr	r3, [pc, #124]	; (8176c <xQueueGenericCreate+0xb0>)
   816ee:	4798      	blx	r3
				vPortFree( pxNewQueue );
   816f0:	4620      	mov	r0, r4
   816f2:	4b1f      	ldr	r3, [pc, #124]	; (81770 <xQueueGenericCreate+0xb4>)
   816f4:	4798      	blx	r3
   816f6:	e001      	b.n	816fc <xQueueGenericCreate+0x40>
			}
		}
	}

	configASSERT( xReturn );
   816f8:	bf00      	nop
   816fa:	e7fd      	b.n	816f8 <xQueueGenericCreate+0x3c>
   816fc:	4b1d      	ldr	r3, [pc, #116]	; (81774 <xQueueGenericCreate+0xb8>)
   816fe:	4798      	blx	r3
   81700:	e7fa      	b.n	816f8 <xQueueGenericCreate+0x3c>
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
   81702:	63e7      	str	r7, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   81704:	6426      	str	r6, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
   81706:	2101      	movs	r1, #1
   81708:	4620      	mov	r0, r4
   8170a:	4b1b      	ldr	r3, [pc, #108]	; (81778 <xQueueGenericCreate+0xbc>)
   8170c:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
   8170e:	f884 504d 	strb.w	r5, [r4, #77]	; 0x4d
				}
				#endif /* configUSE_TRACE_FACILITY */

				traceQUEUE_CREATE( pxNewQueue );
   81712:	4620      	mov	r0, r4
   81714:	4f19      	ldr	r7, [pc, #100]	; (8177c <xQueueGenericCreate+0xc0>)
   81716:	47b8      	blx	r7
   81718:	4e13      	ldr	r6, [pc, #76]	; (81768 <xQueueGenericCreate+0xac>)
   8171a:	5c30      	ldrb	r0, [r6, r0]
   8171c:	4b18      	ldr	r3, [pc, #96]	; (81780 <xQueueGenericCreate+0xc4>)
   8171e:	4798      	blx	r3
   81720:	f884 004c 	strb.w	r0, [r4, #76]	; 0x4c
   81724:	4620      	mov	r0, r4
   81726:	47b8      	blx	r7
   81728:	5c35      	ldrb	r5, [r6, r0]
   8172a:	3518      	adds	r5, #24
   8172c:	b2ed      	uxtb	r5, r5
   8172e:	4620      	mov	r0, r4
   81730:	47b8      	blx	r7
   81732:	f816 9000 	ldrb.w	r9, [r6, r0]
   81736:	4620      	mov	r0, r4
   81738:	f8df 804c 	ldr.w	r8, [pc, #76]	; 81788 <xQueueGenericCreate+0xcc>
   8173c:	47c0      	blx	r8
   8173e:	4602      	mov	r2, r0
   81740:	4649      	mov	r1, r9
   81742:	4628      	mov	r0, r5
   81744:	4b09      	ldr	r3, [pc, #36]	; (8176c <xQueueGenericCreate+0xb0>)
   81746:	4798      	blx	r3
   81748:	4620      	mov	r0, r4
   8174a:	47b8      	blx	r7
   8174c:	5c35      	ldrb	r5, [r6, r0]
   8174e:	4620      	mov	r0, r4
   81750:	47c0      	blx	r8
   81752:	2200      	movs	r2, #0
   81754:	4601      	mov	r1, r0
   81756:	4628      	mov	r0, r5
   81758:	4b0a      	ldr	r3, [pc, #40]	; (81784 <xQueueGenericCreate+0xc8>)
   8175a:	4798      	blx	r3
	}

	configASSERT( xReturn );

	return xReturn;
}
   8175c:	4620      	mov	r0, r4
   8175e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81762:	bf00      	nop
   81764:	00081419 	.word	0x00081419
   81768:	20070130 	.word	0x20070130
   8176c:	00080965 	.word	0x00080965
   81770:	000814ed 	.word	0x000814ed
   81774:	000812c1 	.word	0x000812c1
   81778:	00081641 	.word	0x00081641
   8177c:	00080ec1 	.word	0x00080ec1
   81780:	00080405 	.word	0x00080405
   81784:	00080ce5 	.word	0x00080ce5
   81788:	00080eb5 	.word	0x00080eb5

0008178c <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if configUSE_COUNTING_SEMAPHORES == 1

	xQueueHandle xQueueCreateCountingSemaphore( unsigned portBASE_TYPE uxCountValue, unsigned portBASE_TYPE uxInitialCount )
	{
   8178c:	b510      	push	{r4, lr}
   8178e:	460c      	mov	r4, r1
	xQueueHandle pxHandle;

		pxHandle = xQueueGenericCreate( ( unsigned portBASE_TYPE ) uxCountValue, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
   81790:	2202      	movs	r2, #2
   81792:	2100      	movs	r1, #0
   81794:	4b05      	ldr	r3, [pc, #20]	; (817ac <xQueueCreateCountingSemaphore+0x20>)
   81796:	4798      	blx	r3

		if( pxHandle != NULL )
   81798:	b110      	cbz	r0, 817a0 <xQueueCreateCountingSemaphore+0x14>
   8179a:	e004      	b.n	817a6 <xQueueCreateCountingSemaphore+0x1a>
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( pxHandle );
   8179c:	bf00      	nop
   8179e:	e7fd      	b.n	8179c <xQueueCreateCountingSemaphore+0x10>
   817a0:	4b03      	ldr	r3, [pc, #12]	; (817b0 <xQueueCreateCountingSemaphore+0x24>)
   817a2:	4798      	blx	r3
   817a4:	e7fa      	b.n	8179c <xQueueCreateCountingSemaphore+0x10>

		pxHandle = xQueueGenericCreate( ( unsigned portBASE_TYPE ) uxCountValue, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );

		if( pxHandle != NULL )
		{
			pxHandle->uxMessagesWaiting = uxInitialCount;
   817a6:	6384      	str	r4, [r0, #56]	; 0x38
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( pxHandle );
		return pxHandle;
	}
   817a8:	bd10      	pop	{r4, pc}
   817aa:	bf00      	nop
   817ac:	000816bd 	.word	0x000816bd
   817b0:	000812c1 	.word	0x000812c1

000817b4 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   817b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   817b8:	b087      	sub	sp, #28
   817ba:	9101      	str	r1, [sp, #4]
   817bc:	9203      	str	r2, [sp, #12]
   817be:	9302      	str	r3, [sp, #8]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
   817c0:	b918      	cbnz	r0, 817ca <xQueueGenericSend+0x16>
   817c2:	4b6c      	ldr	r3, [pc, #432]	; (81974 <xQueueGenericSend+0x1c0>)
   817c4:	4798      	blx	r3
   817c6:	bf00      	nop
   817c8:	e7fd      	b.n	817c6 <xQueueGenericSend+0x12>
   817ca:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   817cc:	9b01      	ldr	r3, [sp, #4]
   817ce:	b92b      	cbnz	r3, 817dc <xQueueGenericSend+0x28>
   817d0:	6c03      	ldr	r3, [r0, #64]	; 0x40
   817d2:	b133      	cbz	r3, 817e2 <xQueueGenericSend+0x2e>
   817d4:	4b67      	ldr	r3, [pc, #412]	; (81974 <xQueueGenericSend+0x1c0>)
   817d6:	4798      	blx	r3
   817d8:	bf00      	nop
   817da:	e7fd      	b.n	817d8 <xQueueGenericSend+0x24>
   817dc:	f04f 0800 	mov.w	r8, #0
   817e0:	e001      	b.n	817e6 <xQueueGenericSend+0x32>
   817e2:	f04f 0800 	mov.w	r8, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   817e6:	4e64      	ldr	r6, [pc, #400]	; (81978 <xQueueGenericSend+0x1c4>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   817e8:	f8df 91c8 	ldr.w	r9, [pc, #456]	; 819b4 <xQueueGenericSend+0x200>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   817ec:	4d63      	ldr	r5, [pc, #396]	; (8197c <xQueueGenericSend+0x1c8>)
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   817ee:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   817f0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   817f2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   817f4:	429a      	cmp	r2, r3
   817f6:	d239      	bcs.n	8186c <xQueueGenericSend+0xb8>
			{
				traceQUEUE_SEND( pxQueue );
   817f8:	4620      	mov	r0, r4
   817fa:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8199c <xQueueGenericSend+0x1e8>
   817fe:	47c0      	blx	r8
   81800:	4f5f      	ldr	r7, [pc, #380]	; (81980 <xQueueGenericSend+0x1cc>)
   81802:	5c3d      	ldrb	r5, [r7, r0]
   81804:	3520      	adds	r5, #32
   81806:	b2ed      	uxtb	r5, r5
   81808:	4620      	mov	r0, r4
   8180a:	47c0      	blx	r8
   8180c:	f817 a000 	ldrb.w	sl, [r7, r0]
   81810:	4620      	mov	r0, r4
   81812:	4e5c      	ldr	r6, [pc, #368]	; (81984 <xQueueGenericSend+0x1d0>)
   81814:	47b0      	blx	r6
   81816:	4602      	mov	r2, r0
   81818:	4651      	mov	r1, sl
   8181a:	4628      	mov	r0, r5
   8181c:	4b5a      	ldr	r3, [pc, #360]	; (81988 <xQueueGenericSend+0x1d4>)
   8181e:	4798      	blx	r3
   81820:	4620      	mov	r0, r4
   81822:	47c0      	blx	r8
   81824:	5c3d      	ldrb	r5, [r7, r0]
   81826:	4620      	mov	r0, r4
   81828:	47b0      	blx	r6
   8182a:	4606      	mov	r6, r0
   8182c:	4620      	mov	r0, r4
   8182e:	47c0      	blx	r8
   81830:	5c3b      	ldrb	r3, [r7, r0]
   81832:	2b02      	cmp	r3, #2
   81834:	bf1d      	ittte	ne
   81836:	6ba2      	ldrne	r2, [r4, #56]	; 0x38
   81838:	3201      	addne	r2, #1
   8183a:	b2d2      	uxtbne	r2, r2
   8183c:	2200      	moveq	r2, #0
   8183e:	4631      	mov	r1, r6
   81840:	4628      	mov	r0, r5
   81842:	4b52      	ldr	r3, [pc, #328]	; (8198c <xQueueGenericSend+0x1d8>)
   81844:	4798      	blx	r3
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   81846:	9a02      	ldr	r2, [sp, #8]
   81848:	9901      	ldr	r1, [sp, #4]
   8184a:	4620      	mov	r0, r4
   8184c:	4b50      	ldr	r3, [pc, #320]	; (81990 <xQueueGenericSend+0x1dc>)
   8184e:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81850:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81852:	b13b      	cbz	r3, 81864 <xQueueGenericSend+0xb0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   81854:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81858:	4b4e      	ldr	r3, [pc, #312]	; (81994 <xQueueGenericSend+0x1e0>)
   8185a:	4798      	blx	r3
   8185c:	2801      	cmp	r0, #1
   8185e:	d101      	bne.n	81864 <xQueueGenericSend+0xb0>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
   81860:	4b4d      	ldr	r3, [pc, #308]	; (81998 <xQueueGenericSend+0x1e4>)
   81862:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
   81864:	4b45      	ldr	r3, [pc, #276]	; (8197c <xQueueGenericSend+0x1c8>)
   81866:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
   81868:	2001      	movs	r0, #1
   8186a:	e080      	b.n	8196e <xQueueGenericSend+0x1ba>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   8186c:	9b03      	ldr	r3, [sp, #12]
   8186e:	b9ab      	cbnz	r3, 8189c <xQueueGenericSend+0xe8>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   81870:	4b42      	ldr	r3, [pc, #264]	; (8197c <xQueueGenericSend+0x1c8>)
   81872:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
   81874:	4620      	mov	r0, r4
   81876:	4f49      	ldr	r7, [pc, #292]	; (8199c <xQueueGenericSend+0x1e8>)
   81878:	47b8      	blx	r7
   8187a:	4e41      	ldr	r6, [pc, #260]	; (81980 <xQueueGenericSend+0x1cc>)
   8187c:	5c35      	ldrb	r5, [r6, r0]
   8187e:	3548      	adds	r5, #72	; 0x48
   81880:	b2ed      	uxtb	r5, r5
   81882:	4620      	mov	r0, r4
   81884:	47b8      	blx	r7
   81886:	5c36      	ldrb	r6, [r6, r0]
   81888:	4620      	mov	r0, r4
   8188a:	4b3e      	ldr	r3, [pc, #248]	; (81984 <xQueueGenericSend+0x1d0>)
   8188c:	4798      	blx	r3
   8188e:	4602      	mov	r2, r0
   81890:	4631      	mov	r1, r6
   81892:	4628      	mov	r0, r5
   81894:	4b3c      	ldr	r3, [pc, #240]	; (81988 <xQueueGenericSend+0x1d4>)
   81896:	4798      	blx	r3
					return errQUEUE_FULL;
   81898:	2000      	movs	r0, #0
   8189a:	e068      	b.n	8196e <xQueueGenericSend+0x1ba>
				}
				else if( xEntryTimeSet == pdFALSE )
   8189c:	f1b8 0f00 	cmp.w	r8, #0
   818a0:	d103      	bne.n	818aa <xQueueGenericSend+0xf6>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   818a2:	a804      	add	r0, sp, #16
   818a4:	47c8      	blx	r9
					xEntryTimeSet = pdTRUE;
   818a6:	f04f 0801 	mov.w	r8, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   818aa:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   818ac:	4b3c      	ldr	r3, [pc, #240]	; (819a0 <xQueueGenericSend+0x1ec>)
   818ae:	4798      	blx	r3
		prvLockQueue( pxQueue );
   818b0:	47b0      	blx	r6
   818b2:	6c63      	ldr	r3, [r4, #68]	; 0x44
   818b4:	f1b3 3fff 	cmp.w	r3, #4294967295
   818b8:	bf04      	itt	eq
   818ba:	2300      	moveq	r3, #0
   818bc:	6463      	streq	r3, [r4, #68]	; 0x44
   818be:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   818c0:	f1b3 3fff 	cmp.w	r3, #4294967295
   818c4:	bf04      	itt	eq
   818c6:	2300      	moveq	r3, #0
   818c8:	64a3      	streq	r3, [r4, #72]	; 0x48
   818ca:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   818cc:	a903      	add	r1, sp, #12
   818ce:	a804      	add	r0, sp, #16
   818d0:	4b34      	ldr	r3, [pc, #208]	; (819a4 <xQueueGenericSend+0x1f0>)
   818d2:	4798      	blx	r3
   818d4:	2800      	cmp	r0, #0
   818d6:	d132      	bne.n	8193e <xQueueGenericSend+0x18a>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   818d8:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
   818da:	f8d4 a038 	ldr.w	sl, [r4, #56]	; 0x38
   818de:	6be7      	ldr	r7, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
   818e0:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   818e2:	45ba      	cmp	sl, r7
   818e4:	d125      	bne.n	81932 <xQueueGenericSend+0x17e>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
   818e6:	4620      	mov	r0, r4
   818e8:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 8199c <xQueueGenericSend+0x1e8>
   818ec:	47d8      	blx	fp
   818ee:	f8df a090 	ldr.w	sl, [pc, #144]	; 81980 <xQueueGenericSend+0x1cc>
   818f2:	f81a 7000 	ldrb.w	r7, [sl, r0]
   818f6:	3770      	adds	r7, #112	; 0x70
   818f8:	b2ff      	uxtb	r7, r7
   818fa:	4620      	mov	r0, r4
   818fc:	47d8      	blx	fp
   818fe:	f81a a000 	ldrb.w	sl, [sl, r0]
   81902:	4620      	mov	r0, r4
   81904:	4b1f      	ldr	r3, [pc, #124]	; (81984 <xQueueGenericSend+0x1d0>)
   81906:	4798      	blx	r3
   81908:	4602      	mov	r2, r0
   8190a:	4651      	mov	r1, sl
   8190c:	4638      	mov	r0, r7
   8190e:	4b1e      	ldr	r3, [pc, #120]	; (81988 <xQueueGenericSend+0x1d4>)
   81910:	4798      	blx	r3
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   81912:	9903      	ldr	r1, [sp, #12]
   81914:	f104 0010 	add.w	r0, r4, #16
   81918:	4b23      	ldr	r3, [pc, #140]	; (819a8 <xQueueGenericSend+0x1f4>)
   8191a:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
   8191c:	4620      	mov	r0, r4
   8191e:	4b23      	ldr	r3, [pc, #140]	; (819ac <xQueueGenericSend+0x1f8>)
   81920:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
   81922:	4b23      	ldr	r3, [pc, #140]	; (819b0 <xQueueGenericSend+0x1fc>)
   81924:	4798      	blx	r3
   81926:	2800      	cmp	r0, #0
   81928:	f47f af61 	bne.w	817ee <xQueueGenericSend+0x3a>
				{
					portYIELD_WITHIN_API();
   8192c:	4b1a      	ldr	r3, [pc, #104]	; (81998 <xQueueGenericSend+0x1e4>)
   8192e:	4798      	blx	r3
   81930:	e75d      	b.n	817ee <xQueueGenericSend+0x3a>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   81932:	4620      	mov	r0, r4
   81934:	4b1d      	ldr	r3, [pc, #116]	; (819ac <xQueueGenericSend+0x1f8>)
   81936:	4798      	blx	r3
				( void ) xTaskResumeAll();
   81938:	4b1d      	ldr	r3, [pc, #116]	; (819b0 <xQueueGenericSend+0x1fc>)
   8193a:	4798      	blx	r3
   8193c:	e757      	b.n	817ee <xQueueGenericSend+0x3a>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
   8193e:	4620      	mov	r0, r4
   81940:	4b1a      	ldr	r3, [pc, #104]	; (819ac <xQueueGenericSend+0x1f8>)
   81942:	4798      	blx	r3
			( void ) xTaskResumeAll();
   81944:	4b1a      	ldr	r3, [pc, #104]	; (819b0 <xQueueGenericSend+0x1fc>)
   81946:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
   81948:	4620      	mov	r0, r4
   8194a:	4f14      	ldr	r7, [pc, #80]	; (8199c <xQueueGenericSend+0x1e8>)
   8194c:	47b8      	blx	r7
   8194e:	4e0c      	ldr	r6, [pc, #48]	; (81980 <xQueueGenericSend+0x1cc>)
   81950:	5c35      	ldrb	r5, [r6, r0]
   81952:	3548      	adds	r5, #72	; 0x48
   81954:	b2ed      	uxtb	r5, r5
   81956:	4620      	mov	r0, r4
   81958:	47b8      	blx	r7
   8195a:	5c36      	ldrb	r6, [r6, r0]
   8195c:	4620      	mov	r0, r4
   8195e:	4b09      	ldr	r3, [pc, #36]	; (81984 <xQueueGenericSend+0x1d0>)
   81960:	4798      	blx	r3
   81962:	4602      	mov	r2, r0
   81964:	4631      	mov	r1, r6
   81966:	4628      	mov	r0, r5
   81968:	4b07      	ldr	r3, [pc, #28]	; (81988 <xQueueGenericSend+0x1d4>)
   8196a:	4798      	blx	r3
			return errQUEUE_FULL;
   8196c:	2000      	movs	r0, #0
		}
	}
}
   8196e:	b007      	add	sp, #28
   81970:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81974:	000812c1 	.word	0x000812c1
   81978:	000812d1 	.word	0x000812d1
   8197c:	000812f1 	.word	0x000812f1
   81980:	20070130 	.word	0x20070130
   81984:	00080eb5 	.word	0x00080eb5
   81988:	00080965 	.word	0x00080965
   8198c:	00080ce5 	.word	0x00080ce5
   81990:	00081525 	.word	0x00081525
   81994:	0008260d 	.word	0x0008260d
   81998:	000812b1 	.word	0x000812b1
   8199c:	00080ec1 	.word	0x00080ec1
   819a0:	000820e9 	.word	0x000820e9
   819a4:	000826c9 	.word	0x000826c9
   819a8:	0008253d 	.word	0x0008253d
   819ac:	000815b1 	.word	0x000815b1
   819b0:	00082275 	.word	0x00082275
   819b4:	000826a1 	.word	0x000826a1

000819b8 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
   819b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   819bc:	b083      	sub	sp, #12
   819be:	9301      	str	r3, [sp, #4]
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
   819c0:	b918      	cbnz	r0, 819ca <xQueueGenericSendFromISR+0x12>
   819c2:	4b38      	ldr	r3, [pc, #224]	; (81aa4 <xQueueGenericSendFromISR+0xec>)
   819c4:	4798      	blx	r3
   819c6:	bf00      	nop
   819c8:	e7fd      	b.n	819c6 <xQueueGenericSendFromISR+0xe>
   819ca:	4689      	mov	r9, r1
   819cc:	4690      	mov	r8, r2
   819ce:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   819d0:	b929      	cbnz	r1, 819de <xQueueGenericSendFromISR+0x26>
   819d2:	6c03      	ldr	r3, [r0, #64]	; 0x40
   819d4:	b11b      	cbz	r3, 819de <xQueueGenericSendFromISR+0x26>
   819d6:	4b33      	ldr	r3, [pc, #204]	; (81aa4 <xQueueGenericSendFromISR+0xec>)
   819d8:	4798      	blx	r3
   819da:	bf00      	nop
   819dc:	e7fd      	b.n	819da <xQueueGenericSendFromISR+0x22>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   819de:	4b31      	ldr	r3, [pc, #196]	; (81aa4 <xQueueGenericSendFromISR+0xec>)
   819e0:	4798      	blx	r3
   819e2:	9000      	str	r0, [sp, #0]
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   819e4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   819e6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   819e8:	429a      	cmp	r2, r3
   819ea:	d23b      	bcs.n	81a64 <xQueueGenericSendFromISR+0xac>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );
   819ec:	4620      	mov	r0, r4
   819ee:	4f2e      	ldr	r7, [pc, #184]	; (81aa8 <xQueueGenericSendFromISR+0xf0>)
   819f0:	47b8      	blx	r7
   819f2:	4e2e      	ldr	r6, [pc, #184]	; (81aac <xQueueGenericSendFromISR+0xf4>)
   819f4:	5c35      	ldrb	r5, [r6, r0]
   819f6:	3530      	adds	r5, #48	; 0x30
   819f8:	b2ed      	uxtb	r5, r5
   819fa:	4620      	mov	r0, r4
   819fc:	47b8      	blx	r7
   819fe:	f816 b000 	ldrb.w	fp, [r6, r0]
   81a02:	4620      	mov	r0, r4
   81a04:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 81ac0 <xQueueGenericSendFromISR+0x108>
   81a08:	47d0      	blx	sl
   81a0a:	4602      	mov	r2, r0
   81a0c:	4659      	mov	r1, fp
   81a0e:	4628      	mov	r0, r5
   81a10:	4b27      	ldr	r3, [pc, #156]	; (81ab0 <xQueueGenericSendFromISR+0xf8>)
   81a12:	4798      	blx	r3
   81a14:	4620      	mov	r0, r4
   81a16:	47b8      	blx	r7
   81a18:	5c35      	ldrb	r5, [r6, r0]
   81a1a:	4620      	mov	r0, r4
   81a1c:	47d0      	blx	sl
   81a1e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   81a20:	3201      	adds	r2, #1
   81a22:	b2d2      	uxtb	r2, r2
   81a24:	4601      	mov	r1, r0
   81a26:	4628      	mov	r0, r5
   81a28:	4b22      	ldr	r3, [pc, #136]	; (81ab4 <xQueueGenericSendFromISR+0xfc>)
   81a2a:	4798      	blx	r3

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   81a2c:	9a01      	ldr	r2, [sp, #4]
   81a2e:	4649      	mov	r1, r9
   81a30:	4620      	mov	r0, r4
   81a32:	4b21      	ldr	r3, [pc, #132]	; (81ab8 <xQueueGenericSendFromISR+0x100>)
   81a34:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
   81a36:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81a38:	f1b3 3fff 	cmp.w	r3, #4294967295
   81a3c:	d10d      	bne.n	81a5a <xQueueGenericSendFromISR+0xa2>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81a3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81a40:	b323      	cbz	r3, 81a8c <xQueueGenericSendFromISR+0xd4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   81a42:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81a46:	4b1d      	ldr	r3, [pc, #116]	; (81abc <xQueueGenericSendFromISR+0x104>)
   81a48:	4798      	blx	r3
   81a4a:	b308      	cbz	r0, 81a90 <xQueueGenericSendFromISR+0xd8>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
   81a4c:	f1b8 0f00 	cmp.w	r8, #0
   81a50:	d020      	beq.n	81a94 <xQueueGenericSendFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   81a52:	2401      	movs	r4, #1
   81a54:	f8c8 4000 	str.w	r4, [r8]
   81a58:	e01d      	b.n	81a96 <xQueueGenericSendFromISR+0xde>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
   81a5a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81a5c:	3301      	adds	r3, #1
   81a5e:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
   81a60:	2401      	movs	r4, #1
   81a62:	e018      	b.n	81a96 <xQueueGenericSendFromISR+0xde>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
   81a64:	4620      	mov	r0, r4
   81a66:	4f10      	ldr	r7, [pc, #64]	; (81aa8 <xQueueGenericSendFromISR+0xf0>)
   81a68:	47b8      	blx	r7
   81a6a:	4e10      	ldr	r6, [pc, #64]	; (81aac <xQueueGenericSendFromISR+0xf4>)
   81a6c:	5c35      	ldrb	r5, [r6, r0]
   81a6e:	3558      	adds	r5, #88	; 0x58
   81a70:	b2ed      	uxtb	r5, r5
   81a72:	4620      	mov	r0, r4
   81a74:	47b8      	blx	r7
   81a76:	5c36      	ldrb	r6, [r6, r0]
   81a78:	4620      	mov	r0, r4
   81a7a:	4b11      	ldr	r3, [pc, #68]	; (81ac0 <xQueueGenericSendFromISR+0x108>)
   81a7c:	4798      	blx	r3
   81a7e:	4602      	mov	r2, r0
   81a80:	4631      	mov	r1, r6
   81a82:	4628      	mov	r0, r5
   81a84:	4b0a      	ldr	r3, [pc, #40]	; (81ab0 <xQueueGenericSendFromISR+0xf8>)
   81a86:	4798      	blx	r3
			xReturn = errQUEUE_FULL;
   81a88:	2400      	movs	r4, #0
   81a8a:	e004      	b.n	81a96 <xQueueGenericSendFromISR+0xde>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
   81a8c:	2401      	movs	r4, #1
   81a8e:	e002      	b.n	81a96 <xQueueGenericSendFromISR+0xde>
   81a90:	2401      	movs	r4, #1
   81a92:	e000      	b.n	81a96 <xQueueGenericSendFromISR+0xde>
   81a94:	2401      	movs	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   81a96:	9800      	ldr	r0, [sp, #0]
   81a98:	4b0a      	ldr	r3, [pc, #40]	; (81ac4 <xQueueGenericSendFromISR+0x10c>)
   81a9a:	4798      	blx	r3

	return xReturn;
}
   81a9c:	4620      	mov	r0, r4
   81a9e:	b003      	add	sp, #12
   81aa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81aa4:	000812c1 	.word	0x000812c1
   81aa8:	00080ec1 	.word	0x00080ec1
   81aac:	20070130 	.word	0x20070130
   81ab0:	00080965 	.word	0x00080965
   81ab4:	00080ce5 	.word	0x00080ce5
   81ab8:	00081525 	.word	0x00081525
   81abc:	0008260d 	.word	0x0008260d
   81ac0:	00080eb5 	.word	0x00080eb5
   81ac4:	000812e9 	.word	0x000812e9

00081ac8 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   81ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81acc:	b087      	sub	sp, #28
   81ace:	9100      	str	r1, [sp, #0]
   81ad0:	9203      	str	r2, [sp, #12]
   81ad2:	9302      	str	r3, [sp, #8]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
   81ad4:	b918      	cbnz	r0, 81ade <xQueueGenericReceive+0x16>
   81ad6:	4b8c      	ldr	r3, [pc, #560]	; (81d08 <xQueueGenericReceive+0x240>)
   81ad8:	4798      	blx	r3
   81ada:	bf00      	nop
   81adc:	e7fd      	b.n	81ada <xQueueGenericReceive+0x12>
   81ade:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81ae0:	9b00      	ldr	r3, [sp, #0]
   81ae2:	b92b      	cbnz	r3, 81af0 <xQueueGenericReceive+0x28>
   81ae4:	6c03      	ldr	r3, [r0, #64]	; 0x40
   81ae6:	b133      	cbz	r3, 81af6 <xQueueGenericReceive+0x2e>
   81ae8:	4b87      	ldr	r3, [pc, #540]	; (81d08 <xQueueGenericReceive+0x240>)
   81aea:	4798      	blx	r3
   81aec:	bf00      	nop
   81aee:	e7fd      	b.n	81aec <xQueueGenericReceive+0x24>
   81af0:	f04f 0800 	mov.w	r8, #0
   81af4:	e001      	b.n	81afa <xQueueGenericReceive+0x32>
   81af6:	f04f 0800 	mov.w	r8, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   81afa:	4e84      	ldr	r6, [pc, #528]	; (81d0c <xQueueGenericReceive+0x244>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   81afc:	f8df b25c 	ldr.w	fp, [pc, #604]	; 81d5c <xQueueGenericReceive+0x294>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   81b00:	4d83      	ldr	r5, [pc, #524]	; (81d10 <xQueueGenericReceive+0x248>)
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   81b02:	47b0      	blx	r6
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
   81b04:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   81b06:	2b00      	cmp	r3, #0
   81b08:	d067      	beq.n	81bda <xQueueGenericReceive+0x112>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
   81b0a:	68e7      	ldr	r7, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   81b0c:	9900      	ldr	r1, [sp, #0]
   81b0e:	4620      	mov	r0, r4
   81b10:	4b80      	ldr	r3, [pc, #512]	; (81d14 <xQueueGenericReceive+0x24c>)
   81b12:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
   81b14:	9b02      	ldr	r3, [sp, #8]
   81b16:	2b00      	cmp	r3, #0
   81b18:	d13e      	bne.n	81b98 <xQueueGenericReceive+0xd0>
				{
					traceQUEUE_RECEIVE( pxQueue );
   81b1a:	4620      	mov	r0, r4
   81b1c:	4f7e      	ldr	r7, [pc, #504]	; (81d18 <xQueueGenericReceive+0x250>)
   81b1e:	47b8      	blx	r7
   81b20:	4e7e      	ldr	r6, [pc, #504]	; (81d1c <xQueueGenericReceive+0x254>)
   81b22:	5c35      	ldrb	r5, [r6, r0]
   81b24:	3528      	adds	r5, #40	; 0x28
   81b26:	b2ed      	uxtb	r5, r5
   81b28:	4620      	mov	r0, r4
   81b2a:	47b8      	blx	r7
   81b2c:	f816 9000 	ldrb.w	r9, [r6, r0]
   81b30:	4620      	mov	r0, r4
   81b32:	f8df 8208 	ldr.w	r8, [pc, #520]	; 81d3c <xQueueGenericReceive+0x274>
   81b36:	47c0      	blx	r8
   81b38:	4602      	mov	r2, r0
   81b3a:	4649      	mov	r1, r9
   81b3c:	4628      	mov	r0, r5
   81b3e:	4b78      	ldr	r3, [pc, #480]	; (81d20 <xQueueGenericReceive+0x258>)
   81b40:	4798      	blx	r3
   81b42:	4620      	mov	r0, r4
   81b44:	47b8      	blx	r7
   81b46:	5c35      	ldrb	r5, [r6, r0]
   81b48:	4620      	mov	r0, r4
   81b4a:	47c0      	blx	r8
   81b4c:	4680      	mov	r8, r0
   81b4e:	4620      	mov	r0, r4
   81b50:	47b8      	blx	r7
   81b52:	5c33      	ldrb	r3, [r6, r0]
   81b54:	2b02      	cmp	r3, #2
   81b56:	d105      	bne.n	81b64 <xQueueGenericReceive+0x9c>
   81b58:	4b72      	ldr	r3, [pc, #456]	; (81d24 <xQueueGenericReceive+0x25c>)
   81b5a:	4798      	blx	r3
   81b5c:	4b72      	ldr	r3, [pc, #456]	; (81d28 <xQueueGenericReceive+0x260>)
   81b5e:	4798      	blx	r3
   81b60:	4602      	mov	r2, r0
   81b62:	e002      	b.n	81b6a <xQueueGenericReceive+0xa2>
   81b64:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   81b66:	3a01      	subs	r2, #1
   81b68:	b2d2      	uxtb	r2, r2
   81b6a:	4641      	mov	r1, r8
   81b6c:	4628      	mov	r0, r5
   81b6e:	4b6f      	ldr	r3, [pc, #444]	; (81d2c <xQueueGenericReceive+0x264>)
   81b70:	4798      	blx	r3

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
   81b72:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   81b74:	3b01      	subs	r3, #1
   81b76:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   81b78:	6823      	ldr	r3, [r4, #0]
   81b7a:	b913      	cbnz	r3, 81b82 <xQueueGenericReceive+0xba>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
   81b7c:	4b6c      	ldr	r3, [pc, #432]	; (81d30 <xQueueGenericReceive+0x268>)
   81b7e:	4798      	blx	r3
   81b80:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   81b82:	6923      	ldr	r3, [r4, #16]
   81b84:	b32b      	cbz	r3, 81bd2 <xQueueGenericReceive+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   81b86:	f104 0010 	add.w	r0, r4, #16
   81b8a:	4b6a      	ldr	r3, [pc, #424]	; (81d34 <xQueueGenericReceive+0x26c>)
   81b8c:	4798      	blx	r3
   81b8e:	2801      	cmp	r0, #1
   81b90:	d11f      	bne.n	81bd2 <xQueueGenericReceive+0x10a>
						{
							portYIELD_WITHIN_API();
   81b92:	4b69      	ldr	r3, [pc, #420]	; (81d38 <xQueueGenericReceive+0x270>)
   81b94:	4798      	blx	r3
   81b96:	e01c      	b.n	81bd2 <xQueueGenericReceive+0x10a>
						}
					}
				}
				else
				{
					traceQUEUE_PEEK( pxQueue );
   81b98:	4620      	mov	r0, r4
   81b9a:	f8df 817c 	ldr.w	r8, [pc, #380]	; 81d18 <xQueueGenericReceive+0x250>
   81b9e:	47c0      	blx	r8
   81ba0:	4e5e      	ldr	r6, [pc, #376]	; (81d1c <xQueueGenericReceive+0x254>)
   81ba2:	5c35      	ldrb	r5, [r6, r0]
   81ba4:	3578      	adds	r5, #120	; 0x78
   81ba6:	b2ed      	uxtb	r5, r5
   81ba8:	4620      	mov	r0, r4
   81baa:	47c0      	blx	r8
   81bac:	5c36      	ldrb	r6, [r6, r0]
   81bae:	4620      	mov	r0, r4
   81bb0:	4b62      	ldr	r3, [pc, #392]	; (81d3c <xQueueGenericReceive+0x274>)
   81bb2:	4798      	blx	r3
   81bb4:	4602      	mov	r2, r0
   81bb6:	4631      	mov	r1, r6
   81bb8:	4628      	mov	r0, r5
   81bba:	4b59      	ldr	r3, [pc, #356]	; (81d20 <xQueueGenericReceive+0x258>)
   81bbc:	4798      	blx	r3

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
   81bbe:	60e7      	str	r7, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81bc0:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81bc2:	b133      	cbz	r3, 81bd2 <xQueueGenericReceive+0x10a>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   81bc4:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81bc8:	4b5a      	ldr	r3, [pc, #360]	; (81d34 <xQueueGenericReceive+0x26c>)
   81bca:	4798      	blx	r3
   81bcc:	b108      	cbz	r0, 81bd2 <xQueueGenericReceive+0x10a>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
   81bce:	4b5a      	ldr	r3, [pc, #360]	; (81d38 <xQueueGenericReceive+0x270>)
   81bd0:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
   81bd2:	4b4f      	ldr	r3, [pc, #316]	; (81d10 <xQueueGenericReceive+0x248>)
   81bd4:	4798      	blx	r3
				return pdPASS;
   81bd6:	2001      	movs	r0, #1
   81bd8:	e092      	b.n	81d00 <xQueueGenericReceive+0x238>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   81bda:	9b03      	ldr	r3, [sp, #12]
   81bdc:	b9ab      	cbnz	r3, 81c0a <xQueueGenericReceive+0x142>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   81bde:	4b4c      	ldr	r3, [pc, #304]	; (81d10 <xQueueGenericReceive+0x248>)
   81be0:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
   81be2:	4620      	mov	r0, r4
   81be4:	4f4c      	ldr	r7, [pc, #304]	; (81d18 <xQueueGenericReceive+0x250>)
   81be6:	47b8      	blx	r7
   81be8:	4e4c      	ldr	r6, [pc, #304]	; (81d1c <xQueueGenericReceive+0x254>)
   81bea:	5c35      	ldrb	r5, [r6, r0]
   81bec:	3550      	adds	r5, #80	; 0x50
   81bee:	b2ed      	uxtb	r5, r5
   81bf0:	4620      	mov	r0, r4
   81bf2:	47b8      	blx	r7
   81bf4:	5c36      	ldrb	r6, [r6, r0]
   81bf6:	4620      	mov	r0, r4
   81bf8:	4b50      	ldr	r3, [pc, #320]	; (81d3c <xQueueGenericReceive+0x274>)
   81bfa:	4798      	blx	r3
   81bfc:	4602      	mov	r2, r0
   81bfe:	4631      	mov	r1, r6
   81c00:	4628      	mov	r0, r5
   81c02:	4b47      	ldr	r3, [pc, #284]	; (81d20 <xQueueGenericReceive+0x258>)
   81c04:	4798      	blx	r3
					return errQUEUE_EMPTY;
   81c06:	2000      	movs	r0, #0
   81c08:	e07a      	b.n	81d00 <xQueueGenericReceive+0x238>
				}
				else if( xEntryTimeSet == pdFALSE )
   81c0a:	f1b8 0f00 	cmp.w	r8, #0
   81c0e:	d103      	bne.n	81c18 <xQueueGenericReceive+0x150>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   81c10:	a804      	add	r0, sp, #16
   81c12:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
   81c14:	f04f 0801 	mov.w	r8, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   81c18:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   81c1a:	4b49      	ldr	r3, [pc, #292]	; (81d40 <xQueueGenericReceive+0x278>)
   81c1c:	4798      	blx	r3
		prvLockQueue( pxQueue );
   81c1e:	47b0      	blx	r6
   81c20:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81c22:	f1b3 3fff 	cmp.w	r3, #4294967295
   81c26:	bf04      	itt	eq
   81c28:	2300      	moveq	r3, #0
   81c2a:	6463      	streq	r3, [r4, #68]	; 0x44
   81c2c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81c2e:	f1b3 3fff 	cmp.w	r3, #4294967295
   81c32:	bf04      	itt	eq
   81c34:	2300      	moveq	r3, #0
   81c36:	64a3      	streq	r3, [r4, #72]	; 0x48
   81c38:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   81c3a:	a903      	add	r1, sp, #12
   81c3c:	a804      	add	r0, sp, #16
   81c3e:	4b41      	ldr	r3, [pc, #260]	; (81d44 <xQueueGenericReceive+0x27c>)
   81c40:	4798      	blx	r3
   81c42:	2800      	cmp	r0, #0
   81c44:	d144      	bne.n	81cd0 <xQueueGenericReceive+0x208>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   81c46:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
   81c48:	6ba7      	ldr	r7, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
   81c4a:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   81c4c:	2f00      	cmp	r7, #0
   81c4e:	d139      	bne.n	81cc4 <xQueueGenericReceive+0x1fc>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
   81c50:	4620      	mov	r0, r4
   81c52:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 81d18 <xQueueGenericReceive+0x250>
   81c56:	47c8      	blx	r9
   81c58:	f8df a0c0 	ldr.w	sl, [pc, #192]	; 81d1c <xQueueGenericReceive+0x254>
   81c5c:	f81a 7000 	ldrb.w	r7, [sl, r0]
   81c60:	3768      	adds	r7, #104	; 0x68
   81c62:	b2ff      	uxtb	r7, r7
   81c64:	4620      	mov	r0, r4
   81c66:	47c8      	blx	r9
   81c68:	f81a 3000 	ldrb.w	r3, [sl, r0]
   81c6c:	9301      	str	r3, [sp, #4]
   81c6e:	4620      	mov	r0, r4
   81c70:	4b32      	ldr	r3, [pc, #200]	; (81d3c <xQueueGenericReceive+0x274>)
   81c72:	4798      	blx	r3
   81c74:	4602      	mov	r2, r0
   81c76:	9901      	ldr	r1, [sp, #4]
   81c78:	4638      	mov	r0, r7
   81c7a:	4b29      	ldr	r3, [pc, #164]	; (81d20 <xQueueGenericReceive+0x258>)
   81c7c:	4798      	blx	r3
   81c7e:	4620      	mov	r0, r4
   81c80:	47c8      	blx	r9
   81c82:	f81a 3000 	ldrb.w	r3, [sl, r0]
   81c86:	2b02      	cmp	r3, #2
   81c88:	d005      	beq.n	81c96 <xQueueGenericReceive+0x1ce>
   81c8a:	4b26      	ldr	r3, [pc, #152]	; (81d24 <xQueueGenericReceive+0x25c>)
   81c8c:	4798      	blx	r3
   81c8e:	4b26      	ldr	r3, [pc, #152]	; (81d28 <xQueueGenericReceive+0x260>)
   81c90:	4798      	blx	r3
   81c92:	4b2d      	ldr	r3, [pc, #180]	; (81d48 <xQueueGenericReceive+0x280>)
   81c94:	4798      	blx	r3

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   81c96:	6823      	ldr	r3, [r4, #0]
   81c98:	b923      	cbnz	r3, 81ca4 <xQueueGenericReceive+0x1dc>
					{
						portENTER_CRITICAL();
   81c9a:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   81c9c:	6860      	ldr	r0, [r4, #4]
   81c9e:	4b2b      	ldr	r3, [pc, #172]	; (81d4c <xQueueGenericReceive+0x284>)
   81ca0:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
   81ca2:	47a8      	blx	r5
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   81ca4:	9903      	ldr	r1, [sp, #12]
   81ca6:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81caa:	4b29      	ldr	r3, [pc, #164]	; (81d50 <xQueueGenericReceive+0x288>)
   81cac:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   81cae:	4620      	mov	r0, r4
   81cb0:	4b28      	ldr	r3, [pc, #160]	; (81d54 <xQueueGenericReceive+0x28c>)
   81cb2:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   81cb4:	4b28      	ldr	r3, [pc, #160]	; (81d58 <xQueueGenericReceive+0x290>)
   81cb6:	4798      	blx	r3
   81cb8:	2800      	cmp	r0, #0
   81cba:	f47f af22 	bne.w	81b02 <xQueueGenericReceive+0x3a>
				{
					portYIELD_WITHIN_API();
   81cbe:	4b1e      	ldr	r3, [pc, #120]	; (81d38 <xQueueGenericReceive+0x270>)
   81cc0:	4798      	blx	r3
   81cc2:	e71e      	b.n	81b02 <xQueueGenericReceive+0x3a>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   81cc4:	4620      	mov	r0, r4
   81cc6:	4b23      	ldr	r3, [pc, #140]	; (81d54 <xQueueGenericReceive+0x28c>)
   81cc8:	4798      	blx	r3
				( void ) xTaskResumeAll();
   81cca:	4b23      	ldr	r3, [pc, #140]	; (81d58 <xQueueGenericReceive+0x290>)
   81ccc:	4798      	blx	r3
   81cce:	e718      	b.n	81b02 <xQueueGenericReceive+0x3a>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
   81cd0:	4620      	mov	r0, r4
   81cd2:	4b20      	ldr	r3, [pc, #128]	; (81d54 <xQueueGenericReceive+0x28c>)
   81cd4:	4798      	blx	r3
			( void ) xTaskResumeAll();
   81cd6:	4b20      	ldr	r3, [pc, #128]	; (81d58 <xQueueGenericReceive+0x290>)
   81cd8:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
   81cda:	4620      	mov	r0, r4
   81cdc:	4f0e      	ldr	r7, [pc, #56]	; (81d18 <xQueueGenericReceive+0x250>)
   81cde:	47b8      	blx	r7
   81ce0:	4e0e      	ldr	r6, [pc, #56]	; (81d1c <xQueueGenericReceive+0x254>)
   81ce2:	5c35      	ldrb	r5, [r6, r0]
   81ce4:	3550      	adds	r5, #80	; 0x50
   81ce6:	b2ed      	uxtb	r5, r5
   81ce8:	4620      	mov	r0, r4
   81cea:	47b8      	blx	r7
   81cec:	5c36      	ldrb	r6, [r6, r0]
   81cee:	4620      	mov	r0, r4
   81cf0:	4b12      	ldr	r3, [pc, #72]	; (81d3c <xQueueGenericReceive+0x274>)
   81cf2:	4798      	blx	r3
   81cf4:	4602      	mov	r2, r0
   81cf6:	4631      	mov	r1, r6
   81cf8:	4628      	mov	r0, r5
   81cfa:	4b09      	ldr	r3, [pc, #36]	; (81d20 <xQueueGenericReceive+0x258>)
   81cfc:	4798      	blx	r3
			return errQUEUE_EMPTY;
   81cfe:	2000      	movs	r0, #0
		}
	}
}
   81d00:	b007      	add	sp, #28
   81d02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81d06:	bf00      	nop
   81d08:	000812c1 	.word	0x000812c1
   81d0c:	000812d1 	.word	0x000812d1
   81d10:	000812f1 	.word	0x000812f1
   81d14:	00081589 	.word	0x00081589
   81d18:	00080ec1 	.word	0x00080ec1
   81d1c:	20070130 	.word	0x20070130
   81d20:	00080965 	.word	0x00080965
   81d24:	00080edd 	.word	0x00080edd
   81d28:	00080ecd 	.word	0x00080ecd
   81d2c:	00080ce5 	.word	0x00080ce5
   81d30:	00082765 	.word	0x00082765
   81d34:	0008260d 	.word	0x0008260d
   81d38:	000812b1 	.word	0x000812b1
   81d3c:	00080eb5 	.word	0x00080eb5
   81d40:	000820e9 	.word	0x000820e9
   81d44:	000826c9 	.word	0x000826c9
   81d48:	00080e75 	.word	0x00080e75
   81d4c:	00082791 	.word	0x00082791
   81d50:	0008253d 	.word	0x0008253d
   81d54:	000815b1 	.word	0x000815b1
   81d58:	00082275 	.word	0x00082275
   81d5c:	000826a1 	.word	0x000826a1

00081d60 <ucQueueGetQueueNumber>:
#if ( configUSE_TRACE_FACILITY == 1 )

	unsigned char ucQueueGetQueueNumber( xQueueHandle pxQueue )
	{
		return pxQueue->ucQueueNumber;
	}
   81d60:	f890 004c 	ldrb.w	r0, [r0, #76]	; 0x4c
   81d64:	4770      	bx	lr
   81d66:	bf00      	nop

00081d68 <ucQueueGetQueueType>:
#if ( configUSE_TRACE_FACILITY == 1 )

	unsigned char ucQueueGetQueueType( xQueueHandle pxQueue )
	{
		return pxQueue->ucQueueType;
	}
   81d68:	f890 004d 	ldrb.w	r0, [r0, #77]	; 0x4d
   81d6c:	4770      	bx	lr
   81d6e:	bf00      	nop

00081d70 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
   81d70:	b538      	push	{r3, r4, r5, lr}
   81d72:	4604      	mov	r4, r0
   81d74:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   81d76:	4b0d      	ldr	r3, [pc, #52]	; (81dac <vQueueWaitForMessageRestricted+0x3c>)
   81d78:	4798      	blx	r3
   81d7a:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81d7c:	f1b3 3fff 	cmp.w	r3, #4294967295
   81d80:	bf04      	itt	eq
   81d82:	2300      	moveq	r3, #0
   81d84:	6463      	streq	r3, [r4, #68]	; 0x44
   81d86:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81d88:	f1b3 3fff 	cmp.w	r3, #4294967295
   81d8c:	bf04      	itt	eq
   81d8e:	2300      	moveq	r3, #0
   81d90:	64a3      	streq	r3, [r4, #72]	; 0x48
   81d92:	4b07      	ldr	r3, [pc, #28]	; (81db0 <vQueueWaitForMessageRestricted+0x40>)
   81d94:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
   81d96:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   81d98:	b923      	cbnz	r3, 81da4 <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   81d9a:	4629      	mov	r1, r5
   81d9c:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81da0:	4b04      	ldr	r3, [pc, #16]	; (81db4 <vQueueWaitForMessageRestricted+0x44>)
   81da2:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
   81da4:	4620      	mov	r0, r4
   81da6:	4b04      	ldr	r3, [pc, #16]	; (81db8 <vQueueWaitForMessageRestricted+0x48>)
   81da8:	4798      	blx	r3
   81daa:	bd38      	pop	{r3, r4, r5, pc}
   81dac:	000812d1 	.word	0x000812d1
   81db0:	000812f1 	.word	0x000812f1
   81db4:	0008259d 	.word	0x0008259d
   81db8:	000815b1 	.word	0x000815b1

00081dbc <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
   81dbc:	b510      	push	{r4, lr}
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   81dbe:	4b0f      	ldr	r3, [pc, #60]	; (81dfc <prvAddCurrentTaskToDelayedList+0x40>)
   81dc0:	681b      	ldr	r3, [r3, #0]
   81dc2:	6058      	str	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
   81dc4:	4b0e      	ldr	r3, [pc, #56]	; (81e00 <prvAddCurrentTaskToDelayedList+0x44>)
   81dc6:	681b      	ldr	r3, [r3, #0]
   81dc8:	4298      	cmp	r0, r3
   81dca:	d207      	bcs.n	81ddc <prvAddCurrentTaskToDelayedList+0x20>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   81dcc:	4b0d      	ldr	r3, [pc, #52]	; (81e04 <prvAddCurrentTaskToDelayedList+0x48>)
   81dce:	6818      	ldr	r0, [r3, #0]
   81dd0:	4b0a      	ldr	r3, [pc, #40]	; (81dfc <prvAddCurrentTaskToDelayedList+0x40>)
   81dd2:	6819      	ldr	r1, [r3, #0]
   81dd4:	3104      	adds	r1, #4
   81dd6:	4b0c      	ldr	r3, [pc, #48]	; (81e08 <prvAddCurrentTaskToDelayedList+0x4c>)
   81dd8:	4798      	blx	r3
   81dda:	bd10      	pop	{r4, pc}
   81ddc:	4604      	mov	r4, r0
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   81dde:	4b0b      	ldr	r3, [pc, #44]	; (81e0c <prvAddCurrentTaskToDelayedList+0x50>)
   81de0:	6818      	ldr	r0, [r3, #0]
   81de2:	4b06      	ldr	r3, [pc, #24]	; (81dfc <prvAddCurrentTaskToDelayedList+0x40>)
   81de4:	6819      	ldr	r1, [r3, #0]
   81de6:	3104      	adds	r1, #4
   81de8:	4b07      	ldr	r3, [pc, #28]	; (81e08 <prvAddCurrentTaskToDelayedList+0x4c>)
   81dea:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
   81dec:	4b08      	ldr	r3, [pc, #32]	; (81e10 <prvAddCurrentTaskToDelayedList+0x54>)
   81dee:	681b      	ldr	r3, [r3, #0]
   81df0:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
   81df2:	bf3c      	itt	cc
   81df4:	4b06      	ldrcc	r3, [pc, #24]	; (81e10 <prvAddCurrentTaskToDelayedList+0x54>)
   81df6:	601c      	strcc	r4, [r3, #0]
   81df8:	bd10      	pop	{r4, pc}
   81dfa:	bf00      	nop
   81dfc:	2007ab54 	.word	0x2007ab54
   81e00:	2007aaac 	.word	0x2007aaac
   81e04:	2007ab14 	.word	0x2007ab14
   81e08:	000811fd 	.word	0x000811fd
   81e0c:	2007ab2c 	.word	0x2007ab2c
   81e10:	20070140 	.word	0x20070140

00081e14 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
   81e14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81e18:	b083      	sub	sp, #12
   81e1a:	9301      	str	r3, [sp, #4]
   81e1c:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   81e1e:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
   81e22:	9e0e      	ldr	r6, [sp, #56]	; 0x38
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
   81e24:	9000      	str	r0, [sp, #0]
   81e26:	b918      	cbnz	r0, 81e30 <xTaskGenericCreate+0x1c>
   81e28:	4b75      	ldr	r3, [pc, #468]	; (82000 <xTaskGenericCreate+0x1ec>)
   81e2a:	4798      	blx	r3
   81e2c:	bf00      	nop
   81e2e:	e7fd      	b.n	81e2c <xTaskGenericCreate+0x18>
   81e30:	4689      	mov	r9, r1
   81e32:	4615      	mov	r5, r2
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   81e34:	2f04      	cmp	r7, #4
   81e36:	d903      	bls.n	81e40 <xTaskGenericCreate+0x2c>
   81e38:	4b71      	ldr	r3, [pc, #452]	; (82000 <xTaskGenericCreate+0x1ec>)
   81e3a:	4798      	blx	r3
   81e3c:	bf00      	nop
   81e3e:	e7fd      	b.n	81e3c <xTaskGenericCreate+0x28>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
   81e40:	204c      	movs	r0, #76	; 0x4c
   81e42:	4b70      	ldr	r3, [pc, #448]	; (82004 <xTaskGenericCreate+0x1f0>)
   81e44:	4798      	blx	r3

	if( pxNewTCB != NULL )
   81e46:	4604      	mov	r4, r0
   81e48:	2800      	cmp	r0, #0
   81e4a:	f000 80a4 	beq.w	81f96 <xTaskGenericCreate+0x182>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   81e4e:	2e00      	cmp	r6, #0
   81e50:	f040 809e 	bne.w	81f90 <xTaskGenericCreate+0x17c>
   81e54:	00a8      	lsls	r0, r5, #2
   81e56:	4b6b      	ldr	r3, [pc, #428]	; (82004 <xTaskGenericCreate+0x1f0>)
   81e58:	4798      	blx	r3
   81e5a:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   81e5c:	b918      	cbnz	r0, 81e66 <xTaskGenericCreate+0x52>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   81e5e:	4620      	mov	r0, r4
   81e60:	4b69      	ldr	r3, [pc, #420]	; (82008 <xTaskGenericCreate+0x1f4>)
   81e62:	4798      	blx	r3
   81e64:	e097      	b.n	81f96 <xTaskGenericCreate+0x182>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
   81e66:	00aa      	lsls	r2, r5, #2
   81e68:	21a5      	movs	r1, #165	; 0xa5
   81e6a:	4b68      	ldr	r3, [pc, #416]	; (8200c <xTaskGenericCreate+0x1f8>)
   81e6c:	4798      	blx	r3
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
   81e6e:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
   81e72:	3d01      	subs	r5, #1
   81e74:	6b23      	ldr	r3, [r4, #48]	; 0x30
   81e76:	eb03 0385 	add.w	r3, r3, r5, lsl #2
   81e7a:	f023 0507 	bic.w	r5, r3, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
   81e7e:	f104 0834 	add.w	r8, r4, #52	; 0x34
   81e82:	220a      	movs	r2, #10
   81e84:	4649      	mov	r1, r9
   81e86:	4640      	mov	r0, r8
   81e88:	4b61      	ldr	r3, [pc, #388]	; (82010 <xTaskGenericCreate+0x1fc>)
   81e8a:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
   81e8c:	2300      	movs	r3, #0
   81e8e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
   81e92:	463e      	mov	r6, r7
   81e94:	2f04      	cmp	r7, #4
   81e96:	bf28      	it	cs
   81e98:	2604      	movcs	r6, #4
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
   81e9a:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   81e9c:	64a6      	str	r6, [r4, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
   81e9e:	f104 0904 	add.w	r9, r4, #4
   81ea2:	4648      	mov	r0, r9
   81ea4:	f8df b1d0 	ldr.w	fp, [pc, #464]	; 82078 <xTaskGenericCreate+0x264>
   81ea8:	47d8      	blx	fp
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   81eaa:	f104 0018 	add.w	r0, r4, #24
   81eae:	47d8      	blx	fp

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
   81eb0:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
   81eb2:	f1c6 0605 	rsb	r6, r6, #5
   81eb6:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   81eb8:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   81eba:	9a01      	ldr	r2, [sp, #4]
   81ebc:	9900      	ldr	r1, [sp, #0]
   81ebe:	4628      	mov	r0, r5
   81ec0:	4b54      	ldr	r3, [pc, #336]	; (82014 <xTaskGenericCreate+0x200>)
   81ec2:	4798      	blx	r3
   81ec4:	6020      	str	r0, [r4, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   81ec6:	f010 0f07 	tst.w	r0, #7
   81eca:	d003      	beq.n	81ed4 <xTaskGenericCreate+0xc0>
   81ecc:	4b4c      	ldr	r3, [pc, #304]	; (82000 <xTaskGenericCreate+0x1ec>)
   81ece:	4798      	blx	r3
   81ed0:	bf00      	nop
   81ed2:	e7fd      	b.n	81ed0 <xTaskGenericCreate+0xbc>

		if( ( void * ) pxCreatedTask != NULL )
   81ed4:	f1ba 0f00 	cmp.w	sl, #0
   81ed8:	d001      	beq.n	81ede <xTaskGenericCreate+0xca>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
   81eda:	f8ca 4000 	str.w	r4, [sl]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
   81ede:	4b4e      	ldr	r3, [pc, #312]	; (82018 <xTaskGenericCreate+0x204>)
   81ee0:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
   81ee2:	4a4e      	ldr	r2, [pc, #312]	; (8201c <xTaskGenericCreate+0x208>)
   81ee4:	6813      	ldr	r3, [r2, #0]
   81ee6:	3301      	adds	r3, #1
   81ee8:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
   81eea:	4b4d      	ldr	r3, [pc, #308]	; (82020 <xTaskGenericCreate+0x20c>)
   81eec:	681b      	ldr	r3, [r3, #0]
   81eee:	bb0b      	cbnz	r3, 81f34 <xTaskGenericCreate+0x120>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
   81ef0:	4b4b      	ldr	r3, [pc, #300]	; (82020 <xTaskGenericCreate+0x20c>)
   81ef2:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
   81ef4:	6813      	ldr	r3, [r2, #0]
   81ef6:	2b01      	cmp	r3, #1
   81ef8:	d126      	bne.n	81f48 <xTaskGenericCreate+0x134>
   81efa:	4d4a      	ldr	r5, [pc, #296]	; (82024 <xTaskGenericCreate+0x210>)
   81efc:	f105 0a64 	add.w	sl, r5, #100	; 0x64
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
   81f00:	4e49      	ldr	r6, [pc, #292]	; (82028 <xTaskGenericCreate+0x214>)
   81f02:	4628      	mov	r0, r5
   81f04:	47b0      	blx	r6
   81f06:	3514      	adds	r5, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
   81f08:	4555      	cmp	r5, sl
   81f0a:	d1fa      	bne.n	81f02 <xTaskGenericCreate+0xee>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
   81f0c:	f8df a16c 	ldr.w	sl, [pc, #364]	; 8207c <xTaskGenericCreate+0x268>
   81f10:	4650      	mov	r0, sl
   81f12:	4d45      	ldr	r5, [pc, #276]	; (82028 <xTaskGenericCreate+0x214>)
   81f14:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
   81f16:	4e45      	ldr	r6, [pc, #276]	; (8202c <xTaskGenericCreate+0x218>)
   81f18:	4630      	mov	r0, r6
   81f1a:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xPendingReadyList );
   81f1c:	4844      	ldr	r0, [pc, #272]	; (82030 <xTaskGenericCreate+0x21c>)
   81f1e:	47a8      	blx	r5

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
   81f20:	4844      	ldr	r0, [pc, #272]	; (82034 <xTaskGenericCreate+0x220>)
   81f22:	47a8      	blx	r5
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
   81f24:	4844      	ldr	r0, [pc, #272]	; (82038 <xTaskGenericCreate+0x224>)
   81f26:	47a8      	blx	r5
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   81f28:	4b44      	ldr	r3, [pc, #272]	; (8203c <xTaskGenericCreate+0x228>)
   81f2a:	f8c3 a000 	str.w	sl, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   81f2e:	4b44      	ldr	r3, [pc, #272]	; (82040 <xTaskGenericCreate+0x22c>)
   81f30:	601e      	str	r6, [r3, #0]
   81f32:	e009      	b.n	81f48 <xTaskGenericCreate+0x134>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
   81f34:	4b43      	ldr	r3, [pc, #268]	; (82044 <xTaskGenericCreate+0x230>)
   81f36:	681b      	ldr	r3, [r3, #0]
   81f38:	b933      	cbnz	r3, 81f48 <xTaskGenericCreate+0x134>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   81f3a:	4b39      	ldr	r3, [pc, #228]	; (82020 <xTaskGenericCreate+0x20c>)
   81f3c:	681b      	ldr	r3, [r3, #0]
   81f3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81f40:	429f      	cmp	r7, r3
					{
						pxCurrentTCB = pxNewTCB;
   81f42:	bf24      	itt	cs
   81f44:	4b36      	ldrcs	r3, [pc, #216]	; (82020 <xTaskGenericCreate+0x20c>)
   81f46:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
   81f48:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81f4a:	4a3f      	ldr	r2, [pc, #252]	; (82048 <xTaskGenericCreate+0x234>)
   81f4c:	6812      	ldr	r2, [r2, #0]
   81f4e:	4293      	cmp	r3, r2
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
   81f50:	bf84      	itt	hi
   81f52:	4a3d      	ldrhi	r2, [pc, #244]	; (82048 <xTaskGenericCreate+0x234>)
   81f54:	6013      	strhi	r3, [r2, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
   81f56:	4a3d      	ldr	r2, [pc, #244]	; (8204c <xTaskGenericCreate+0x238>)
   81f58:	6813      	ldr	r3, [r2, #0]
   81f5a:	6423      	str	r3, [r4, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
   81f5c:	3301      	adds	r3, #1
   81f5e:	6013      	str	r3, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
   81f60:	4620      	mov	r0, r4
   81f62:	4b3b      	ldr	r3, [pc, #236]	; (82050 <xTaskGenericCreate+0x23c>)
   81f64:	4798      	blx	r3
   81f66:	4b3b      	ldr	r3, [pc, #236]	; (82054 <xTaskGenericCreate+0x240>)
   81f68:	4798      	blx	r3
   81f6a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   81f6c:	4b3a      	ldr	r3, [pc, #232]	; (82058 <xTaskGenericCreate+0x244>)
   81f6e:	681b      	ldr	r3, [r3, #0]
   81f70:	4298      	cmp	r0, r3
   81f72:	d918      	bls.n	81fa6 <xTaskGenericCreate+0x192>
   81f74:	4b38      	ldr	r3, [pc, #224]	; (82058 <xTaskGenericCreate+0x244>)
   81f76:	6018      	str	r0, [r3, #0]
   81f78:	e015      	b.n	81fa6 <xTaskGenericCreate+0x192>
	{
		if( xSchedulerRunning != pdFALSE )
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
   81f7a:	4b29      	ldr	r3, [pc, #164]	; (82020 <xTaskGenericCreate+0x20c>)
   81f7c:	681b      	ldr	r3, [r3, #0]
   81f7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81f80:	429f      	cmp	r7, r3
   81f82:	d903      	bls.n	81f8c <xTaskGenericCreate+0x178>
			{
				portYIELD_WITHIN_API();
   81f84:	4b35      	ldr	r3, [pc, #212]	; (8205c <xTaskGenericCreate+0x248>)
   81f86:	4798      	blx	r3
			#endif
			uxTaskNumber++;

			prvAddTaskToReadyQueue( pxNewTCB );

			xReturn = pdPASS;
   81f88:	2001      	movs	r0, #1
   81f8a:	e036      	b.n	81ffa <xTaskGenericCreate+0x1e6>
   81f8c:	2001      	movs	r0, #1
   81f8e:	e034      	b.n	81ffa <xTaskGenericCreate+0x1e6>
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   81f90:	6306      	str	r6, [r0, #48]	; 0x30
   81f92:	4630      	mov	r0, r6
   81f94:	e767      	b.n	81e66 <xTaskGenericCreate+0x52>
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
		traceTASK_CREATE_FAILED();
   81f96:	2200      	movs	r2, #0
   81f98:	2103      	movs	r1, #3
   81f9a:	2043      	movs	r0, #67	; 0x43
   81f9c:	4b30      	ldr	r3, [pc, #192]	; (82060 <xTaskGenericCreate+0x24c>)
   81f9e:	4798      	blx	r3
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   81fa0:	f04f 30ff 	mov.w	r0, #4294967295
   81fa4:	e029      	b.n	81ffa <xTaskGenericCreate+0x1e6>
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif
			uxTaskNumber++;

			prvAddTaskToReadyQueue( pxNewTCB );
   81fa6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   81faa:	4649      	mov	r1, r9
   81fac:	4b1d      	ldr	r3, [pc, #116]	; (82024 <xTaskGenericCreate+0x210>)
   81fae:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   81fb2:	4b2c      	ldr	r3, [pc, #176]	; (82064 <xTaskGenericCreate+0x250>)
   81fb4:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
   81fb6:	2003      	movs	r0, #3
   81fb8:	4b2b      	ldr	r3, [pc, #172]	; (82068 <xTaskGenericCreate+0x254>)
   81fba:	4798      	blx	r3
   81fbc:	6460      	str	r0, [r4, #68]	; 0x44
   81fbe:	4620      	mov	r0, r4
   81fc0:	4d23      	ldr	r5, [pc, #140]	; (82050 <xTaskGenericCreate+0x23c>)
   81fc2:	47a8      	blx	r5
   81fc4:	4642      	mov	r2, r8
   81fc6:	4601      	mov	r1, r0
   81fc8:	2003      	movs	r0, #3
   81fca:	4b28      	ldr	r3, [pc, #160]	; (8206c <xTaskGenericCreate+0x258>)
   81fcc:	4798      	blx	r3
   81fce:	4620      	mov	r0, r4
   81fd0:	47a8      	blx	r5
   81fd2:	f894 202c 	ldrb.w	r2, [r4, #44]	; 0x2c
   81fd6:	4601      	mov	r1, r0
   81fd8:	2003      	movs	r0, #3
   81fda:	4b25      	ldr	r3, [pc, #148]	; (82070 <xTaskGenericCreate+0x25c>)
   81fdc:	4798      	blx	r3
   81fde:	4620      	mov	r0, r4
   81fe0:	47a8      	blx	r5
   81fe2:	4602      	mov	r2, r0
   81fe4:	2103      	movs	r1, #3
   81fe6:	201b      	movs	r0, #27
   81fe8:	4b1d      	ldr	r3, [pc, #116]	; (82060 <xTaskGenericCreate+0x24c>)
   81fea:	4798      	blx	r3
		}
		taskEXIT_CRITICAL();
   81fec:	4b21      	ldr	r3, [pc, #132]	; (82074 <xTaskGenericCreate+0x260>)
   81fee:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
   81ff0:	4b14      	ldr	r3, [pc, #80]	; (82044 <xTaskGenericCreate+0x230>)
   81ff2:	681b      	ldr	r3, [r3, #0]
   81ff4:	2b00      	cmp	r3, #0
   81ff6:	d1c0      	bne.n	81f7a <xTaskGenericCreate+0x166>
			#endif
			uxTaskNumber++;

			prvAddTaskToReadyQueue( pxNewTCB );

			xReturn = pdPASS;
   81ff8:	2001      	movs	r0, #1
			}
		}
	}

	return xReturn;
}
   81ffa:	b003      	add	sp, #12
   81ffc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82000:	000812c1 	.word	0x000812c1
   82004:	00081419 	.word	0x00081419
   82008:	000814ed 	.word	0x000814ed
   8200c:	000838a5 	.word	0x000838a5
   82010:	00083afd 	.word	0x00083afd
   82014:	00081275 	.word	0x00081275
   82018:	000812d1 	.word	0x000812d1
   8201c:	2007ab30 	.word	0x2007ab30
   82020:	2007ab54 	.word	0x2007ab54
   82024:	2007aab0 	.word	0x2007aab0
   82028:	000811c1 	.word	0x000811c1
   8202c:	2007ab80 	.word	0x2007ab80
   82030:	2007ab34 	.word	0x2007ab34
   82034:	2007ab18 	.word	0x2007ab18
   82038:	2007ab58 	.word	0x2007ab58
   8203c:	2007ab2c 	.word	0x2007ab2c
   82040:	2007ab14 	.word	0x2007ab14
   82044:	2007ab48 	.word	0x2007ab48
   82048:	2007aba0 	.word	0x2007aba0
   8204c:	2007ab50 	.word	0x2007ab50
   82050:	00080ecd 	.word	0x00080ecd
   82054:	000808b5 	.word	0x000808b5
   82058:	2007aaa4 	.word	0x2007aaa4
   8205c:	000812b1 	.word	0x000812b1
   82060:	00080965 	.word	0x00080965
   82064:	000811e1 	.word	0x000811e1
   82068:	00080405 	.word	0x00080405
   8206c:	00080551 	.word	0x00080551
   82070:	00080c31 	.word	0x00080c31
   82074:	000812f1 	.word	0x000812f1
   82078:	000811d9 	.word	0x000811d9
   8207c:	2007ab6c 	.word	0x2007ab6c

00082080 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
   82080:	b510      	push	{r4, lr}
   82082:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
   82084:	2300      	movs	r3, #0
   82086:	9303      	str	r3, [sp, #12]
   82088:	9302      	str	r3, [sp, #8]
   8208a:	9301      	str	r3, [sp, #4]
   8208c:	9300      	str	r3, [sp, #0]
   8208e:	2282      	movs	r2, #130	; 0x82
   82090:	490d      	ldr	r1, [pc, #52]	; (820c8 <vTaskStartScheduler+0x48>)
   82092:	480e      	ldr	r0, [pc, #56]	; (820cc <vTaskStartScheduler+0x4c>)
   82094:	4c0e      	ldr	r4, [pc, #56]	; (820d0 <vTaskStartScheduler+0x50>)
   82096:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   82098:	2801      	cmp	r0, #1
   8209a:	d10e      	bne.n	820ba <vTaskStartScheduler+0x3a>
		{
			xReturn = xTimerCreateTimerTask();
   8209c:	4b0d      	ldr	r3, [pc, #52]	; (820d4 <vTaskStartScheduler+0x54>)
   8209e:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
   820a0:	2801      	cmp	r0, #1
   820a2:	d10a      	bne.n	820ba <vTaskStartScheduler+0x3a>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
   820a4:	4b0c      	ldr	r3, [pc, #48]	; (820d8 <vTaskStartScheduler+0x58>)
   820a6:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
   820a8:	2201      	movs	r2, #1
   820aa:	4b0c      	ldr	r3, [pc, #48]	; (820dc <vTaskStartScheduler+0x5c>)
   820ac:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
   820ae:	2200      	movs	r2, #0
   820b0:	4b0b      	ldr	r3, [pc, #44]	; (820e0 <vTaskStartScheduler+0x60>)
   820b2:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   820b4:	4b0b      	ldr	r3, [pc, #44]	; (820e4 <vTaskStartScheduler+0x64>)
   820b6:	4798      	blx	r3
   820b8:	e004      	b.n	820c4 <vTaskStartScheduler+0x44>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
   820ba:	b918      	cbnz	r0, 820c4 <vTaskStartScheduler+0x44>
   820bc:	4b06      	ldr	r3, [pc, #24]	; (820d8 <vTaskStartScheduler+0x58>)
   820be:	4798      	blx	r3
   820c0:	bf00      	nop
   820c2:	e7fd      	b.n	820c0 <vTaskStartScheduler+0x40>
}
   820c4:	b004      	add	sp, #16
   820c6:	bd10      	pop	{r4, pc}
   820c8:	000879c8 	.word	0x000879c8
   820cc:	000823fd 	.word	0x000823fd
   820d0:	00081e15 	.word	0x00081e15
   820d4:	000829ad 	.word	0x000829ad
   820d8:	000812c1 	.word	0x000812c1
   820dc:	2007ab48 	.word	0x2007ab48
   820e0:	2007aaac 	.word	0x2007aaac
   820e4:	0008138d 	.word	0x0008138d

000820e8 <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
   820e8:	4a02      	ldr	r2, [pc, #8]	; (820f4 <vTaskSuspendAll+0xc>)
   820ea:	6813      	ldr	r3, [r2, #0]
   820ec:	3301      	adds	r3, #1
   820ee:	6013      	str	r3, [r2, #0]
   820f0:	4770      	bx	lr
   820f2:	bf00      	nop
   820f4:	2007ab94 	.word	0x2007ab94

000820f8 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
   820f8:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
   820fa:	4b04      	ldr	r3, [pc, #16]	; (8210c <xTaskGetTickCount+0x14>)
   820fc:	4798      	blx	r3
	{
		xTicks = xTickCount;
   820fe:	4b04      	ldr	r3, [pc, #16]	; (82110 <xTaskGetTickCount+0x18>)
   82100:	681c      	ldr	r4, [r3, #0]
	}
	taskEXIT_CRITICAL();
   82102:	4b04      	ldr	r3, [pc, #16]	; (82114 <xTaskGetTickCount+0x1c>)
   82104:	4798      	blx	r3

	return xTicks;
}
   82106:	4620      	mov	r0, r4
   82108:	bd10      	pop	{r4, pc}
   8210a:	bf00      	nop
   8210c:	000812d1 	.word	0x000812d1
   82110:	2007aaac 	.word	0x2007aaac
   82114:	000812f1 	.word	0x000812f1

00082118 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
   82118:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
tskTCB * pxTCB;

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
   8211c:	4b45      	ldr	r3, [pc, #276]	; (82234 <vTaskIncrementTick+0x11c>)
   8211e:	681b      	ldr	r3, [r3, #0]
   82120:	2b01      	cmp	r3, #1
   82122:	d002      	beq.n	8212a <vTaskIncrementTick+0x12>
   82124:	4b44      	ldr	r3, [pc, #272]	; (82238 <vTaskIncrementTick+0x120>)
   82126:	681b      	ldr	r3, [r3, #0]
   82128:	b933      	cbnz	r3, 82138 <vTaskIncrementTick+0x20>
   8212a:	4a44      	ldr	r2, [pc, #272]	; (8223c <vTaskIncrementTick+0x124>)
   8212c:	6813      	ldr	r3, [r2, #0]
   8212e:	3301      	adds	r3, #1
   82130:	6013      	str	r3, [r2, #0]
   82132:	2000      	movs	r0, #0
   82134:	4b42      	ldr	r3, [pc, #264]	; (82240 <vTaskIncrementTick+0x128>)
   82136:	4798      	blx	r3
   82138:	4b3e      	ldr	r3, [pc, #248]	; (82234 <vTaskIncrementTick+0x11c>)
   8213a:	681a      	ldr	r2, [r3, #0]
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   8213c:	681b      	ldr	r3, [r3, #0]
   8213e:	2b00      	cmp	r3, #0
   82140:	d171      	bne.n	82226 <vTaskIncrementTick+0x10e>
	{
		++xTickCount;
   82142:	4b40      	ldr	r3, [pc, #256]	; (82244 <vTaskIncrementTick+0x12c>)
   82144:	681a      	ldr	r2, [r3, #0]
   82146:	3201      	adds	r2, #1
   82148:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   8214a:	681b      	ldr	r3, [r3, #0]
   8214c:	bb03      	cbnz	r3, 82190 <vTaskIncrementTick+0x78>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   8214e:	4b3e      	ldr	r3, [pc, #248]	; (82248 <vTaskIncrementTick+0x130>)
   82150:	681b      	ldr	r3, [r3, #0]
   82152:	681b      	ldr	r3, [r3, #0]
   82154:	b11b      	cbz	r3, 8215e <vTaskIncrementTick+0x46>
   82156:	4b3d      	ldr	r3, [pc, #244]	; (8224c <vTaskIncrementTick+0x134>)
   82158:	4798      	blx	r3
   8215a:	bf00      	nop
   8215c:	e7fd      	b.n	8215a <vTaskIncrementTick+0x42>

			pxTemp = pxDelayedTaskList;
   8215e:	4b3a      	ldr	r3, [pc, #232]	; (82248 <vTaskIncrementTick+0x130>)
   82160:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   82162:	4a3b      	ldr	r2, [pc, #236]	; (82250 <vTaskIncrementTick+0x138>)
   82164:	6810      	ldr	r0, [r2, #0]
   82166:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   82168:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   8216a:	493a      	ldr	r1, [pc, #232]	; (82254 <vTaskIncrementTick+0x13c>)
   8216c:	680a      	ldr	r2, [r1, #0]
   8216e:	3201      	adds	r2, #1
   82170:	600a      	str	r2, [r1, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   82172:	681b      	ldr	r3, [r3, #0]
   82174:	681b      	ldr	r3, [r3, #0]
   82176:	b923      	cbnz	r3, 82182 <vTaskIncrementTick+0x6a>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   82178:	f04f 32ff 	mov.w	r2, #4294967295
   8217c:	4b36      	ldr	r3, [pc, #216]	; (82258 <vTaskIncrementTick+0x140>)
   8217e:	601a      	str	r2, [r3, #0]
   82180:	e006      	b.n	82190 <vTaskIncrementTick+0x78>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   82182:	4b31      	ldr	r3, [pc, #196]	; (82248 <vTaskIncrementTick+0x130>)
   82184:	681b      	ldr	r3, [r3, #0]
   82186:	68db      	ldr	r3, [r3, #12]
   82188:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   8218a:	685a      	ldr	r2, [r3, #4]
   8218c:	4b32      	ldr	r3, [pc, #200]	; (82258 <vTaskIncrementTick+0x140>)
   8218e:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   82190:	4b2c      	ldr	r3, [pc, #176]	; (82244 <vTaskIncrementTick+0x12c>)
   82192:	681a      	ldr	r2, [r3, #0]
   82194:	4b30      	ldr	r3, [pc, #192]	; (82258 <vTaskIncrementTick+0x140>)
   82196:	681b      	ldr	r3, [r3, #0]
   82198:	429a      	cmp	r2, r3
   8219a:	d348      	bcc.n	8222e <vTaskIncrementTick+0x116>
   8219c:	4b2a      	ldr	r3, [pc, #168]	; (82248 <vTaskIncrementTick+0x130>)
   8219e:	681b      	ldr	r3, [r3, #0]
   821a0:	681b      	ldr	r3, [r3, #0]
   821a2:	b16b      	cbz	r3, 821c0 <vTaskIncrementTick+0xa8>
   821a4:	4b28      	ldr	r3, [pc, #160]	; (82248 <vTaskIncrementTick+0x130>)
   821a6:	681b      	ldr	r3, [r3, #0]
   821a8:	68db      	ldr	r3, [r3, #12]
   821aa:	68dc      	ldr	r4, [r3, #12]
   821ac:	6863      	ldr	r3, [r4, #4]
   821ae:	4a25      	ldr	r2, [pc, #148]	; (82244 <vTaskIncrementTick+0x12c>)
   821b0:	6812      	ldr	r2, [r2, #0]
   821b2:	4293      	cmp	r3, r2
   821b4:	d813      	bhi.n	821de <vTaskIncrementTick+0xc6>
   821b6:	4e29      	ldr	r6, [pc, #164]	; (8225c <vTaskIncrementTick+0x144>)
   821b8:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 82270 <vTaskIncrementTick+0x158>
   821bc:	4f28      	ldr	r7, [pc, #160]	; (82260 <vTaskIncrementTick+0x148>)
   821be:	e012      	b.n	821e6 <vTaskIncrementTick+0xce>
   821c0:	f04f 32ff 	mov.w	r2, #4294967295
   821c4:	4b24      	ldr	r3, [pc, #144]	; (82258 <vTaskIncrementTick+0x140>)
   821c6:	601a      	str	r2, [r3, #0]
   821c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   821cc:	4b1e      	ldr	r3, [pc, #120]	; (82248 <vTaskIncrementTick+0x130>)
   821ce:	681b      	ldr	r3, [r3, #0]
   821d0:	68db      	ldr	r3, [r3, #12]
   821d2:	68dc      	ldr	r4, [r3, #12]
   821d4:	6863      	ldr	r3, [r4, #4]
   821d6:	4a1b      	ldr	r2, [pc, #108]	; (82244 <vTaskIncrementTick+0x12c>)
   821d8:	6812      	ldr	r2, [r2, #0]
   821da:	4293      	cmp	r3, r2
   821dc:	d903      	bls.n	821e6 <vTaskIncrementTick+0xce>
   821de:	4a1e      	ldr	r2, [pc, #120]	; (82258 <vTaskIncrementTick+0x140>)
   821e0:	6013      	str	r3, [r2, #0]
   821e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   821e6:	1d25      	adds	r5, r4, #4
   821e8:	4628      	mov	r0, r5
   821ea:	47b0      	blx	r6
   821ec:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   821ee:	b113      	cbz	r3, 821f6 <vTaskIncrementTick+0xde>
   821f0:	f104 0018 	add.w	r0, r4, #24
   821f4:	47b0      	blx	r6
   821f6:	4620      	mov	r0, r4
   821f8:	47c0      	blx	r8
   821fa:	47b8      	blx	r7
   821fc:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   821fe:	4b19      	ldr	r3, [pc, #100]	; (82264 <vTaskIncrementTick+0x14c>)
   82200:	681b      	ldr	r3, [r3, #0]
   82202:	4298      	cmp	r0, r3
   82204:	bf84      	itt	hi
   82206:	4b17      	ldrhi	r3, [pc, #92]	; (82264 <vTaskIncrementTick+0x14c>)
   82208:	6018      	strhi	r0, [r3, #0]
   8220a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   8220e:	4629      	mov	r1, r5
   82210:	4b15      	ldr	r3, [pc, #84]	; (82268 <vTaskIncrementTick+0x150>)
   82212:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   82216:	4b15      	ldr	r3, [pc, #84]	; (8226c <vTaskIncrementTick+0x154>)
   82218:	4798      	blx	r3
   8221a:	4b0b      	ldr	r3, [pc, #44]	; (82248 <vTaskIncrementTick+0x130>)
   8221c:	681b      	ldr	r3, [r3, #0]
   8221e:	681b      	ldr	r3, [r3, #0]
   82220:	2b00      	cmp	r3, #0
   82222:	d1d3      	bne.n	821cc <vTaskIncrementTick+0xb4>
   82224:	e7cc      	b.n	821c0 <vTaskIncrementTick+0xa8>
	}
	else
	{
		++uxMissedTicks;
   82226:	4a04      	ldr	r2, [pc, #16]	; (82238 <vTaskIncrementTick+0x120>)
   82228:	6813      	ldr	r3, [r2, #0]
   8222a:	3301      	adds	r3, #1
   8222c:	6013      	str	r3, [r2, #0]
   8222e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82232:	bf00      	nop
   82234:	2007ab94 	.word	0x2007ab94
   82238:	2007ab98 	.word	0x2007ab98
   8223c:	20070a78 	.word	0x20070a78
   82240:	00080801 	.word	0x00080801
   82244:	2007aaac 	.word	0x2007aaac
   82248:	2007ab2c 	.word	0x2007ab2c
   8224c:	000812c1 	.word	0x000812c1
   82250:	2007ab14 	.word	0x2007ab14
   82254:	2007ab9c 	.word	0x2007ab9c
   82258:	20070140 	.word	0x20070140
   8225c:	00081239 	.word	0x00081239
   82260:	000808b5 	.word	0x000808b5
   82264:	2007aaa4 	.word	0x2007aaa4
   82268:	2007aab0 	.word	0x2007aab0
   8226c:	000811e1 	.word	0x000811e1
   82270:	00080ecd 	.word	0x00080ecd

00082274 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
   82274:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   82278:	4b32      	ldr	r3, [pc, #200]	; (82344 <xTaskResumeAll+0xd0>)
   8227a:	681b      	ldr	r3, [r3, #0]
   8227c:	b91b      	cbnz	r3, 82286 <xTaskResumeAll+0x12>
   8227e:	4b32      	ldr	r3, [pc, #200]	; (82348 <xTaskResumeAll+0xd4>)
   82280:	4798      	blx	r3
   82282:	bf00      	nop
   82284:	e7fd      	b.n	82282 <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   82286:	4b31      	ldr	r3, [pc, #196]	; (8234c <xTaskResumeAll+0xd8>)
   82288:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   8228a:	4b2e      	ldr	r3, [pc, #184]	; (82344 <xTaskResumeAll+0xd0>)
   8228c:	681a      	ldr	r2, [r3, #0]
   8228e:	3a01      	subs	r2, #1
   82290:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   82292:	681b      	ldr	r3, [r3, #0]
   82294:	2b00      	cmp	r3, #0
   82296:	d14d      	bne.n	82334 <xTaskResumeAll+0xc0>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
   82298:	4b2d      	ldr	r3, [pc, #180]	; (82350 <xTaskResumeAll+0xdc>)
   8229a:	681b      	ldr	r3, [r3, #0]
   8229c:	bb2b      	cbnz	r3, 822ea <xTaskResumeAll+0x76>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   8229e:	2400      	movs	r4, #0
   822a0:	e04b      	b.n	8233a <xTaskResumeAll+0xc6>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
   822a2:	68fb      	ldr	r3, [r7, #12]
   822a4:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
   822a6:	f104 0018 	add.w	r0, r4, #24
   822aa:	47b0      	blx	r6
					uxListRemove( &( pxTCB->xGenericListItem ) );
   822ac:	f104 0804 	add.w	r8, r4, #4
   822b0:	4640      	mov	r0, r8
   822b2:	47b0      	blx	r6
					prvAddTaskToReadyQueue( pxTCB );
   822b4:	4620      	mov	r0, r4
   822b6:	47c8      	blx	r9
   822b8:	4b26      	ldr	r3, [pc, #152]	; (82354 <xTaskResumeAll+0xe0>)
   822ba:	4798      	blx	r3
   822bc:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   822be:	4b26      	ldr	r3, [pc, #152]	; (82358 <xTaskResumeAll+0xe4>)
   822c0:	681b      	ldr	r3, [r3, #0]
   822c2:	4298      	cmp	r0, r3
   822c4:	bf84      	itt	hi
   822c6:	4b24      	ldrhi	r3, [pc, #144]	; (82358 <xTaskResumeAll+0xe4>)
   822c8:	6018      	strhi	r0, [r3, #0]
   822ca:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   822ce:	4641      	mov	r1, r8
   822d0:	4b22      	ldr	r3, [pc, #136]	; (8235c <xTaskResumeAll+0xe8>)
   822d2:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   822d6:	4b22      	ldr	r3, [pc, #136]	; (82360 <xTaskResumeAll+0xec>)
   822d8:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   822da:	4b22      	ldr	r3, [pc, #136]	; (82364 <xTaskResumeAll+0xf0>)
   822dc:	681b      	ldr	r3, [r3, #0]
   822de:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   822e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
   822e2:	429a      	cmp	r2, r3
   822e4:	bf28      	it	cs
   822e6:	2501      	movcs	r5, #1
   822e8:	e004      	b.n	822f4 <xTaskResumeAll+0x80>
   822ea:	2500      	movs	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   822ec:	4f1e      	ldr	r7, [pc, #120]	; (82368 <xTaskResumeAll+0xf4>)
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
   822ee:	4e1f      	ldr	r6, [pc, #124]	; (8236c <xTaskResumeAll+0xf8>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
   822f0:	f8df 9090 	ldr.w	r9, [pc, #144]	; 82384 <xTaskResumeAll+0x110>
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   822f4:	683b      	ldr	r3, [r7, #0]
   822f6:	2b00      	cmp	r3, #0
   822f8:	d1d3      	bne.n	822a2 <xTaskResumeAll+0x2e>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   822fa:	4b1d      	ldr	r3, [pc, #116]	; (82370 <xTaskResumeAll+0xfc>)
   822fc:	681b      	ldr	r3, [r3, #0]
   822fe:	b163      	cbz	r3, 8231a <xTaskResumeAll+0xa6>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   82300:	4b1b      	ldr	r3, [pc, #108]	; (82370 <xTaskResumeAll+0xfc>)
   82302:	681b      	ldr	r3, [r3, #0]
   82304:	b17b      	cbz	r3, 82326 <xTaskResumeAll+0xb2>
					{
						vTaskIncrementTick();
   82306:	4d1b      	ldr	r5, [pc, #108]	; (82374 <xTaskResumeAll+0x100>)
						--uxMissedTicks;
   82308:	4c19      	ldr	r4, [pc, #100]	; (82370 <xTaskResumeAll+0xfc>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
   8230a:	47a8      	blx	r5
						--uxMissedTicks;
   8230c:	6823      	ldr	r3, [r4, #0]
   8230e:	3b01      	subs	r3, #1
   82310:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   82312:	6823      	ldr	r3, [r4, #0]
   82314:	2b00      	cmp	r3, #0
   82316:	d1f8      	bne.n	8230a <xTaskResumeAll+0x96>
   82318:	e005      	b.n	82326 <xTaskResumeAll+0xb2>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
   8231a:	2d01      	cmp	r5, #1
   8231c:	d003      	beq.n	82326 <xTaskResumeAll+0xb2>
   8231e:	4b16      	ldr	r3, [pc, #88]	; (82378 <xTaskResumeAll+0x104>)
   82320:	681b      	ldr	r3, [r3, #0]
   82322:	2b01      	cmp	r3, #1
   82324:	d108      	bne.n	82338 <xTaskResumeAll+0xc4>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
   82326:	2200      	movs	r2, #0
   82328:	4b13      	ldr	r3, [pc, #76]	; (82378 <xTaskResumeAll+0x104>)
   8232a:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
   8232c:	4b13      	ldr	r3, [pc, #76]	; (8237c <xTaskResumeAll+0x108>)
   8232e:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
   82330:	2401      	movs	r4, #1
   82332:	e002      	b.n	8233a <xTaskResumeAll+0xc6>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   82334:	2400      	movs	r4, #0
   82336:	e000      	b.n	8233a <xTaskResumeAll+0xc6>
   82338:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
   8233a:	4b11      	ldr	r3, [pc, #68]	; (82380 <xTaskResumeAll+0x10c>)
   8233c:	4798      	blx	r3

	return xAlreadyYielded;
}
   8233e:	4620      	mov	r0, r4
   82340:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   82344:	2007ab94 	.word	0x2007ab94
   82348:	000812c1 	.word	0x000812c1
   8234c:	000812d1 	.word	0x000812d1
   82350:	2007ab30 	.word	0x2007ab30
   82354:	000808b5 	.word	0x000808b5
   82358:	2007aaa4 	.word	0x2007aaa4
   8235c:	2007aab0 	.word	0x2007aab0
   82360:	000811e1 	.word	0x000811e1
   82364:	2007ab54 	.word	0x2007ab54
   82368:	2007ab34 	.word	0x2007ab34
   8236c:	00081239 	.word	0x00081239
   82370:	2007ab98 	.word	0x2007ab98
   82374:	00082119 	.word	0x00082119
   82378:	2007ab4c 	.word	0x2007ab4c
   8237c:	000812b1 	.word	0x000812b1
   82380:	000812f1 	.word	0x000812f1
   82384:	00080ecd 	.word	0x00080ecd

00082388 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
   82388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
   8238a:	b1e8      	cbz	r0, 823c8 <vTaskDelay+0x40>
   8238c:	4604      	mov	r4, r0
		{
			vTaskSuspendAll();
   8238e:	4b10      	ldr	r3, [pc, #64]	; (823d0 <vTaskDelay+0x48>)
   82390:	4798      	blx	r3
			{
				traceTASK_DELAY();
   82392:	4621      	mov	r1, r4
   82394:	2089      	movs	r0, #137	; 0x89
   82396:	4b0f      	ldr	r3, [pc, #60]	; (823d4 <vTaskDelay+0x4c>)
   82398:	4798      	blx	r3
   8239a:	4d0f      	ldr	r5, [pc, #60]	; (823d8 <vTaskDelay+0x50>)
   8239c:	6828      	ldr	r0, [r5, #0]
   8239e:	4f0f      	ldr	r7, [pc, #60]	; (823dc <vTaskDelay+0x54>)
   823a0:	47b8      	blx	r7
   823a2:	4e0f      	ldr	r6, [pc, #60]	; (823e0 <vTaskDelay+0x58>)
   823a4:	47b0      	blx	r6
   823a6:	4b0f      	ldr	r3, [pc, #60]	; (823e4 <vTaskDelay+0x5c>)
   823a8:	4798      	blx	r3
   823aa:	47b8      	blx	r7
   823ac:	47b0      	blx	r6
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
   823ae:	4b0e      	ldr	r3, [pc, #56]	; (823e8 <vTaskDelay+0x60>)
   823b0:	681b      	ldr	r3, [r3, #0]
   823b2:	441c      	add	r4, r3

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   823b4:	6828      	ldr	r0, [r5, #0]
   823b6:	3004      	adds	r0, #4
   823b8:	4b0c      	ldr	r3, [pc, #48]	; (823ec <vTaskDelay+0x64>)
   823ba:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
   823bc:	4620      	mov	r0, r4
   823be:	4b0c      	ldr	r3, [pc, #48]	; (823f0 <vTaskDelay+0x68>)
   823c0:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
   823c2:	4b0c      	ldr	r3, [pc, #48]	; (823f4 <vTaskDelay+0x6c>)
   823c4:	4798      	blx	r3
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   823c6:	b908      	cbnz	r0, 823cc <vTaskDelay+0x44>
		{
			portYIELD_WITHIN_API();
   823c8:	4b0b      	ldr	r3, [pc, #44]	; (823f8 <vTaskDelay+0x70>)
   823ca:	4798      	blx	r3
   823cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   823ce:	bf00      	nop
   823d0:	000820e9 	.word	0x000820e9
   823d4:	00080b69 	.word	0x00080b69
   823d8:	2007ab54 	.word	0x2007ab54
   823dc:	00080ecd 	.word	0x00080ecd
   823e0:	00080e75 	.word	0x00080e75
   823e4:	00080edd 	.word	0x00080edd
   823e8:	2007aaac 	.word	0x2007aaac
   823ec:	00081239 	.word	0x00081239
   823f0:	00081dbd 	.word	0x00081dbd
   823f4:	00082275 	.word	0x00082275
   823f8:	000812b1 	.word	0x000812b1

000823fc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   823fc:	b580      	push	{r7, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   823fe:	4d15      	ldr	r5, [pc, #84]	; (82454 <prvIdleTask+0x58>)
		{
			vTaskSuspendAll();
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   82400:	4f15      	ldr	r7, [pc, #84]	; (82458 <prvIdleTask+0x5c>)

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
   82402:	f8df 8074 	ldr.w	r8, [pc, #116]	; 82478 <prvIdleTask+0x7c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
			xTaskResumeAll();
   82406:	4e15      	ldr	r6, [pc, #84]	; (8245c <prvIdleTask+0x60>)
   82408:	e019      	b.n	8243e <prvIdleTask+0x42>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
   8240a:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   8240c:	683c      	ldr	r4, [r7, #0]
			xTaskResumeAll();
   8240e:	47b0      	blx	r6

			if( xListIsEmpty == pdFALSE )
   82410:	b1ac      	cbz	r4, 8243e <prvIdleTask+0x42>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
   82412:	4b13      	ldr	r3, [pc, #76]	; (82460 <prvIdleTask+0x64>)
   82414:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
   82416:	68fb      	ldr	r3, [r7, #12]
   82418:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
   8241a:	1d20      	adds	r0, r4, #4
   8241c:	4b11      	ldr	r3, [pc, #68]	; (82464 <prvIdleTask+0x68>)
   8241e:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
   82420:	4a11      	ldr	r2, [pc, #68]	; (82468 <prvIdleTask+0x6c>)
   82422:	6813      	ldr	r3, [r2, #0]
   82424:	3b01      	subs	r3, #1
   82426:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
   82428:	682b      	ldr	r3, [r5, #0]
   8242a:	3b01      	subs	r3, #1
   8242c:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
   8242e:	4b0f      	ldr	r3, [pc, #60]	; (8246c <prvIdleTask+0x70>)
   82430:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
   82432:	6b20      	ldr	r0, [r4, #48]	; 0x30
   82434:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8247c <prvIdleTask+0x80>
   82438:	47c8      	blx	r9
		vPortFree( pxTCB );
   8243a:	4620      	mov	r0, r4
   8243c:	47c8      	blx	r9
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   8243e:	682b      	ldr	r3, [r5, #0]
   82440:	2b00      	cmp	r3, #0
   82442:	d1e2      	bne.n	8240a <prvIdleTask+0xe>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   82444:	4b0a      	ldr	r3, [pc, #40]	; (82470 <prvIdleTask+0x74>)
   82446:	681b      	ldr	r3, [r3, #0]
   82448:	2b01      	cmp	r3, #1
   8244a:	d9dc      	bls.n	82406 <prvIdleTask+0xa>
			{
				taskYIELD();
   8244c:	4b09      	ldr	r3, [pc, #36]	; (82474 <prvIdleTask+0x78>)
   8244e:	4798      	blx	r3
   82450:	e7d7      	b.n	82402 <prvIdleTask+0x6>
   82452:	bf00      	nop
   82454:	2007aaa8 	.word	0x2007aaa8
   82458:	2007ab18 	.word	0x2007ab18
   8245c:	00082275 	.word	0x00082275
   82460:	000812d1 	.word	0x000812d1
   82464:	00081239 	.word	0x00081239
   82468:	2007ab30 	.word	0x2007ab30
   8246c:	000812f1 	.word	0x000812f1
   82470:	2007aab0 	.word	0x2007aab0
   82474:	000812b1 	.word	0x000812b1
   82478:	000820e9 	.word	0x000820e9
   8247c:	000814ed 	.word	0x000814ed

00082480 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   82480:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   82482:	4b25      	ldr	r3, [pc, #148]	; (82518 <vTaskSwitchContext+0x98>)
   82484:	681b      	ldr	r3, [r3, #0]
   82486:	b96b      	cbnz	r3, 824a4 <vTaskSwitchContext+0x24>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   82488:	4b24      	ldr	r3, [pc, #144]	; (8251c <vTaskSwitchContext+0x9c>)
   8248a:	681b      	ldr	r3, [r3, #0]
   8248c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82490:	009b      	lsls	r3, r3, #2
   82492:	4a23      	ldr	r2, [pc, #140]	; (82520 <vTaskSwitchContext+0xa0>)
   82494:	58d3      	ldr	r3, [r2, r3]
   82496:	b9cb      	cbnz	r3, 824cc <vTaskSwitchContext+0x4c>
   82498:	4b20      	ldr	r3, [pc, #128]	; (8251c <vTaskSwitchContext+0x9c>)
   8249a:	681b      	ldr	r3, [r3, #0]
   8249c:	b143      	cbz	r3, 824b0 <vTaskSwitchContext+0x30>
   8249e:	4a1f      	ldr	r2, [pc, #124]	; (8251c <vTaskSwitchContext+0x9c>)
   824a0:	491f      	ldr	r1, [pc, #124]	; (82520 <vTaskSwitchContext+0xa0>)
   824a2:	e009      	b.n	824b8 <vTaskSwitchContext+0x38>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
   824a4:	2201      	movs	r2, #1
   824a6:	4b1f      	ldr	r3, [pc, #124]	; (82524 <vTaskSwitchContext+0xa4>)
   824a8:	601a      	str	r2, [r3, #0]
   824aa:	bd10      	pop	{r4, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   824ac:	6813      	ldr	r3, [r2, #0]
   824ae:	b91b      	cbnz	r3, 824b8 <vTaskSwitchContext+0x38>
   824b0:	4b1d      	ldr	r3, [pc, #116]	; (82528 <vTaskSwitchContext+0xa8>)
   824b2:	4798      	blx	r3
   824b4:	bf00      	nop
   824b6:	e7fd      	b.n	824b4 <vTaskSwitchContext+0x34>
   824b8:	6813      	ldr	r3, [r2, #0]
   824ba:	3b01      	subs	r3, #1
   824bc:	6013      	str	r3, [r2, #0]
   824be:	6813      	ldr	r3, [r2, #0]
   824c0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   824c4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
   824c8:	2b00      	cmp	r3, #0
   824ca:	d0ef      	beq.n	824ac <vTaskSwitchContext+0x2c>
   824cc:	4b13      	ldr	r3, [pc, #76]	; (8251c <vTaskSwitchContext+0x9c>)
   824ce:	681b      	ldr	r3, [r3, #0]
   824d0:	4a13      	ldr	r2, [pc, #76]	; (82520 <vTaskSwitchContext+0xa0>)
   824d2:	0099      	lsls	r1, r3, #2
   824d4:	18c8      	adds	r0, r1, r3
   824d6:	eb02 0080 	add.w	r0, r2, r0, lsl #2
   824da:	6844      	ldr	r4, [r0, #4]
   824dc:	6864      	ldr	r4, [r4, #4]
   824de:	6044      	str	r4, [r0, #4]
   824e0:	4602      	mov	r2, r0
   824e2:	3208      	adds	r2, #8
   824e4:	4294      	cmp	r4, r2
   824e6:	d106      	bne.n	824f6 <vTaskSwitchContext+0x76>
   824e8:	6860      	ldr	r0, [r4, #4]
   824ea:	eb03 0183 	add.w	r1, r3, r3, lsl #2
   824ee:	4a0c      	ldr	r2, [pc, #48]	; (82520 <vTaskSwitchContext+0xa0>)
   824f0:	eb02 0281 	add.w	r2, r2, r1, lsl #2
   824f4:	6050      	str	r0, [r2, #4]
   824f6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   824fa:	4a09      	ldr	r2, [pc, #36]	; (82520 <vTaskSwitchContext+0xa0>)
   824fc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   82500:	685b      	ldr	r3, [r3, #4]
   82502:	68da      	ldr	r2, [r3, #12]
   82504:	4b09      	ldr	r3, [pc, #36]	; (8252c <vTaskSwitchContext+0xac>)
   82506:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();
   82508:	4b09      	ldr	r3, [pc, #36]	; (82530 <vTaskSwitchContext+0xb0>)
   8250a:	4798      	blx	r3
   8250c:	4b09      	ldr	r3, [pc, #36]	; (82534 <vTaskSwitchContext+0xb4>)
   8250e:	4798      	blx	r3
   82510:	4b09      	ldr	r3, [pc, #36]	; (82538 <vTaskSwitchContext+0xb8>)
   82512:	4798      	blx	r3
   82514:	bd10      	pop	{r4, pc}
   82516:	bf00      	nop
   82518:	2007ab94 	.word	0x2007ab94
   8251c:	2007aaa4 	.word	0x2007aaa4
   82520:	2007aab0 	.word	0x2007aab0
   82524:	2007ab4c 	.word	0x2007ab4c
   82528:	000812c1 	.word	0x000812c1
   8252c:	2007ab54 	.word	0x2007ab54
   82530:	00080edd 	.word	0x00080edd
   82534:	00080ecd 	.word	0x00080ecd
   82538:	00080d99 	.word	0x00080d99

0008253c <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
   8253c:	b538      	push	{r3, r4, r5, lr}
portTickType xTimeToWake;

	configASSERT( pxEventList );
   8253e:	b918      	cbnz	r0, 82548 <vTaskPlaceOnEventList+0xc>
   82540:	4b0e      	ldr	r3, [pc, #56]	; (8257c <vTaskPlaceOnEventList+0x40>)
   82542:	4798      	blx	r3
   82544:	bf00      	nop
   82546:	e7fd      	b.n	82544 <vTaskPlaceOnEventList+0x8>
   82548:	460c      	mov	r4, r1
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   8254a:	4d0d      	ldr	r5, [pc, #52]	; (82580 <vTaskPlaceOnEventList+0x44>)
   8254c:	6829      	ldr	r1, [r5, #0]
   8254e:	3118      	adds	r1, #24
   82550:	4b0c      	ldr	r3, [pc, #48]	; (82584 <vTaskPlaceOnEventList+0x48>)
   82552:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   82554:	6828      	ldr	r0, [r5, #0]
   82556:	3004      	adds	r0, #4
   82558:	4b0b      	ldr	r3, [pc, #44]	; (82588 <vTaskPlaceOnEventList+0x4c>)
   8255a:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
   8255c:	f1b4 3fff 	cmp.w	r4, #4294967295
   82560:	d105      	bne.n	8256e <vTaskPlaceOnEventList+0x32>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   82562:	6829      	ldr	r1, [r5, #0]
   82564:	3104      	adds	r1, #4
   82566:	4809      	ldr	r0, [pc, #36]	; (8258c <vTaskPlaceOnEventList+0x50>)
   82568:	4b09      	ldr	r3, [pc, #36]	; (82590 <vTaskPlaceOnEventList+0x54>)
   8256a:	4798      	blx	r3
   8256c:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
   8256e:	4b09      	ldr	r3, [pc, #36]	; (82594 <vTaskPlaceOnEventList+0x58>)
   82570:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   82572:	4420      	add	r0, r4
   82574:	4b08      	ldr	r3, [pc, #32]	; (82598 <vTaskPlaceOnEventList+0x5c>)
   82576:	4798      	blx	r3
   82578:	bd38      	pop	{r3, r4, r5, pc}
   8257a:	bf00      	nop
   8257c:	000812c1 	.word	0x000812c1
   82580:	2007ab54 	.word	0x2007ab54
   82584:	000811fd 	.word	0x000811fd
   82588:	00081239 	.word	0x00081239
   8258c:	2007ab58 	.word	0x2007ab58
   82590:	000811e1 	.word	0x000811e1
   82594:	2007aaac 	.word	0x2007aaac
   82598:	00081dbd 	.word	0x00081dbd

0008259c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
   8259c:	b570      	push	{r4, r5, r6, lr}
	portTickType xTimeToWake;

		configASSERT( pxEventList );
   8259e:	b918      	cbnz	r0, 825a8 <vTaskPlaceOnEventListRestricted+0xc>
   825a0:	4b10      	ldr	r3, [pc, #64]	; (825e4 <vTaskPlaceOnEventListRestricted+0x48>)
   825a2:	4798      	blx	r3
   825a4:	bf00      	nop
   825a6:	e7fd      	b.n	825a4 <vTaskPlaceOnEventListRestricted+0x8>
   825a8:	460c      	mov	r4, r1

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   825aa:	4d0f      	ldr	r5, [pc, #60]	; (825e8 <vTaskPlaceOnEventListRestricted+0x4c>)
   825ac:	6829      	ldr	r1, [r5, #0]
   825ae:	3118      	adds	r1, #24
   825b0:	4b0e      	ldr	r3, [pc, #56]	; (825ec <vTaskPlaceOnEventListRestricted+0x50>)
   825b2:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   825b4:	6828      	ldr	r0, [r5, #0]
   825b6:	3004      	adds	r0, #4
   825b8:	4b0d      	ldr	r3, [pc, #52]	; (825f0 <vTaskPlaceOnEventListRestricted+0x54>)
   825ba:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
   825bc:	4b0d      	ldr	r3, [pc, #52]	; (825f4 <vTaskPlaceOnEventListRestricted+0x58>)
   825be:	681b      	ldr	r3, [r3, #0]
   825c0:	441c      	add	r4, r3
		
		traceTASK_DELAY_UNTIL();
   825c2:	4621      	mov	r1, r4
   825c4:	2088      	movs	r0, #136	; 0x88
   825c6:	4b0c      	ldr	r3, [pc, #48]	; (825f8 <vTaskPlaceOnEventListRestricted+0x5c>)
   825c8:	4798      	blx	r3
   825ca:	6828      	ldr	r0, [r5, #0]
   825cc:	4e0b      	ldr	r6, [pc, #44]	; (825fc <vTaskPlaceOnEventListRestricted+0x60>)
   825ce:	47b0      	blx	r6
   825d0:	4d0b      	ldr	r5, [pc, #44]	; (82600 <vTaskPlaceOnEventListRestricted+0x64>)
   825d2:	47a8      	blx	r5
   825d4:	4b0b      	ldr	r3, [pc, #44]	; (82604 <vTaskPlaceOnEventListRestricted+0x68>)
   825d6:	4798      	blx	r3
   825d8:	47b0      	blx	r6
   825da:	47a8      	blx	r5
		prvAddCurrentTaskToDelayedList( xTimeToWake );
   825dc:	4620      	mov	r0, r4
   825de:	4b0a      	ldr	r3, [pc, #40]	; (82608 <vTaskPlaceOnEventListRestricted+0x6c>)
   825e0:	4798      	blx	r3
   825e2:	bd70      	pop	{r4, r5, r6, pc}
   825e4:	000812c1 	.word	0x000812c1
   825e8:	2007ab54 	.word	0x2007ab54
   825ec:	000811e1 	.word	0x000811e1
   825f0:	00081239 	.word	0x00081239
   825f4:	2007aaac 	.word	0x2007aaac
   825f8:	00080b69 	.word	0x00080b69
   825fc:	00080ecd 	.word	0x00080ecd
   82600:	00080e75 	.word	0x00080e75
   82604:	00080edd 	.word	0x00080edd
   82608:	00081dbd 	.word	0x00081dbd

0008260c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
   8260c:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   8260e:	68c3      	ldr	r3, [r0, #12]
   82610:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
   82612:	b91c      	cbnz	r4, 8261c <xTaskRemoveFromEventList+0x10>
   82614:	4b18      	ldr	r3, [pc, #96]	; (82678 <xTaskRemoveFromEventList+0x6c>)
   82616:	4798      	blx	r3
   82618:	bf00      	nop
   8261a:	e7fd      	b.n	82618 <xTaskRemoveFromEventList+0xc>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   8261c:	f104 0518 	add.w	r5, r4, #24
   82620:	4628      	mov	r0, r5
   82622:	4b16      	ldr	r3, [pc, #88]	; (8267c <xTaskRemoveFromEventList+0x70>)
   82624:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   82626:	4b16      	ldr	r3, [pc, #88]	; (82680 <xTaskRemoveFromEventList+0x74>)
   82628:	681b      	ldr	r3, [r3, #0]
   8262a:	b9c3      	cbnz	r3, 8265e <xTaskRemoveFromEventList+0x52>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   8262c:	1d25      	adds	r5, r4, #4
   8262e:	4628      	mov	r0, r5
   82630:	4b12      	ldr	r3, [pc, #72]	; (8267c <xTaskRemoveFromEventList+0x70>)
   82632:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
   82634:	4620      	mov	r0, r4
   82636:	4b13      	ldr	r3, [pc, #76]	; (82684 <xTaskRemoveFromEventList+0x78>)
   82638:	4798      	blx	r3
   8263a:	4b13      	ldr	r3, [pc, #76]	; (82688 <xTaskRemoveFromEventList+0x7c>)
   8263c:	4798      	blx	r3
   8263e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   82640:	4b12      	ldr	r3, [pc, #72]	; (8268c <xTaskRemoveFromEventList+0x80>)
   82642:	681b      	ldr	r3, [r3, #0]
   82644:	4298      	cmp	r0, r3
   82646:	bf84      	itt	hi
   82648:	4b10      	ldrhi	r3, [pc, #64]	; (8268c <xTaskRemoveFromEventList+0x80>)
   8264a:	6018      	strhi	r0, [r3, #0]
   8264c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   82650:	4629      	mov	r1, r5
   82652:	4b0f      	ldr	r3, [pc, #60]	; (82690 <xTaskRemoveFromEventList+0x84>)
   82654:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   82658:	4b0e      	ldr	r3, [pc, #56]	; (82694 <xTaskRemoveFromEventList+0x88>)
   8265a:	4798      	blx	r3
   8265c:	e003      	b.n	82666 <xTaskRemoveFromEventList+0x5a>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   8265e:	4629      	mov	r1, r5
   82660:	480d      	ldr	r0, [pc, #52]	; (82698 <xTaskRemoveFromEventList+0x8c>)
   82662:	4b0c      	ldr	r3, [pc, #48]	; (82694 <xTaskRemoveFromEventList+0x88>)
   82664:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
   82666:	4b0d      	ldr	r3, [pc, #52]	; (8269c <xTaskRemoveFromEventList+0x90>)
   82668:	681b      	ldr	r3, [r3, #0]
	else
	{
		xReturn = pdFALSE;
	}

	return xReturn;
   8266a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   8266c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
   8266e:	4298      	cmp	r0, r3
   82670:	bf34      	ite	cc
   82672:	2000      	movcc	r0, #0
   82674:	2001      	movcs	r0, #1
   82676:	bd38      	pop	{r3, r4, r5, pc}
   82678:	000812c1 	.word	0x000812c1
   8267c:	00081239 	.word	0x00081239
   82680:	2007ab94 	.word	0x2007ab94
   82684:	00080ecd 	.word	0x00080ecd
   82688:	000808b5 	.word	0x000808b5
   8268c:	2007aaa4 	.word	0x2007aaa4
   82690:	2007aab0 	.word	0x2007aab0
   82694:	000811e1 	.word	0x000811e1
   82698:	2007ab34 	.word	0x2007ab34
   8269c:	2007ab54 	.word	0x2007ab54

000826a0 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
   826a0:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
   826a2:	b918      	cbnz	r0, 826ac <vTaskSetTimeOutState+0xc>
   826a4:	4b05      	ldr	r3, [pc, #20]	; (826bc <vTaskSetTimeOutState+0x1c>)
   826a6:	4798      	blx	r3
   826a8:	bf00      	nop
   826aa:	e7fd      	b.n	826a8 <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   826ac:	4a04      	ldr	r2, [pc, #16]	; (826c0 <vTaskSetTimeOutState+0x20>)
   826ae:	6812      	ldr	r2, [r2, #0]
   826b0:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   826b2:	4a04      	ldr	r2, [pc, #16]	; (826c4 <vTaskSetTimeOutState+0x24>)
   826b4:	6812      	ldr	r2, [r2, #0]
   826b6:	6042      	str	r2, [r0, #4]
   826b8:	bd08      	pop	{r3, pc}
   826ba:	bf00      	nop
   826bc:	000812c1 	.word	0x000812c1
   826c0:	2007ab9c 	.word	0x2007ab9c
   826c4:	2007aaac 	.word	0x2007aaac

000826c8 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
   826c8:	b538      	push	{r3, r4, r5, lr}
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
   826ca:	b918      	cbnz	r0, 826d4 <xTaskCheckForTimeOut+0xc>
   826cc:	4b19      	ldr	r3, [pc, #100]	; (82734 <xTaskCheckForTimeOut+0x6c>)
   826ce:	4798      	blx	r3
   826d0:	bf00      	nop
   826d2:	e7fd      	b.n	826d0 <xTaskCheckForTimeOut+0x8>
   826d4:	460d      	mov	r5, r1
   826d6:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
   826d8:	b919      	cbnz	r1, 826e2 <xTaskCheckForTimeOut+0x1a>
   826da:	4b16      	ldr	r3, [pc, #88]	; (82734 <xTaskCheckForTimeOut+0x6c>)
   826dc:	4798      	blx	r3
   826de:	bf00      	nop
   826e0:	e7fd      	b.n	826de <xTaskCheckForTimeOut+0x16>

	taskENTER_CRITICAL();
   826e2:	4b15      	ldr	r3, [pc, #84]	; (82738 <xTaskCheckForTimeOut+0x70>)
   826e4:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
   826e6:	682b      	ldr	r3, [r5, #0]
   826e8:	f1b3 3fff 	cmp.w	r3, #4294967295
   826ec:	d018      	beq.n	82720 <xTaskCheckForTimeOut+0x58>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
   826ee:	4a13      	ldr	r2, [pc, #76]	; (8273c <xTaskCheckForTimeOut+0x74>)
   826f0:	6812      	ldr	r2, [r2, #0]
   826f2:	6821      	ldr	r1, [r4, #0]
   826f4:	4291      	cmp	r1, r2
   826f6:	d004      	beq.n	82702 <xTaskCheckForTimeOut+0x3a>
   826f8:	4a11      	ldr	r2, [pc, #68]	; (82740 <xTaskCheckForTimeOut+0x78>)
   826fa:	6812      	ldr	r2, [r2, #0]
   826fc:	6861      	ldr	r1, [r4, #4]
   826fe:	4291      	cmp	r1, r2
   82700:	d910      	bls.n	82724 <xTaskCheckForTimeOut+0x5c>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
   82702:	4a0f      	ldr	r2, [pc, #60]	; (82740 <xTaskCheckForTimeOut+0x78>)
   82704:	6811      	ldr	r1, [r2, #0]
   82706:	6860      	ldr	r0, [r4, #4]
   82708:	1a09      	subs	r1, r1, r0
   8270a:	428b      	cmp	r3, r1
   8270c:	d90c      	bls.n	82728 <xTaskCheckForTimeOut+0x60>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
   8270e:	6812      	ldr	r2, [r2, #0]
   82710:	1a12      	subs	r2, r2, r0
   82712:	1a9b      	subs	r3, r3, r2
   82714:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
   82716:	4620      	mov	r0, r4
   82718:	4b0a      	ldr	r3, [pc, #40]	; (82744 <xTaskCheckForTimeOut+0x7c>)
   8271a:	4798      	blx	r3
			xReturn = pdFALSE;
   8271c:	2400      	movs	r4, #0
   8271e:	e004      	b.n	8272a <xTaskCheckForTimeOut+0x62>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
   82720:	2400      	movs	r4, #0
   82722:	e002      	b.n	8272a <xTaskCheckForTimeOut+0x62>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
   82724:	2401      	movs	r4, #1
   82726:	e000      	b.n	8272a <xTaskCheckForTimeOut+0x62>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
   82728:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
   8272a:	4b07      	ldr	r3, [pc, #28]	; (82748 <xTaskCheckForTimeOut+0x80>)
   8272c:	4798      	blx	r3

	return xReturn;
}
   8272e:	4620      	mov	r0, r4
   82730:	bd38      	pop	{r3, r4, r5, pc}
   82732:	bf00      	nop
   82734:	000812c1 	.word	0x000812c1
   82738:	000812d1 	.word	0x000812d1
   8273c:	2007ab9c 	.word	0x2007ab9c
   82740:	2007aaac 	.word	0x2007aaac
   82744:	000826a1 	.word	0x000826a1
   82748:	000812f1 	.word	0x000812f1

0008274c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
   8274c:	2201      	movs	r2, #1
   8274e:	4b01      	ldr	r3, [pc, #4]	; (82754 <vTaskMissedYield+0x8>)
   82750:	601a      	str	r2, [r3, #0]
   82752:	4770      	bx	lr
   82754:	2007ab4c 	.word	0x2007ab4c

00082758 <uxTaskGetTaskNumber>:
	unsigned portBASE_TYPE uxTaskGetTaskNumber( xTaskHandle xTask )
	{
	unsigned portBASE_TYPE uxReturn;
	tskTCB *pxTCB;

		if( xTask != NULL )
   82758:	b108      	cbz	r0, 8275e <uxTaskGetTaskNumber+0x6>
		{
			pxTCB = ( tskTCB * ) xTask;
			uxReturn = pxTCB->uxTaskNumber;
   8275a:	6c40      	ldr	r0, [r0, #68]	; 0x44
   8275c:	4770      	bx	lr
		}
		else
		{
			uxReturn = 0U;
   8275e:	2000      	movs	r0, #0
		}

		return uxReturn;
	}
   82760:	4770      	bx	lr
   82762:	bf00      	nop

00082764 <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   82764:	4b01      	ldr	r3, [pc, #4]	; (8276c <xTaskGetCurrentTaskHandle+0x8>)
   82766:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
   82768:	4770      	bx	lr
   8276a:	bf00      	nop
   8276c:	2007ab54 	.word	0x2007ab54

00082770 <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
   82770:	4b05      	ldr	r3, [pc, #20]	; (82788 <xTaskGetSchedulerState+0x18>)
   82772:	681b      	ldr	r3, [r3, #0]
   82774:	b133      	cbz	r3, 82784 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   82776:	4b05      	ldr	r3, [pc, #20]	; (8278c <xTaskGetSchedulerState+0x1c>)
   82778:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
   8277a:	2b00      	cmp	r3, #0
   8277c:	bf0c      	ite	eq
   8277e:	2001      	moveq	r0, #1
   82780:	2002      	movne	r0, #2
   82782:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   82784:	2000      	movs	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
   82786:	4770      	bx	lr
   82788:	2007ab48 	.word	0x2007ab48
   8278c:	2007ab94 	.word	0x2007ab94

00082790 <vTaskPriorityInherit>:
	{
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
   82790:	2800      	cmp	r0, #0
   82792:	d051      	beq.n	82838 <vTaskPriorityInherit+0xa8>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
   82794:	b570      	push	{r4, r5, r6, lr}
   82796:	4604      	mov	r4, r0

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
   82798:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
   8279a:	4a28      	ldr	r2, [pc, #160]	; (8283c <vTaskPriorityInherit+0xac>)
   8279c:	6812      	ldr	r2, [r2, #0]
   8279e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   827a0:	4293      	cmp	r3, r2
   827a2:	d248      	bcs.n	82836 <vTaskPriorityInherit+0xa6>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
   827a4:	4a25      	ldr	r2, [pc, #148]	; (8283c <vTaskPriorityInherit+0xac>)
   827a6:	6812      	ldr	r2, [r2, #0]
   827a8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   827aa:	f1c2 0205 	rsb	r2, r2, #5
   827ae:	6182      	str	r2, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
   827b0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   827b4:	4a22      	ldr	r2, [pc, #136]	; (82840 <vTaskPriorityInherit+0xb0>)
   827b6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   827ba:	6942      	ldr	r2, [r0, #20]
   827bc:	429a      	cmp	r2, r3
   827be:	d11c      	bne.n	827fa <vTaskPriorityInherit+0x6a>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   827c0:	1d05      	adds	r5, r0, #4
   827c2:	4628      	mov	r0, r5
   827c4:	4b1f      	ldr	r3, [pc, #124]	; (82844 <vTaskPriorityInherit+0xb4>)
   827c6:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   827c8:	4b1c      	ldr	r3, [pc, #112]	; (8283c <vTaskPriorityInherit+0xac>)
   827ca:	681b      	ldr	r3, [r3, #0]
   827cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   827ce:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
   827d0:	4620      	mov	r0, r4
   827d2:	4b1d      	ldr	r3, [pc, #116]	; (82848 <vTaskPriorityInherit+0xb8>)
   827d4:	4798      	blx	r3
   827d6:	4b1d      	ldr	r3, [pc, #116]	; (8284c <vTaskPriorityInherit+0xbc>)
   827d8:	4798      	blx	r3
   827da:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   827dc:	4b1c      	ldr	r3, [pc, #112]	; (82850 <vTaskPriorityInherit+0xc0>)
   827de:	681b      	ldr	r3, [r3, #0]
   827e0:	4298      	cmp	r0, r3
   827e2:	bf84      	itt	hi
   827e4:	4b1a      	ldrhi	r3, [pc, #104]	; (82850 <vTaskPriorityInherit+0xc0>)
   827e6:	6018      	strhi	r0, [r3, #0]
   827e8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   827ec:	4629      	mov	r1, r5
   827ee:	4b14      	ldr	r3, [pc, #80]	; (82840 <vTaskPriorityInherit+0xb0>)
   827f0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   827f4:	4b17      	ldr	r3, [pc, #92]	; (82854 <vTaskPriorityInherit+0xc4>)
   827f6:	4798      	blx	r3
   827f8:	e003      	b.n	82802 <vTaskPriorityInherit+0x72>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   827fa:	4b10      	ldr	r3, [pc, #64]	; (8283c <vTaskPriorityInherit+0xac>)
   827fc:	681b      	ldr	r3, [r3, #0]
   827fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82800:	62c3      	str	r3, [r0, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxTCB, pxCurrentTCB->uxPriority );
   82802:	4620      	mov	r0, r4
   82804:	4d10      	ldr	r5, [pc, #64]	; (82848 <vTaskPriorityInherit+0xb8>)
   82806:	47a8      	blx	r5
   82808:	4606      	mov	r6, r0
   8280a:	4620      	mov	r0, r4
   8280c:	47a8      	blx	r5
   8280e:	4601      	mov	r1, r0
   82810:	2003      	movs	r0, #3
   82812:	4b11      	ldr	r3, [pc, #68]	; (82858 <vTaskPriorityInherit+0xc8>)
   82814:	4798      	blx	r3
   82816:	4603      	mov	r3, r0
   82818:	4632      	mov	r2, r6
   8281a:	2103      	movs	r1, #3
   8281c:	208e      	movs	r0, #142	; 0x8e
   8281e:	4e0f      	ldr	r6, [pc, #60]	; (8285c <vTaskPriorityInherit+0xcc>)
   82820:	47b0      	blx	r6
   82822:	4620      	mov	r0, r4
   82824:	47a8      	blx	r5
   82826:	4b05      	ldr	r3, [pc, #20]	; (8283c <vTaskPriorityInherit+0xac>)
   82828:	681b      	ldr	r3, [r3, #0]
   8282a:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
   8282e:	4601      	mov	r1, r0
   82830:	2003      	movs	r0, #3
   82832:	4b0b      	ldr	r3, [pc, #44]	; (82860 <vTaskPriorityInherit+0xd0>)
   82834:	4798      	blx	r3
   82836:	bd70      	pop	{r4, r5, r6, pc}
   82838:	4770      	bx	lr
   8283a:	bf00      	nop
   8283c:	2007ab54 	.word	0x2007ab54
   82840:	2007aab0 	.word	0x2007aab0
   82844:	00081239 	.word	0x00081239
   82848:	00080ecd 	.word	0x00080ecd
   8284c:	000808b5 	.word	0x000808b5
   82850:	2007aaa4 	.word	0x2007aaa4
   82854:	000811e1 	.word	0x000811e1
   82858:	00080c89 	.word	0x00080c89
   8285c:	00080a59 	.word	0x00080a59
   82860:	00080c31 	.word	0x00080c31

00082864 <vTaskPriorityDisinherit>:

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
   82864:	2800      	cmp	r0, #0
   82866:	d03a      	beq.n	828de <vTaskPriorityDisinherit+0x7a>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
   82868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8286a:	4604      	mov	r4, r0
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   8286c:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
   8286e:	6c83      	ldr	r3, [r0, #72]	; 0x48
   82870:	429a      	cmp	r2, r3
   82872:	d033      	beq.n	828dc <vTaskPriorityDisinherit+0x78>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   82874:	1d06      	adds	r6, r0, #4
   82876:	4630      	mov	r0, r6
   82878:	4b19      	ldr	r3, [pc, #100]	; (828e0 <vTaskPriorityDisinherit+0x7c>)
   8287a:	4798      	blx	r3
					taskRESET_READY_PRIORITY( pxTCB->uxPriority );
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
   8287c:	4620      	mov	r0, r4
   8287e:	4d19      	ldr	r5, [pc, #100]	; (828e4 <vTaskPriorityDisinherit+0x80>)
   82880:	47a8      	blx	r5
   82882:	4607      	mov	r7, r0
   82884:	4620      	mov	r0, r4
   82886:	47a8      	blx	r5
   82888:	4601      	mov	r1, r0
   8288a:	2003      	movs	r0, #3
   8288c:	4b16      	ldr	r3, [pc, #88]	; (828e8 <vTaskPriorityDisinherit+0x84>)
   8288e:	4798      	blx	r3
   82890:	4603      	mov	r3, r0
   82892:	463a      	mov	r2, r7
   82894:	2103      	movs	r1, #3
   82896:	208f      	movs	r0, #143	; 0x8f
   82898:	4f14      	ldr	r7, [pc, #80]	; (828ec <vTaskPriorityDisinherit+0x88>)
   8289a:	47b8      	blx	r7
   8289c:	4620      	mov	r0, r4
   8289e:	47a8      	blx	r5
   828a0:	f894 2048 	ldrb.w	r2, [r4, #72]	; 0x48
   828a4:	4601      	mov	r1, r0
   828a6:	2003      	movs	r0, #3
   828a8:	4b11      	ldr	r3, [pc, #68]	; (828f0 <vTaskPriorityDisinherit+0x8c>)
   828aa:	4798      	blx	r3
				pxTCB->uxPriority = pxTCB->uxBasePriority;
   828ac:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   828ae:	62e3      	str	r3, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
   828b0:	f1c3 0305 	rsb	r3, r3, #5
   828b4:	61a3      	str	r3, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
   828b6:	4620      	mov	r0, r4
   828b8:	47a8      	blx	r5
   828ba:	4b0e      	ldr	r3, [pc, #56]	; (828f4 <vTaskPriorityDisinherit+0x90>)
   828bc:	4798      	blx	r3
   828be:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   828c0:	4b0d      	ldr	r3, [pc, #52]	; (828f8 <vTaskPriorityDisinherit+0x94>)
   828c2:	681b      	ldr	r3, [r3, #0]
   828c4:	4298      	cmp	r0, r3
   828c6:	bf84      	itt	hi
   828c8:	4b0b      	ldrhi	r3, [pc, #44]	; (828f8 <vTaskPriorityDisinherit+0x94>)
   828ca:	6018      	strhi	r0, [r3, #0]
   828cc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   828d0:	4631      	mov	r1, r6
   828d2:	4b0a      	ldr	r3, [pc, #40]	; (828fc <vTaskPriorityDisinherit+0x98>)
   828d4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   828d8:	4b09      	ldr	r3, [pc, #36]	; (82900 <vTaskPriorityDisinherit+0x9c>)
   828da:	4798      	blx	r3
   828dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   828de:	4770      	bx	lr
   828e0:	00081239 	.word	0x00081239
   828e4:	00080ecd 	.word	0x00080ecd
   828e8:	00080c89 	.word	0x00080c89
   828ec:	00080a59 	.word	0x00080a59
   828f0:	00080c31 	.word	0x00080c31
   828f4:	000808b5 	.word	0x000808b5
   828f8:	2007aaa4 	.word	0x2007aaa4
   828fc:	2007aab0 	.word	0x2007aab0
   82900:	000811e1 	.word	0x000811e1

00082904 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
   82904:	b508      	push	{r3, lr}
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   82906:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   82908:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
   8290a:	4291      	cmp	r1, r2
   8290c:	d80a      	bhi.n	82924 <prvInsertTimerInActiveList+0x20>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
   8290e:	1ad2      	subs	r2, r2, r3
   82910:	6983      	ldr	r3, [r0, #24]
   82912:	429a      	cmp	r2, r3
   82914:	d211      	bcs.n	8293a <prvInsertTimerInActiveList+0x36>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   82916:	1d01      	adds	r1, r0, #4
   82918:	4b0a      	ldr	r3, [pc, #40]	; (82944 <prvInsertTimerInActiveList+0x40>)
   8291a:	6818      	ldr	r0, [r3, #0]
   8291c:	4b0a      	ldr	r3, [pc, #40]	; (82948 <prvInsertTimerInActiveList+0x44>)
   8291e:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   82920:	2000      	movs	r0, #0
   82922:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   82924:	429a      	cmp	r2, r3
   82926:	d201      	bcs.n	8292c <prvInsertTimerInActiveList+0x28>
   82928:	4299      	cmp	r1, r3
   8292a:	d208      	bcs.n	8293e <prvInsertTimerInActiveList+0x3a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   8292c:	1d01      	adds	r1, r0, #4
   8292e:	4b07      	ldr	r3, [pc, #28]	; (8294c <prvInsertTimerInActiveList+0x48>)
   82930:	6818      	ldr	r0, [r3, #0]
   82932:	4b05      	ldr	r3, [pc, #20]	; (82948 <prvInsertTimerInActiveList+0x44>)
   82934:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   82936:	2000      	movs	r0, #0
   82938:	bd08      	pop	{r3, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   8293a:	2001      	movs	r0, #1
   8293c:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   8293e:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
   82940:	bd08      	pop	{r3, pc}
   82942:	bf00      	nop
   82944:	2007abd8 	.word	0x2007abd8
   82948:	000811fd 	.word	0x000811fd
   8294c:	2007aba4 	.word	0x2007aba4

00082950 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   82950:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   82952:	4b0d      	ldr	r3, [pc, #52]	; (82988 <prvCheckForValidListAndQueue+0x38>)
   82954:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   82956:	4b0d      	ldr	r3, [pc, #52]	; (8298c <prvCheckForValidListAndQueue+0x3c>)
   82958:	681b      	ldr	r3, [r3, #0]
   8295a:	b98b      	cbnz	r3, 82980 <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
   8295c:	4d0c      	ldr	r5, [pc, #48]	; (82990 <prvCheckForValidListAndQueue+0x40>)
   8295e:	4628      	mov	r0, r5
   82960:	4e0c      	ldr	r6, [pc, #48]	; (82994 <prvCheckForValidListAndQueue+0x44>)
   82962:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
   82964:	4c0c      	ldr	r4, [pc, #48]	; (82998 <prvCheckForValidListAndQueue+0x48>)
   82966:	4620      	mov	r0, r4
   82968:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
   8296a:	4b0c      	ldr	r3, [pc, #48]	; (8299c <prvCheckForValidListAndQueue+0x4c>)
   8296c:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   8296e:	4b0c      	ldr	r3, [pc, #48]	; (829a0 <prvCheckForValidListAndQueue+0x50>)
   82970:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
   82972:	2200      	movs	r2, #0
   82974:	210c      	movs	r1, #12
   82976:	2005      	movs	r0, #5
   82978:	4b0a      	ldr	r3, [pc, #40]	; (829a4 <prvCheckForValidListAndQueue+0x54>)
   8297a:	4798      	blx	r3
   8297c:	4b03      	ldr	r3, [pc, #12]	; (8298c <prvCheckForValidListAndQueue+0x3c>)
   8297e:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
   82980:	4b09      	ldr	r3, [pc, #36]	; (829a8 <prvCheckForValidListAndQueue+0x58>)
   82982:	4798      	blx	r3
   82984:	bd70      	pop	{r4, r5, r6, pc}
   82986:	bf00      	nop
   82988:	000812d1 	.word	0x000812d1
   8298c:	2007abd4 	.word	0x2007abd4
   82990:	2007aba8 	.word	0x2007aba8
   82994:	000811c1 	.word	0x000811c1
   82998:	2007abbc 	.word	0x2007abbc
   8299c:	2007aba4 	.word	0x2007aba4
   829a0:	2007abd8 	.word	0x2007abd8
   829a4:	000816bd 	.word	0x000816bd
   829a8:	000812f1 	.word	0x000812f1

000829ac <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
   829ac:	b510      	push	{r4, lr}
   829ae:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   829b0:	4b0c      	ldr	r3, [pc, #48]	; (829e4 <xTimerCreateTimerTask+0x38>)
   829b2:	4798      	blx	r3

	if( xTimerQueue != NULL )
   829b4:	4b0c      	ldr	r3, [pc, #48]	; (829e8 <xTimerCreateTimerTask+0x3c>)
   829b6:	681b      	ldr	r3, [r3, #0]
   829b8:	b16b      	cbz	r3, 829d6 <xTimerCreateTimerTask+0x2a>
	{
		#if ( INCLUDE_xTimerGetTimerDaemonTaskHandle == 1 )
		{
			/* Create the timer task, storing its handle in xTimerTaskHandle so
			it can be returned by the xTimerGetTimerDaemonTaskHandle() function. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
   829ba:	2300      	movs	r3, #0
   829bc:	9303      	str	r3, [sp, #12]
   829be:	9302      	str	r3, [sp, #8]
   829c0:	4a0a      	ldr	r2, [pc, #40]	; (829ec <xTimerCreateTimerTask+0x40>)
   829c2:	9201      	str	r2, [sp, #4]
   829c4:	2204      	movs	r2, #4
   829c6:	9200      	str	r2, [sp, #0]
   829c8:	f44f 7282 	mov.w	r2, #260	; 0x104
   829cc:	4908      	ldr	r1, [pc, #32]	; (829f0 <xTimerCreateTimerTask+0x44>)
   829ce:	4809      	ldr	r0, [pc, #36]	; (829f4 <xTimerCreateTimerTask+0x48>)
   829d0:	4c09      	ldr	r4, [pc, #36]	; (829f8 <xTimerCreateTimerTask+0x4c>)
   829d2:	47a0      	blx	r4
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
		}
		#endif
	}

	configASSERT( xReturn );
   829d4:	b918      	cbnz	r0, 829de <xTimerCreateTimerTask+0x32>
   829d6:	4b09      	ldr	r3, [pc, #36]	; (829fc <xTimerCreateTimerTask+0x50>)
   829d8:	4798      	blx	r3
   829da:	bf00      	nop
   829dc:	e7fd      	b.n	829da <xTimerCreateTimerTask+0x2e>
	return xReturn;
}
   829de:	b004      	add	sp, #16
   829e0:	bd10      	pop	{r4, pc}
   829e2:	bf00      	nop
   829e4:	00082951 	.word	0x00082951
   829e8:	2007abd4 	.word	0x2007abd4
   829ec:	2007abdc 	.word	0x2007abdc
   829f0:	000879d4 	.word	0x000879d4
   829f4:	00082b09 	.word	0x00082b09
   829f8:	00081e15 	.word	0x00081e15
   829fc:	000812c1 	.word	0x000812c1

00082a00 <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
   82a00:	b530      	push	{r4, r5, lr}
   82a02:	b085      	sub	sp, #20
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   82a04:	4c0f      	ldr	r4, [pc, #60]	; (82a44 <xTimerGenericCommand+0x44>)
   82a06:	6825      	ldr	r5, [r4, #0]
   82a08:	b1cd      	cbz	r5, 82a3e <xTimerGenericCommand+0x3e>
   82a0a:	461c      	mov	r4, r3
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   82a0c:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
   82a0e:	9202      	str	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
   82a10:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
   82a12:	b96c      	cbnz	r4, 82a30 <xTimerGenericCommand+0x30>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   82a14:	4b0c      	ldr	r3, [pc, #48]	; (82a48 <xTimerGenericCommand+0x48>)
   82a16:	4798      	blx	r3
   82a18:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
   82a1a:	f04f 0300 	mov.w	r3, #0
   82a1e:	bf0c      	ite	eq
   82a20:	9a08      	ldreq	r2, [sp, #32]
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   82a22:	461a      	movne	r2, r3
   82a24:	a901      	add	r1, sp, #4
   82a26:	4807      	ldr	r0, [pc, #28]	; (82a44 <xTimerGenericCommand+0x44>)
   82a28:	6800      	ldr	r0, [r0, #0]
   82a2a:	4c08      	ldr	r4, [pc, #32]	; (82a4c <xTimerGenericCommand+0x4c>)
   82a2c:	47a0      	blx	r4
   82a2e:	e007      	b.n	82a40 <xTimerGenericCommand+0x40>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   82a30:	2300      	movs	r3, #0
   82a32:	4622      	mov	r2, r4
   82a34:	a901      	add	r1, sp, #4
   82a36:	4628      	mov	r0, r5
   82a38:	4c05      	ldr	r4, [pc, #20]	; (82a50 <xTimerGenericCommand+0x50>)
   82a3a:	47a0      	blx	r4
   82a3c:	e000      	b.n	82a40 <xTimerGenericCommand+0x40>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
   82a3e:	2000      	movs	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
   82a40:	b005      	add	sp, #20
   82a42:	bd30      	pop	{r4, r5, pc}
   82a44:	2007abd4 	.word	0x2007abd4
   82a48:	00082771 	.word	0x00082771
   82a4c:	000817b5 	.word	0x000817b5
   82a50:	000819b9 	.word	0x000819b9

00082a54 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
   82a54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   82a58:	b082      	sub	sp, #8
   82a5a:	4681      	mov	r9, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
   82a5c:	4b22      	ldr	r3, [pc, #136]	; (82ae8 <prvSampleTimeNow+0x94>)
   82a5e:	4798      	blx	r3
   82a60:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
   82a62:	4b22      	ldr	r3, [pc, #136]	; (82aec <prvSampleTimeNow+0x98>)
   82a64:	681b      	ldr	r3, [r3, #0]
   82a66:	4298      	cmp	r0, r3
   82a68:	d234      	bcs.n	82ad4 <prvSampleTimeNow+0x80>
   82a6a:	e024      	b.n	82ab6 <prvSampleTimeNow+0x62>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   82a6c:	68da      	ldr	r2, [r3, #12]
   82a6e:	f8d2 a000 	ldr.w	sl, [r2]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   82a72:	68db      	ldr	r3, [r3, #12]
   82a74:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
   82a76:	1d25      	adds	r5, r4, #4
   82a78:	4628      	mov	r0, r5
   82a7a:	47b8      	blx	r7

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   82a7c:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82a7e:	4620      	mov	r0, r4
   82a80:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   82a82:	69e3      	ldr	r3, [r4, #28]
   82a84:	2b01      	cmp	r3, #1
   82a86:	d118      	bne.n	82aba <prvSampleTimeNow+0x66>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   82a88:	69a3      	ldr	r3, [r4, #24]
   82a8a:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
   82a8c:	459a      	cmp	sl, r3
   82a8e:	d206      	bcs.n	82a9e <prvSampleTimeNow+0x4a>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   82a90:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   82a92:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   82a94:	4629      	mov	r1, r5
   82a96:	6830      	ldr	r0, [r6, #0]
   82a98:	4b15      	ldr	r3, [pc, #84]	; (82af0 <prvSampleTimeNow+0x9c>)
   82a9a:	4798      	blx	r3
   82a9c:	e00d      	b.n	82aba <prvSampleTimeNow+0x66>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   82a9e:	2100      	movs	r1, #0
   82aa0:	9100      	str	r1, [sp, #0]
   82aa2:	460b      	mov	r3, r1
   82aa4:	4652      	mov	r2, sl
   82aa6:	4620      	mov	r0, r4
   82aa8:	4c12      	ldr	r4, [pc, #72]	; (82af4 <prvSampleTimeNow+0xa0>)
   82aaa:	47a0      	blx	r4
				configASSERT( xResult );
   82aac:	b928      	cbnz	r0, 82aba <prvSampleTimeNow+0x66>
   82aae:	4b12      	ldr	r3, [pc, #72]	; (82af8 <prvSampleTimeNow+0xa4>)
   82ab0:	4798      	blx	r3
   82ab2:	bf00      	nop
   82ab4:	e7fd      	b.n	82ab2 <prvSampleTimeNow+0x5e>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   82ab6:	4e11      	ldr	r6, [pc, #68]	; (82afc <prvSampleTimeNow+0xa8>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
   82ab8:	4f11      	ldr	r7, [pc, #68]	; (82b00 <prvSampleTimeNow+0xac>)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   82aba:	6833      	ldr	r3, [r6, #0]
   82abc:	681a      	ldr	r2, [r3, #0]
   82abe:	2a00      	cmp	r2, #0
   82ac0:	d1d4      	bne.n	82a6c <prvSampleTimeNow+0x18>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
   82ac2:	4a10      	ldr	r2, [pc, #64]	; (82b04 <prvSampleTimeNow+0xb0>)
   82ac4:	6810      	ldr	r0, [r2, #0]
   82ac6:	490d      	ldr	r1, [pc, #52]	; (82afc <prvSampleTimeNow+0xa8>)
   82ac8:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
   82aca:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
   82acc:	2301      	movs	r3, #1
   82ace:	f8c9 3000 	str.w	r3, [r9]
   82ad2:	e002      	b.n	82ada <prvSampleTimeNow+0x86>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   82ad4:	2300      	movs	r3, #0
   82ad6:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
   82ada:	4b04      	ldr	r3, [pc, #16]	; (82aec <prvSampleTimeNow+0x98>)
   82adc:	f8c3 8000 	str.w	r8, [r3]

	return xTimeNow;
}
   82ae0:	4640      	mov	r0, r8
   82ae2:	b002      	add	sp, #8
   82ae4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   82ae8:	000820f9 	.word	0x000820f9
   82aec:	2007abd0 	.word	0x2007abd0
   82af0:	000811fd 	.word	0x000811fd
   82af4:	00082a01 	.word	0x00082a01
   82af8:	000812c1 	.word	0x000812c1
   82afc:	2007aba4 	.word	0x2007aba4
   82b00:	00081239 	.word	0x00081239
   82b04:	2007abd8 	.word	0x2007abd8

00082b08 <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   82b08:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   82b0c:	b087      	sub	sp, #28
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   82b0e:	4d4d      	ldr	r5, [pc, #308]	; (82c44 <prvTimerTask+0x13c>)
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
   82b10:	f8df 8160 	ldr.w	r8, [pc, #352]	; 82c74 <prvTimerTask+0x16c>
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   82b14:	4b4c      	ldr	r3, [pc, #304]	; (82c48 <prvTimerTask+0x140>)
   82b16:	681b      	ldr	r3, [r3, #0]
   82b18:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   82b1a:	2a00      	cmp	r2, #0
   82b1c:	f000 8088 	beq.w	82c30 <prvTimerTask+0x128>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   82b20:	68db      	ldr	r3, [r3, #12]
   82b22:	681e      	ldr	r6, [r3, #0]
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   82b24:	4b49      	ldr	r3, [pc, #292]	; (82c4c <prvTimerTask+0x144>)
   82b26:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   82b28:	a803      	add	r0, sp, #12
   82b2a:	4b49      	ldr	r3, [pc, #292]	; (82c50 <prvTimerTask+0x148>)
   82b2c:	4798      	blx	r3
   82b2e:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   82b30:	9b03      	ldr	r3, [sp, #12]
   82b32:	2b00      	cmp	r3, #0
   82b34:	d130      	bne.n	82b98 <prvTimerTask+0x90>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   82b36:	4286      	cmp	r6, r0
   82b38:	d824      	bhi.n	82b84 <prvTimerTask+0x7c>
			{
				xTaskResumeAll();
   82b3a:	4b46      	ldr	r3, [pc, #280]	; (82c54 <prvTimerTask+0x14c>)
   82b3c:	4798      	blx	r3
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   82b3e:	4b42      	ldr	r3, [pc, #264]	; (82c48 <prvTimerTask+0x140>)
   82b40:	681b      	ldr	r3, [r3, #0]
   82b42:	68db      	ldr	r3, [r3, #12]
   82b44:	68dc      	ldr	r4, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
   82b46:	1d20      	adds	r0, r4, #4
   82b48:	47c0      	blx	r8
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   82b4a:	69e3      	ldr	r3, [r4, #28]
   82b4c:	2b01      	cmp	r3, #1
   82b4e:	d114      	bne.n	82b7a <prvTimerTask+0x72>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
   82b50:	69a1      	ldr	r1, [r4, #24]
   82b52:	4633      	mov	r3, r6
   82b54:	463a      	mov	r2, r7
   82b56:	4431      	add	r1, r6
   82b58:	4620      	mov	r0, r4
   82b5a:	4f3f      	ldr	r7, [pc, #252]	; (82c58 <prvTimerTask+0x150>)
   82b5c:	47b8      	blx	r7
   82b5e:	2801      	cmp	r0, #1
   82b60:	d10b      	bne.n	82b7a <prvTimerTask+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   82b62:	2100      	movs	r1, #0
   82b64:	9100      	str	r1, [sp, #0]
   82b66:	460b      	mov	r3, r1
   82b68:	4632      	mov	r2, r6
   82b6a:	4620      	mov	r0, r4
   82b6c:	4e3b      	ldr	r6, [pc, #236]	; (82c5c <prvTimerTask+0x154>)
   82b6e:	47b0      	blx	r6
			configASSERT( xResult );
   82b70:	b918      	cbnz	r0, 82b7a <prvTimerTask+0x72>
   82b72:	4b3b      	ldr	r3, [pc, #236]	; (82c60 <prvTimerTask+0x158>)
   82b74:	4798      	blx	r3
   82b76:	bf00      	nop
   82b78:	e7fd      	b.n	82b76 <prvTimerTask+0x6e>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   82b7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82b7c:	4620      	mov	r0, r4
   82b7e:	4798      	blx	r3
   82b80:	e00c      	b.n	82b9c <prvTimerTask+0x94>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
   82b82:	2600      	movs	r6, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   82b84:	1bf1      	subs	r1, r6, r7
   82b86:	6828      	ldr	r0, [r5, #0]
   82b88:	4b36      	ldr	r3, [pc, #216]	; (82c64 <prvTimerTask+0x15c>)
   82b8a:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
   82b8c:	4b31      	ldr	r3, [pc, #196]	; (82c54 <prvTimerTask+0x14c>)
   82b8e:	4798      	blx	r3
   82b90:	b920      	cbnz	r0, 82b9c <prvTimerTask+0x94>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
   82b92:	4b35      	ldr	r3, [pc, #212]	; (82c68 <prvTimerTask+0x160>)
   82b94:	4798      	blx	r3
   82b96:	e001      	b.n	82b9c <prvTimerTask+0x94>
				}
			}
		}
		else
		{
			xTaskResumeAll();
   82b98:	4b2e      	ldr	r3, [pc, #184]	; (82c54 <prvTimerTask+0x14c>)
   82b9a:	4798      	blx	r3
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   82b9c:	a802      	add	r0, sp, #8
   82b9e:	4b2c      	ldr	r3, [pc, #176]	; (82c50 <prvTimerTask+0x148>)
   82ba0:	4798      	blx	r3
   82ba2:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   82ba4:	4e31      	ldr	r6, [pc, #196]	; (82c6c <prvTimerTask+0x164>)
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   82ba6:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 82c58 <prvTimerTask+0x150>
   82baa:	e039      	b.n	82c20 <prvTimerTask+0x118>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
   82bac:	9c05      	ldr	r4, [sp, #20]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
   82bae:	b11c      	cbz	r4, 82bb8 <prvTimerTask+0xb0>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
   82bb0:	6963      	ldr	r3, [r4, #20]
   82bb2:	b10b      	cbz	r3, 82bb8 <prvTimerTask+0xb0>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
   82bb4:	1d20      	adds	r0, r4, #4
   82bb6:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
   82bb8:	9b03      	ldr	r3, [sp, #12]
   82bba:	2b02      	cmp	r3, #2
   82bbc:	d020      	beq.n	82c00 <prvTimerTask+0xf8>
   82bbe:	2b03      	cmp	r3, #3
   82bc0:	d02b      	beq.n	82c1a <prvTimerTask+0x112>
   82bc2:	2b00      	cmp	r3, #0
   82bc4:	d12c      	bne.n	82c20 <prvTimerTask+0x118>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
   82bc6:	9904      	ldr	r1, [sp, #16]
   82bc8:	69a0      	ldr	r0, [r4, #24]
   82bca:	460b      	mov	r3, r1
   82bcc:	463a      	mov	r2, r7
   82bce:	4401      	add	r1, r0
   82bd0:	4620      	mov	r0, r4
   82bd2:	47c8      	blx	r9
   82bd4:	2801      	cmp	r0, #1
   82bd6:	d123      	bne.n	82c20 <prvTimerTask+0x118>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   82bd8:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82bda:	4620      	mov	r0, r4
   82bdc:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   82bde:	69e3      	ldr	r3, [r4, #28]
   82be0:	2b01      	cmp	r3, #1
   82be2:	d11d      	bne.n	82c20 <prvTimerTask+0x118>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   82be4:	69a2      	ldr	r2, [r4, #24]
   82be6:	2100      	movs	r1, #0
   82be8:	9100      	str	r1, [sp, #0]
   82bea:	460b      	mov	r3, r1
   82bec:	9804      	ldr	r0, [sp, #16]
   82bee:	4402      	add	r2, r0
   82bf0:	4620      	mov	r0, r4
   82bf2:	4c1a      	ldr	r4, [pc, #104]	; (82c5c <prvTimerTask+0x154>)
   82bf4:	47a0      	blx	r4
						configASSERT( xResult );
   82bf6:	b998      	cbnz	r0, 82c20 <prvTimerTask+0x118>
   82bf8:	4b19      	ldr	r3, [pc, #100]	; (82c60 <prvTimerTask+0x158>)
   82bfa:	4798      	blx	r3
   82bfc:	bf00      	nop
   82bfe:	e7fd      	b.n	82bfc <prvTimerTask+0xf4>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
   82c00:	9904      	ldr	r1, [sp, #16]
   82c02:	61a1      	str	r1, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   82c04:	b919      	cbnz	r1, 82c0e <prvTimerTask+0x106>
   82c06:	4b16      	ldr	r3, [pc, #88]	; (82c60 <prvTimerTask+0x158>)
   82c08:	4798      	blx	r3
   82c0a:	bf00      	nop
   82c0c:	e7fd      	b.n	82c0a <prvTimerTask+0x102>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   82c0e:	463b      	mov	r3, r7
   82c10:	463a      	mov	r2, r7
   82c12:	4439      	add	r1, r7
   82c14:	4620      	mov	r0, r4
   82c16:	47c8      	blx	r9
   82c18:	e002      	b.n	82c20 <prvTimerTask+0x118>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
   82c1a:	4620      	mov	r0, r4
   82c1c:	4b14      	ldr	r3, [pc, #80]	; (82c70 <prvTimerTask+0x168>)
   82c1e:	4798      	blx	r3

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   82c20:	2300      	movs	r3, #0
   82c22:	461a      	mov	r2, r3
   82c24:	a903      	add	r1, sp, #12
   82c26:	6828      	ldr	r0, [r5, #0]
   82c28:	47b0      	blx	r6
   82c2a:	2800      	cmp	r0, #0
   82c2c:	d1be      	bne.n	82bac <prvTimerTask+0xa4>
   82c2e:	e771      	b.n	82b14 <prvTimerTask+0xc>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   82c30:	4b06      	ldr	r3, [pc, #24]	; (82c4c <prvTimerTask+0x144>)
   82c32:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   82c34:	a803      	add	r0, sp, #12
   82c36:	4b06      	ldr	r3, [pc, #24]	; (82c50 <prvTimerTask+0x148>)
   82c38:	4798      	blx	r3
   82c3a:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   82c3c:	9b03      	ldr	r3, [sp, #12]
   82c3e:	2b00      	cmp	r3, #0
   82c40:	d09f      	beq.n	82b82 <prvTimerTask+0x7a>
   82c42:	e7a9      	b.n	82b98 <prvTimerTask+0x90>
   82c44:	2007abd4 	.word	0x2007abd4
   82c48:	2007aba4 	.word	0x2007aba4
   82c4c:	000820e9 	.word	0x000820e9
   82c50:	00082a55 	.word	0x00082a55
   82c54:	00082275 	.word	0x00082275
   82c58:	00082905 	.word	0x00082905
   82c5c:	00082a01 	.word	0x00082a01
   82c60:	000812c1 	.word	0x000812c1
   82c64:	00081d71 	.word	0x00081d71
   82c68:	000812b1 	.word	0x000812b1
   82c6c:	00081ac9 	.word	0x00081ac9
   82c70:	000814ed 	.word	0x000814ed
   82c74:	00081239 	.word	0x00081239

00082c78 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   82c78:	3801      	subs	r0, #1
   82c7a:	2802      	cmp	r0, #2
   82c7c:	d815      	bhi.n	82caa <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   82c7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82c82:	460e      	mov	r6, r1
   82c84:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   82c86:	b19a      	cbz	r2, 82cb0 <_write+0x38>
   82c88:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
   82c8a:	f8df 8038 	ldr.w	r8, [pc, #56]	; 82cc4 <_write+0x4c>
   82c8e:	4f0c      	ldr	r7, [pc, #48]	; (82cc0 <_write+0x48>)
   82c90:	f8d8 0000 	ldr.w	r0, [r8]
   82c94:	f815 1b01 	ldrb.w	r1, [r5], #1
   82c98:	683b      	ldr	r3, [r7, #0]
   82c9a:	4798      	blx	r3
   82c9c:	2800      	cmp	r0, #0
   82c9e:	db0a      	blt.n	82cb6 <_write+0x3e>
   82ca0:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   82ca2:	3c01      	subs	r4, #1
   82ca4:	d1f4      	bne.n	82c90 <_write+0x18>
   82ca6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   82caa:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
   82cae:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   82cb0:	2000      	movs	r0, #0
   82cb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   82cb6:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
   82cba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82cbe:	bf00      	nop
   82cc0:	2007c470 	.word	0x2007c470
   82cc4:	2007c474 	.word	0x2007c474

00082cc8 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   82cc8:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   82cca:	23ac      	movs	r3, #172	; 0xac
   82ccc:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   82cce:	680b      	ldr	r3, [r1, #0]
   82cd0:	684a      	ldr	r2, [r1, #4]
   82cd2:	fbb3 f3f2 	udiv	r3, r3, r2
   82cd6:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   82cd8:	1e5c      	subs	r4, r3, #1
   82cda:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   82cde:	4294      	cmp	r4, r2
   82ce0:	d80a      	bhi.n	82cf8 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   82ce2:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   82ce4:	688b      	ldr	r3, [r1, #8]
   82ce6:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   82ce8:	f240 2302 	movw	r3, #514	; 0x202
   82cec:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   82cf0:	2350      	movs	r3, #80	; 0x50
   82cf2:	6003      	str	r3, [r0, #0]

	return 0;
   82cf4:	2000      	movs	r0, #0
   82cf6:	e000      	b.n	82cfa <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   82cf8:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   82cfa:	bc10      	pop	{r4}
   82cfc:	4770      	bx	lr
   82cfe:	bf00      	nop

00082d00 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   82d00:	6943      	ldr	r3, [r0, #20]
   82d02:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   82d06:	bf1a      	itte	ne
   82d08:	61c1      	strne	r1, [r0, #28]
	return 0;
   82d0a:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   82d0c:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   82d0e:	4770      	bx	lr

00082d10 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   82d10:	6943      	ldr	r3, [r0, #20]
   82d12:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   82d16:	bf1d      	ittte	ne
   82d18:	6983      	ldrne	r3, [r0, #24]
   82d1a:	700b      	strbne	r3, [r1, #0]
	return 0;
   82d1c:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   82d1e:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   82d20:	4770      	bx	lr
   82d22:	bf00      	nop

00082d24 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   82d24:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   82d26:	480e      	ldr	r0, [pc, #56]	; (82d60 <sysclk_init+0x3c>)
   82d28:	4b0e      	ldr	r3, [pc, #56]	; (82d64 <sysclk_init+0x40>)
   82d2a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   82d2c:	213e      	movs	r1, #62	; 0x3e
   82d2e:	2000      	movs	r0, #0
   82d30:	4b0d      	ldr	r3, [pc, #52]	; (82d68 <sysclk_init+0x44>)
   82d32:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   82d34:	4c0d      	ldr	r4, [pc, #52]	; (82d6c <sysclk_init+0x48>)
   82d36:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   82d38:	2800      	cmp	r0, #0
   82d3a:	d0fc      	beq.n	82d36 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   82d3c:	4b0c      	ldr	r3, [pc, #48]	; (82d70 <sysclk_init+0x4c>)
   82d3e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   82d40:	4a0c      	ldr	r2, [pc, #48]	; (82d74 <sysclk_init+0x50>)
   82d42:	4b0d      	ldr	r3, [pc, #52]	; (82d78 <sysclk_init+0x54>)
   82d44:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   82d46:	4c0d      	ldr	r4, [pc, #52]	; (82d7c <sysclk_init+0x58>)
   82d48:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   82d4a:	2800      	cmp	r0, #0
   82d4c:	d0fc      	beq.n	82d48 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   82d4e:	2010      	movs	r0, #16
   82d50:	4b0b      	ldr	r3, [pc, #44]	; (82d80 <sysclk_init+0x5c>)
   82d52:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   82d54:	4b0b      	ldr	r3, [pc, #44]	; (82d84 <sysclk_init+0x60>)
   82d56:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   82d58:	4801      	ldr	r0, [pc, #4]	; (82d60 <sysclk_init+0x3c>)
   82d5a:	4b02      	ldr	r3, [pc, #8]	; (82d64 <sysclk_init+0x40>)
   82d5c:	4798      	blx	r3
   82d5e:	bd10      	pop	{r4, pc}
   82d60:	0501bd00 	.word	0x0501bd00
   82d64:	200700a5 	.word	0x200700a5
   82d68:	00083129 	.word	0x00083129
   82d6c:	0008317d 	.word	0x0008317d
   82d70:	0008318d 	.word	0x0008318d
   82d74:	200d3f01 	.word	0x200d3f01
   82d78:	400e0600 	.word	0x400e0600
   82d7c:	0008319d 	.word	0x0008319d
   82d80:	000830c1 	.word	0x000830c1
   82d84:	000832b1 	.word	0x000832b1

00082d88 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   82d88:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   82d8a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   82d8e:	4b16      	ldr	r3, [pc, #88]	; (82de8 <board_init+0x60>)
   82d90:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   82d92:	200b      	movs	r0, #11
   82d94:	4c15      	ldr	r4, [pc, #84]	; (82dec <board_init+0x64>)
   82d96:	47a0      	blx	r4
   82d98:	200c      	movs	r0, #12
   82d9a:	47a0      	blx	r4
   82d9c:	200d      	movs	r0, #13
   82d9e:	47a0      	blx	r4
   82da0:	200e      	movs	r0, #14
   82da2:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   82da4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   82da8:	203b      	movs	r0, #59	; 0x3b
   82daa:	4c11      	ldr	r4, [pc, #68]	; (82df0 <board_init+0x68>)
   82dac:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   82dae:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   82db2:	2055      	movs	r0, #85	; 0x55
   82db4:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   82db6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   82dba:	2056      	movs	r0, #86	; 0x56
   82dbc:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   82dbe:	490d      	ldr	r1, [pc, #52]	; (82df4 <board_init+0x6c>)
   82dc0:	2068      	movs	r0, #104	; 0x68
   82dc2:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   82dc4:	490c      	ldr	r1, [pc, #48]	; (82df8 <board_init+0x70>)
   82dc6:	205c      	movs	r0, #92	; 0x5c
   82dc8:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   82dca:	4a0c      	ldr	r2, [pc, #48]	; (82dfc <board_init+0x74>)
   82dcc:	f44f 7140 	mov.w	r1, #768	; 0x300
   82dd0:	480b      	ldr	r0, [pc, #44]	; (82e00 <board_init+0x78>)
   82dd2:	4b0c      	ldr	r3, [pc, #48]	; (82e04 <board_init+0x7c>)
   82dd4:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   82dd6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82dda:	202b      	movs	r0, #43	; 0x2b
   82ddc:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   82dde:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82de2:	202a      	movs	r0, #42	; 0x2a
   82de4:	47a0      	blx	r4
   82de6:	bd10      	pop	{r4, pc}
   82de8:	400e1a50 	.word	0x400e1a50
   82dec:	000831ad 	.word	0x000831ad
   82df0:	00082ead 	.word	0x00082ead
   82df4:	28000079 	.word	0x28000079
   82df8:	28000001 	.word	0x28000001
   82dfc:	08000001 	.word	0x08000001
   82e00:	400e0e00 	.word	0x400e0e00
   82e04:	00082f81 	.word	0x00082f81

00082e08 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   82e08:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   82e0a:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   82e0e:	d016      	beq.n	82e3e <pio_set_peripheral+0x36>
   82e10:	d804      	bhi.n	82e1c <pio_set_peripheral+0x14>
   82e12:	b1c1      	cbz	r1, 82e46 <pio_set_peripheral+0x3e>
   82e14:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   82e18:	d00a      	beq.n	82e30 <pio_set_peripheral+0x28>
   82e1a:	e013      	b.n	82e44 <pio_set_peripheral+0x3c>
   82e1c:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   82e20:	d011      	beq.n	82e46 <pio_set_peripheral+0x3e>
   82e22:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   82e26:	d00e      	beq.n	82e46 <pio_set_peripheral+0x3e>
   82e28:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   82e2c:	d10a      	bne.n	82e44 <pio_set_peripheral+0x3c>
   82e2e:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   82e30:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   82e32:	6f03      	ldr	r3, [r0, #112]	; 0x70
   82e34:	400b      	ands	r3, r1
   82e36:	ea23 0302 	bic.w	r3, r3, r2
   82e3a:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   82e3c:	e002      	b.n	82e44 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   82e3e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   82e40:	4313      	orrs	r3, r2
   82e42:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   82e44:	6042      	str	r2, [r0, #4]
   82e46:	4770      	bx	lr

00082e48 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   82e48:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82e4a:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   82e4e:	bf14      	ite	ne
   82e50:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82e52:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   82e54:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   82e58:	bf14      	ite	ne
   82e5a:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   82e5c:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   82e5e:	f012 0f02 	tst.w	r2, #2
   82e62:	d002      	beq.n	82e6a <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   82e64:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   82e68:	e004      	b.n	82e74 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   82e6a:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   82e6e:	bf18      	it	ne
   82e70:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   82e74:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   82e76:	6001      	str	r1, [r0, #0]
   82e78:	4770      	bx	lr
   82e7a:	bf00      	nop

00082e7c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   82e7c:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   82e7e:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82e80:	9c01      	ldr	r4, [sp, #4]
   82e82:	b10c      	cbz	r4, 82e88 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   82e84:	6641      	str	r1, [r0, #100]	; 0x64
   82e86:	e000      	b.n	82e8a <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82e88:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   82e8a:	b10b      	cbz	r3, 82e90 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   82e8c:	6501      	str	r1, [r0, #80]	; 0x50
   82e8e:	e000      	b.n	82e92 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   82e90:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   82e92:	b10a      	cbz	r2, 82e98 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   82e94:	6301      	str	r1, [r0, #48]	; 0x30
   82e96:	e000      	b.n	82e9a <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   82e98:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   82e9a:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   82e9c:	6001      	str	r1, [r0, #0]
}
   82e9e:	bc10      	pop	{r4}
   82ea0:	4770      	bx	lr
   82ea2:	bf00      	nop

00082ea4 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   82ea4:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   82ea6:	4770      	bx	lr

00082ea8 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   82ea8:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   82eaa:	4770      	bx	lr

00082eac <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   82eac:	b570      	push	{r4, r5, r6, lr}
   82eae:	b082      	sub	sp, #8
   82eb0:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   82eb2:	0943      	lsrs	r3, r0, #5
   82eb4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   82eb8:	f203 7307 	addw	r3, r3, #1799	; 0x707
   82ebc:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   82ebe:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   82ec2:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   82ec6:	d030      	beq.n	82f2a <pio_configure_pin+0x7e>
   82ec8:	d806      	bhi.n	82ed8 <pio_configure_pin+0x2c>
   82eca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   82ece:	d00a      	beq.n	82ee6 <pio_configure_pin+0x3a>
   82ed0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   82ed4:	d018      	beq.n	82f08 <pio_configure_pin+0x5c>
   82ed6:	e049      	b.n	82f6c <pio_configure_pin+0xc0>
   82ed8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   82edc:	d030      	beq.n	82f40 <pio_configure_pin+0x94>
   82ede:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   82ee2:	d02d      	beq.n	82f40 <pio_configure_pin+0x94>
   82ee4:	e042      	b.n	82f6c <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   82ee6:	f000 001f 	and.w	r0, r0, #31
   82eea:	2601      	movs	r6, #1
   82eec:	4086      	lsls	r6, r0
   82eee:	4632      	mov	r2, r6
   82ef0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82ef4:	4620      	mov	r0, r4
   82ef6:	4b1f      	ldr	r3, [pc, #124]	; (82f74 <pio_configure_pin+0xc8>)
   82ef8:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82efa:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   82efe:	bf14      	ite	ne
   82f00:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82f02:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82f04:	2001      	movs	r0, #1
   82f06:	e032      	b.n	82f6e <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   82f08:	f000 001f 	and.w	r0, r0, #31
   82f0c:	2601      	movs	r6, #1
   82f0e:	4086      	lsls	r6, r0
   82f10:	4632      	mov	r2, r6
   82f12:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   82f16:	4620      	mov	r0, r4
   82f18:	4b16      	ldr	r3, [pc, #88]	; (82f74 <pio_configure_pin+0xc8>)
   82f1a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82f1c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   82f20:	bf14      	ite	ne
   82f22:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82f24:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82f26:	2001      	movs	r0, #1
   82f28:	e021      	b.n	82f6e <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   82f2a:	f000 011f 	and.w	r1, r0, #31
   82f2e:	2601      	movs	r6, #1
   82f30:	462a      	mov	r2, r5
   82f32:	fa06 f101 	lsl.w	r1, r6, r1
   82f36:	4620      	mov	r0, r4
   82f38:	4b0f      	ldr	r3, [pc, #60]	; (82f78 <pio_configure_pin+0xcc>)
   82f3a:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   82f3c:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   82f3e:	e016      	b.n	82f6e <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   82f40:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
   82f44:	f000 011f 	and.w	r1, r0, #31
   82f48:	2601      	movs	r6, #1
   82f4a:	ea05 0306 	and.w	r3, r5, r6
   82f4e:	9300      	str	r3, [sp, #0]
   82f50:	f3c5 0380 	ubfx	r3, r5, #2, #1
   82f54:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   82f58:	bf14      	ite	ne
   82f5a:	2200      	movne	r2, #0
   82f5c:	2201      	moveq	r2, #1
   82f5e:	fa06 f101 	lsl.w	r1, r6, r1
   82f62:	4620      	mov	r0, r4
   82f64:	4c05      	ldr	r4, [pc, #20]	; (82f7c <pio_configure_pin+0xd0>)
   82f66:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   82f68:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   82f6a:	e000      	b.n	82f6e <pio_configure_pin+0xc2>

	default:
		return 0;
   82f6c:	2000      	movs	r0, #0
	}

	return 1;
}
   82f6e:	b002      	add	sp, #8
   82f70:	bd70      	pop	{r4, r5, r6, pc}
   82f72:	bf00      	nop
   82f74:	00082e09 	.word	0x00082e09
   82f78:	00082e49 	.word	0x00082e49
   82f7c:	00082e7d 	.word	0x00082e7d

00082f80 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   82f80:	b570      	push	{r4, r5, r6, lr}
   82f82:	b082      	sub	sp, #8
   82f84:	4605      	mov	r5, r0
   82f86:	460e      	mov	r6, r1
   82f88:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   82f8a:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   82f8e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   82f92:	d026      	beq.n	82fe2 <pio_configure_pin_group+0x62>
   82f94:	d806      	bhi.n	82fa4 <pio_configure_pin_group+0x24>
   82f96:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   82f9a:	d00a      	beq.n	82fb2 <pio_configure_pin_group+0x32>
   82f9c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   82fa0:	d013      	beq.n	82fca <pio_configure_pin_group+0x4a>
   82fa2:	e034      	b.n	8300e <pio_configure_pin_group+0x8e>
   82fa4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   82fa8:	d01f      	beq.n	82fea <pio_configure_pin_group+0x6a>
   82faa:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   82fae:	d01c      	beq.n	82fea <pio_configure_pin_group+0x6a>
   82fb0:	e02d      	b.n	8300e <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   82fb2:	460a      	mov	r2, r1
   82fb4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82fb8:	4b16      	ldr	r3, [pc, #88]	; (83014 <pio_configure_pin_group+0x94>)
   82fba:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82fbc:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   82fc0:	bf14      	ite	ne
   82fc2:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82fc4:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82fc6:	2001      	movs	r0, #1
   82fc8:	e022      	b.n	83010 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   82fca:	460a      	mov	r2, r1
   82fcc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   82fd0:	4b10      	ldr	r3, [pc, #64]	; (83014 <pio_configure_pin_group+0x94>)
   82fd2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82fd4:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   82fd8:	bf14      	ite	ne
   82fda:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82fdc:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82fde:	2001      	movs	r0, #1
   82fe0:	e016      	b.n	83010 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   82fe2:	4b0d      	ldr	r3, [pc, #52]	; (83018 <pio_configure_pin_group+0x98>)
   82fe4:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   82fe6:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   82fe8:	e012      	b.n	83010 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   82fea:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
   82fee:	f004 0301 	and.w	r3, r4, #1
   82ff2:	9300      	str	r3, [sp, #0]
   82ff4:	f3c4 0380 	ubfx	r3, r4, #2, #1
   82ff8:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   82ffc:	bf14      	ite	ne
   82ffe:	2200      	movne	r2, #0
   83000:	2201      	moveq	r2, #1
   83002:	4631      	mov	r1, r6
   83004:	4628      	mov	r0, r5
   83006:	4c05      	ldr	r4, [pc, #20]	; (8301c <pio_configure_pin_group+0x9c>)
   83008:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   8300a:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   8300c:	e000      	b.n	83010 <pio_configure_pin_group+0x90>

	default:
		return 0;
   8300e:	2000      	movs	r0, #0
	}

	return 1;
}
   83010:	b002      	add	sp, #8
   83012:	bd70      	pop	{r4, r5, r6, pc}
   83014:	00082e09 	.word	0x00082e09
   83018:	00082e49 	.word	0x00082e49
   8301c:	00082e7d 	.word	0x00082e7d

00083020 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   83020:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83024:	4604      	mov	r4, r0
   83026:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   83028:	4b0e      	ldr	r3, [pc, #56]	; (83064 <pio_handler_process+0x44>)
   8302a:	4798      	blx	r3
   8302c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   8302e:	4620      	mov	r0, r4
   83030:	4b0d      	ldr	r3, [pc, #52]	; (83068 <pio_handler_process+0x48>)
   83032:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   83034:	4005      	ands	r5, r0
   83036:	d013      	beq.n	83060 <pio_handler_process+0x40>
   83038:	4c0c      	ldr	r4, [pc, #48]	; (8306c <pio_handler_process+0x4c>)
   8303a:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   8303e:	6823      	ldr	r3, [r4, #0]
   83040:	4543      	cmp	r3, r8
   83042:	d108      	bne.n	83056 <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   83044:	6861      	ldr	r1, [r4, #4]
   83046:	4229      	tst	r1, r5
   83048:	d005      	beq.n	83056 <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   8304a:	68e3      	ldr	r3, [r4, #12]
   8304c:	4640      	mov	r0, r8
   8304e:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   83050:	6863      	ldr	r3, [r4, #4]
   83052:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   83056:	42b4      	cmp	r4, r6
   83058:	d002      	beq.n	83060 <pio_handler_process+0x40>
   8305a:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   8305c:	2d00      	cmp	r5, #0
   8305e:	d1ee      	bne.n	8303e <pio_handler_process+0x1e>
   83060:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83064:	00082ea5 	.word	0x00082ea5
   83068:	00082ea9 	.word	0x00082ea9
   8306c:	2007abe0 	.word	0x2007abe0

00083070 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   83070:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   83072:	210b      	movs	r1, #11
   83074:	4801      	ldr	r0, [pc, #4]	; (8307c <PIOA_Handler+0xc>)
   83076:	4b02      	ldr	r3, [pc, #8]	; (83080 <PIOA_Handler+0x10>)
   83078:	4798      	blx	r3
   8307a:	bd08      	pop	{r3, pc}
   8307c:	400e0e00 	.word	0x400e0e00
   83080:	00083021 	.word	0x00083021

00083084 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   83084:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   83086:	210c      	movs	r1, #12
   83088:	4801      	ldr	r0, [pc, #4]	; (83090 <PIOB_Handler+0xc>)
   8308a:	4b02      	ldr	r3, [pc, #8]	; (83094 <PIOB_Handler+0x10>)
   8308c:	4798      	blx	r3
   8308e:	bd08      	pop	{r3, pc}
   83090:	400e1000 	.word	0x400e1000
   83094:	00083021 	.word	0x00083021

00083098 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   83098:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   8309a:	210d      	movs	r1, #13
   8309c:	4801      	ldr	r0, [pc, #4]	; (830a4 <PIOC_Handler+0xc>)
   8309e:	4b02      	ldr	r3, [pc, #8]	; (830a8 <PIOC_Handler+0x10>)
   830a0:	4798      	blx	r3
   830a2:	bd08      	pop	{r3, pc}
   830a4:	400e1200 	.word	0x400e1200
   830a8:	00083021 	.word	0x00083021

000830ac <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   830ac:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   830ae:	210e      	movs	r1, #14
   830b0:	4801      	ldr	r0, [pc, #4]	; (830b8 <PIOD_Handler+0xc>)
   830b2:	4b02      	ldr	r3, [pc, #8]	; (830bc <PIOD_Handler+0x10>)
   830b4:	4798      	blx	r3
   830b6:	bd08      	pop	{r3, pc}
   830b8:	400e1400 	.word	0x400e1400
   830bc:	00083021 	.word	0x00083021

000830c0 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   830c0:	4a18      	ldr	r2, [pc, #96]	; (83124 <pmc_switch_mck_to_pllack+0x64>)
   830c2:	6b13      	ldr	r3, [r2, #48]	; 0x30
   830c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   830c8:	4318      	orrs	r0, r3
   830ca:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   830cc:	6e93      	ldr	r3, [r2, #104]	; 0x68
   830ce:	f013 0f08 	tst.w	r3, #8
   830d2:	d003      	beq.n	830dc <pmc_switch_mck_to_pllack+0x1c>
   830d4:	e009      	b.n	830ea <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   830d6:	3b01      	subs	r3, #1
   830d8:	d103      	bne.n	830e2 <pmc_switch_mck_to_pllack+0x22>
   830da:	e01e      	b.n	8311a <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   830dc:	f44f 6300 	mov.w	r3, #2048	; 0x800
   830e0:	4910      	ldr	r1, [pc, #64]	; (83124 <pmc_switch_mck_to_pllack+0x64>)
   830e2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   830e4:	f012 0f08 	tst.w	r2, #8
   830e8:	d0f5      	beq.n	830d6 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   830ea:	4a0e      	ldr	r2, [pc, #56]	; (83124 <pmc_switch_mck_to_pllack+0x64>)
   830ec:	6b13      	ldr	r3, [r2, #48]	; 0x30
   830ee:	f023 0303 	bic.w	r3, r3, #3
   830f2:	f043 0302 	orr.w	r3, r3, #2
   830f6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   830f8:	6e90      	ldr	r0, [r2, #104]	; 0x68
   830fa:	f010 0008 	ands.w	r0, r0, #8
   830fe:	d004      	beq.n	8310a <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   83100:	2000      	movs	r0, #0
   83102:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
   83104:	3b01      	subs	r3, #1
   83106:	d103      	bne.n	83110 <pmc_switch_mck_to_pllack+0x50>
   83108:	e009      	b.n	8311e <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8310a:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8310e:	4905      	ldr	r1, [pc, #20]	; (83124 <pmc_switch_mck_to_pllack+0x64>)
   83110:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   83112:	f012 0f08 	tst.w	r2, #8
   83116:	d0f5      	beq.n	83104 <pmc_switch_mck_to_pllack+0x44>
   83118:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   8311a:	2001      	movs	r0, #1
   8311c:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   8311e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   83120:	4770      	bx	lr
   83122:	bf00      	nop
   83124:	400e0600 	.word	0x400e0600

00083128 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   83128:	b138      	cbz	r0, 8313a <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   8312a:	4911      	ldr	r1, [pc, #68]	; (83170 <pmc_switch_mainck_to_xtal+0x48>)
   8312c:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   8312e:	4a11      	ldr	r2, [pc, #68]	; (83174 <pmc_switch_mainck_to_xtal+0x4c>)
   83130:	401a      	ands	r2, r3
   83132:	4b11      	ldr	r3, [pc, #68]	; (83178 <pmc_switch_mainck_to_xtal+0x50>)
   83134:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   83136:	620b      	str	r3, [r1, #32]
   83138:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   8313a:	480d      	ldr	r0, [pc, #52]	; (83170 <pmc_switch_mainck_to_xtal+0x48>)
   8313c:	6a02      	ldr	r2, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   8313e:	0209      	lsls	r1, r1, #8
   83140:	b289      	uxth	r1, r1
   83142:	f422 135c 	bic.w	r3, r2, #3604480	; 0x370000
   83146:	f023 0303 	bic.w	r3, r3, #3
   8314a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   8314e:	f043 0301 	orr.w	r3, r3, #1
   83152:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   83154:	6203      	str	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   83156:	4602      	mov	r2, r0
   83158:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8315a:	f013 0f01 	tst.w	r3, #1
   8315e:	d0fb      	beq.n	83158 <pmc_switch_mainck_to_xtal+0x30>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   83160:	4a03      	ldr	r2, [pc, #12]	; (83170 <pmc_switch_mainck_to_xtal+0x48>)
   83162:	6a13      	ldr	r3, [r2, #32]
   83164:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   83168:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   8316c:	6213      	str	r3, [r2, #32]
   8316e:	4770      	bx	lr
   83170:	400e0600 	.word	0x400e0600
   83174:	fec8fffc 	.word	0xfec8fffc
   83178:	01370002 	.word	0x01370002

0008317c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   8317c:	4b02      	ldr	r3, [pc, #8]	; (83188 <pmc_osc_is_ready_mainck+0xc>)
   8317e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   83180:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   83184:	4770      	bx	lr
   83186:	bf00      	nop
   83188:	400e0600 	.word	0x400e0600

0008318c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   8318c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   83190:	4b01      	ldr	r3, [pc, #4]	; (83198 <pmc_disable_pllack+0xc>)
   83192:	629a      	str	r2, [r3, #40]	; 0x28
   83194:	4770      	bx	lr
   83196:	bf00      	nop
   83198:	400e0600 	.word	0x400e0600

0008319c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   8319c:	4b02      	ldr	r3, [pc, #8]	; (831a8 <pmc_is_locked_pllack+0xc>)
   8319e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   831a0:	f000 0002 	and.w	r0, r0, #2
   831a4:	4770      	bx	lr
   831a6:	bf00      	nop
   831a8:	400e0600 	.word	0x400e0600

000831ac <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   831ac:	282c      	cmp	r0, #44	; 0x2c
   831ae:	d81e      	bhi.n	831ee <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
   831b0:	281f      	cmp	r0, #31
   831b2:	d80c      	bhi.n	831ce <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   831b4:	4b11      	ldr	r3, [pc, #68]	; (831fc <pmc_enable_periph_clk+0x50>)
   831b6:	699a      	ldr	r2, [r3, #24]
   831b8:	2301      	movs	r3, #1
   831ba:	4083      	lsls	r3, r0
   831bc:	4393      	bics	r3, r2
   831be:	d018      	beq.n	831f2 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
   831c0:	2301      	movs	r3, #1
   831c2:	fa03 f000 	lsl.w	r0, r3, r0
   831c6:	4b0d      	ldr	r3, [pc, #52]	; (831fc <pmc_enable_periph_clk+0x50>)
   831c8:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   831ca:	2000      	movs	r0, #0
   831cc:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
   831ce:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   831d0:	4b0a      	ldr	r3, [pc, #40]	; (831fc <pmc_enable_periph_clk+0x50>)
   831d2:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   831d6:	2301      	movs	r3, #1
   831d8:	4083      	lsls	r3, r0
   831da:	4393      	bics	r3, r2
   831dc:	d00b      	beq.n	831f6 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
   831de:	2301      	movs	r3, #1
   831e0:	fa03 f000 	lsl.w	r0, r3, r0
   831e4:	4b05      	ldr	r3, [pc, #20]	; (831fc <pmc_enable_periph_clk+0x50>)
   831e6:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   831ea:	2000      	movs	r0, #0
   831ec:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   831ee:	2001      	movs	r0, #1
   831f0:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   831f2:	2000      	movs	r0, #0
   831f4:	4770      	bx	lr
   831f6:	2000      	movs	r0, #0
}
   831f8:	4770      	bx	lr
   831fa:	bf00      	nop
   831fc:	400e0600 	.word	0x400e0600

00083200 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   83200:	e7fe      	b.n	83200 <Dummy_Handler>
   83202:	bf00      	nop

00083204 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   83204:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   83206:	4b1e      	ldr	r3, [pc, #120]	; (83280 <Reset_Handler+0x7c>)
   83208:	4a1e      	ldr	r2, [pc, #120]	; (83284 <Reset_Handler+0x80>)
   8320a:	429a      	cmp	r2, r3
   8320c:	d003      	beq.n	83216 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   8320e:	4b1e      	ldr	r3, [pc, #120]	; (83288 <Reset_Handler+0x84>)
   83210:	4a1b      	ldr	r2, [pc, #108]	; (83280 <Reset_Handler+0x7c>)
   83212:	429a      	cmp	r2, r3
   83214:	d304      	bcc.n	83220 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   83216:	4b1d      	ldr	r3, [pc, #116]	; (8328c <Reset_Handler+0x88>)
   83218:	4a1d      	ldr	r2, [pc, #116]	; (83290 <Reset_Handler+0x8c>)
   8321a:	429a      	cmp	r2, r3
   8321c:	d30f      	bcc.n	8323e <Reset_Handler+0x3a>
   8321e:	e01a      	b.n	83256 <Reset_Handler+0x52>
   83220:	4917      	ldr	r1, [pc, #92]	; (83280 <Reset_Handler+0x7c>)
   83222:	4b1c      	ldr	r3, [pc, #112]	; (83294 <Reset_Handler+0x90>)
   83224:	1a5b      	subs	r3, r3, r1
   83226:	f023 0303 	bic.w	r3, r3, #3
   8322a:	3304      	adds	r3, #4
   8322c:	4a15      	ldr	r2, [pc, #84]	; (83284 <Reset_Handler+0x80>)
   8322e:	4413      	add	r3, r2
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
   83230:	f852 0b04 	ldr.w	r0, [r2], #4
   83234:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   83238:	429a      	cmp	r2, r3
   8323a:	d1f9      	bne.n	83230 <Reset_Handler+0x2c>
   8323c:	e7eb      	b.n	83216 <Reset_Handler+0x12>
   8323e:	4b16      	ldr	r3, [pc, #88]	; (83298 <Reset_Handler+0x94>)
   83240:	4a16      	ldr	r2, [pc, #88]	; (8329c <Reset_Handler+0x98>)
   83242:	1ad2      	subs	r2, r2, r3
   83244:	f022 0203 	bic.w	r2, r2, #3
   83248:	441a      	add	r2, r3
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   8324a:	3b04      	subs	r3, #4
		*pDest++ = 0;
   8324c:	2100      	movs	r1, #0
   8324e:	f843 1b04 	str.w	r1, [r3], #4
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   83252:	4293      	cmp	r3, r2
   83254:	d1fb      	bne.n	8324e <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   83256:	4b12      	ldr	r3, [pc, #72]	; (832a0 <Reset_Handler+0x9c>)
   83258:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   8325c:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   83260:	4910      	ldr	r1, [pc, #64]	; (832a4 <Reset_Handler+0xa0>)
   83262:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   83264:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   83268:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   8326c:	d203      	bcs.n	83276 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   8326e:	688b      	ldr	r3, [r1, #8]
   83270:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   83274:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   83276:	4b0c      	ldr	r3, [pc, #48]	; (832a8 <Reset_Handler+0xa4>)
   83278:	4798      	blx	r3

	/* Branch to main function */
	main();
   8327a:	4b0c      	ldr	r3, [pc, #48]	; (832ac <Reset_Handler+0xa8>)
   8327c:	4798      	blx	r3
   8327e:	e7fe      	b.n	8327e <Reset_Handler+0x7a>
   83280:	20070000 	.word	0x20070000
   83284:	00087b04 	.word	0x00087b04
   83288:	200709ac 	.word	0x200709ac
   8328c:	2007c480 	.word	0x2007c480
   83290:	200709b0 	.word	0x200709b0
   83294:	200709ab 	.word	0x200709ab
   83298:	200709b4 	.word	0x200709b4
   8329c:	2007c483 	.word	0x2007c483
   832a0:	00080000 	.word	0x00080000
   832a4:	e000ed00 	.word	0xe000ed00
   832a8:	00083741 	.word	0x00083741
   832ac:	000835c1 	.word	0x000835c1

000832b0 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   832b0:	4b3e      	ldr	r3, [pc, #248]	; (833ac <SystemCoreClockUpdate+0xfc>)
   832b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   832b4:	f003 0303 	and.w	r3, r3, #3
   832b8:	2b03      	cmp	r3, #3
   832ba:	d85f      	bhi.n	8337c <SystemCoreClockUpdate+0xcc>
   832bc:	e8df f003 	tbb	[pc, r3]
   832c0:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   832c4:	4b3a      	ldr	r3, [pc, #232]	; (833b0 <SystemCoreClockUpdate+0x100>)
   832c6:	695b      	ldr	r3, [r3, #20]
   832c8:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   832cc:	bf14      	ite	ne
   832ce:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   832d2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   832d6:	4b37      	ldr	r3, [pc, #220]	; (833b4 <SystemCoreClockUpdate+0x104>)
   832d8:	601a      	str	r2, [r3, #0]
   832da:	e04f      	b.n	8337c <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   832dc:	4b33      	ldr	r3, [pc, #204]	; (833ac <SystemCoreClockUpdate+0xfc>)
   832de:	6a1b      	ldr	r3, [r3, #32]
   832e0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   832e4:	d003      	beq.n	832ee <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   832e6:	4a34      	ldr	r2, [pc, #208]	; (833b8 <SystemCoreClockUpdate+0x108>)
   832e8:	4b32      	ldr	r3, [pc, #200]	; (833b4 <SystemCoreClockUpdate+0x104>)
   832ea:	601a      	str	r2, [r3, #0]
   832ec:	e046      	b.n	8337c <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   832ee:	4a33      	ldr	r2, [pc, #204]	; (833bc <SystemCoreClockUpdate+0x10c>)
   832f0:	4b30      	ldr	r3, [pc, #192]	; (833b4 <SystemCoreClockUpdate+0x104>)
   832f2:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   832f4:	4b2d      	ldr	r3, [pc, #180]	; (833ac <SystemCoreClockUpdate+0xfc>)
   832f6:	6a1b      	ldr	r3, [r3, #32]
   832f8:	f003 0370 	and.w	r3, r3, #112	; 0x70
   832fc:	2b10      	cmp	r3, #16
   832fe:	d002      	beq.n	83306 <SystemCoreClockUpdate+0x56>
   83300:	2b20      	cmp	r3, #32
   83302:	d004      	beq.n	8330e <SystemCoreClockUpdate+0x5e>
   83304:	e03a      	b.n	8337c <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   83306:	4a2e      	ldr	r2, [pc, #184]	; (833c0 <SystemCoreClockUpdate+0x110>)
   83308:	4b2a      	ldr	r3, [pc, #168]	; (833b4 <SystemCoreClockUpdate+0x104>)
   8330a:	601a      	str	r2, [r3, #0]
				break;
   8330c:	e036      	b.n	8337c <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   8330e:	4a2a      	ldr	r2, [pc, #168]	; (833b8 <SystemCoreClockUpdate+0x108>)
   83310:	4b28      	ldr	r3, [pc, #160]	; (833b4 <SystemCoreClockUpdate+0x104>)
   83312:	601a      	str	r2, [r3, #0]
				break;
   83314:	e032      	b.n	8337c <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   83316:	4b25      	ldr	r3, [pc, #148]	; (833ac <SystemCoreClockUpdate+0xfc>)
   83318:	6a1b      	ldr	r3, [r3, #32]
   8331a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   8331e:	d003      	beq.n	83328 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   83320:	4a25      	ldr	r2, [pc, #148]	; (833b8 <SystemCoreClockUpdate+0x108>)
   83322:	4b24      	ldr	r3, [pc, #144]	; (833b4 <SystemCoreClockUpdate+0x104>)
   83324:	601a      	str	r2, [r3, #0]
   83326:	e012      	b.n	8334e <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   83328:	4a24      	ldr	r2, [pc, #144]	; (833bc <SystemCoreClockUpdate+0x10c>)
   8332a:	4b22      	ldr	r3, [pc, #136]	; (833b4 <SystemCoreClockUpdate+0x104>)
   8332c:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8332e:	4b1f      	ldr	r3, [pc, #124]	; (833ac <SystemCoreClockUpdate+0xfc>)
   83330:	6a1b      	ldr	r3, [r3, #32]
   83332:	f003 0370 	and.w	r3, r3, #112	; 0x70
   83336:	2b10      	cmp	r3, #16
   83338:	d002      	beq.n	83340 <SystemCoreClockUpdate+0x90>
   8333a:	2b20      	cmp	r3, #32
   8333c:	d004      	beq.n	83348 <SystemCoreClockUpdate+0x98>
   8333e:	e006      	b.n	8334e <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   83340:	4a1f      	ldr	r2, [pc, #124]	; (833c0 <SystemCoreClockUpdate+0x110>)
   83342:	4b1c      	ldr	r3, [pc, #112]	; (833b4 <SystemCoreClockUpdate+0x104>)
   83344:	601a      	str	r2, [r3, #0]
				break;
   83346:	e002      	b.n	8334e <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   83348:	4a1b      	ldr	r2, [pc, #108]	; (833b8 <SystemCoreClockUpdate+0x108>)
   8334a:	4b1a      	ldr	r3, [pc, #104]	; (833b4 <SystemCoreClockUpdate+0x104>)
   8334c:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   8334e:	4b17      	ldr	r3, [pc, #92]	; (833ac <SystemCoreClockUpdate+0xfc>)
   83350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   83352:	f003 0303 	and.w	r3, r3, #3
   83356:	2b02      	cmp	r3, #2
   83358:	d10d      	bne.n	83376 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   8335a:	4a14      	ldr	r2, [pc, #80]	; (833ac <SystemCoreClockUpdate+0xfc>)
   8335c:	6a93      	ldr	r3, [r2, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   8335e:	6a92      	ldr	r2, [r2, #40]	; 0x28
   83360:	4814      	ldr	r0, [pc, #80]	; (833b4 <SystemCoreClockUpdate+0x104>)
   83362:	f3c3 410a 	ubfx	r1, r3, #16, #11
   83366:	6803      	ldr	r3, [r0, #0]
   83368:	fb01 3303 	mla	r3, r1, r3, r3
   8336c:	b2d2      	uxtb	r2, r2
   8336e:	fbb3 f3f2 	udiv	r3, r3, r2
   83372:	6003      	str	r3, [r0, #0]
   83374:	e002      	b.n	8337c <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   83376:	4a13      	ldr	r2, [pc, #76]	; (833c4 <SystemCoreClockUpdate+0x114>)
   83378:	4b0e      	ldr	r3, [pc, #56]	; (833b4 <SystemCoreClockUpdate+0x104>)
   8337a:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   8337c:	4b0b      	ldr	r3, [pc, #44]	; (833ac <SystemCoreClockUpdate+0xfc>)
   8337e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   83380:	f003 0370 	and.w	r3, r3, #112	; 0x70
   83384:	2b70      	cmp	r3, #112	; 0x70
   83386:	d107      	bne.n	83398 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   83388:	4a0a      	ldr	r2, [pc, #40]	; (833b4 <SystemCoreClockUpdate+0x104>)
   8338a:	6813      	ldr	r3, [r2, #0]
   8338c:	490e      	ldr	r1, [pc, #56]	; (833c8 <SystemCoreClockUpdate+0x118>)
   8338e:	fba1 1303 	umull	r1, r3, r1, r3
   83392:	085b      	lsrs	r3, r3, #1
   83394:	6013      	str	r3, [r2, #0]
   83396:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   83398:	4b04      	ldr	r3, [pc, #16]	; (833ac <SystemCoreClockUpdate+0xfc>)
   8339a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8339c:	4905      	ldr	r1, [pc, #20]	; (833b4 <SystemCoreClockUpdate+0x104>)
   8339e:	f3c3 1202 	ubfx	r2, r3, #4, #3
   833a2:	680b      	ldr	r3, [r1, #0]
   833a4:	40d3      	lsrs	r3, r2
   833a6:	600b      	str	r3, [r1, #0]
   833a8:	4770      	bx	lr
   833aa:	bf00      	nop
   833ac:	400e0600 	.word	0x400e0600
   833b0:	400e1a10 	.word	0x400e1a10
   833b4:	20070144 	.word	0x20070144
   833b8:	00b71b00 	.word	0x00b71b00
   833bc:	003d0900 	.word	0x003d0900
   833c0:	007a1200 	.word	0x007a1200
   833c4:	0e4e1c00 	.word	0x0e4e1c00
   833c8:	aaaaaaab 	.word	0xaaaaaaab

000833cc <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   833cc:	4b09      	ldr	r3, [pc, #36]	; (833f4 <_sbrk+0x28>)
   833ce:	681b      	ldr	r3, [r3, #0]
   833d0:	b913      	cbnz	r3, 833d8 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   833d2:	4a09      	ldr	r2, [pc, #36]	; (833f8 <_sbrk+0x2c>)
   833d4:	4b07      	ldr	r3, [pc, #28]	; (833f4 <_sbrk+0x28>)
   833d6:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   833d8:	4b06      	ldr	r3, [pc, #24]	; (833f4 <_sbrk+0x28>)
   833da:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   833dc:	181a      	adds	r2, r3, r0
   833de:	4907      	ldr	r1, [pc, #28]	; (833fc <_sbrk+0x30>)
   833e0:	4291      	cmp	r1, r2
   833e2:	db04      	blt.n	833ee <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   833e4:	4610      	mov	r0, r2
   833e6:	4a03      	ldr	r2, [pc, #12]	; (833f4 <_sbrk+0x28>)
   833e8:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   833ea:	4618      	mov	r0, r3
   833ec:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   833ee:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   833f2:	4770      	bx	lr
   833f4:	2007ac50 	.word	0x2007ac50
   833f8:	2007e480 	.word	0x2007e480
   833fc:	20087ffc 	.word	0x20087ffc

00083400 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   83400:	f04f 30ff 	mov.w	r0, #4294967295
   83404:	4770      	bx	lr
   83406:	bf00      	nop

00083408 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   83408:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   8340c:	604b      	str	r3, [r1, #4]

	return 0;
}
   8340e:	2000      	movs	r0, #0
   83410:	4770      	bx	lr
   83412:	bf00      	nop

00083414 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   83414:	2001      	movs	r0, #1
   83416:	4770      	bx	lr

00083418 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   83418:	2000      	movs	r0, #0
   8341a:	4770      	bx	lr

0008341c <vPeriodicTask>:
	}
}
/*-----------------------------------------------------------*/

static void vPeriodicTask( void *pvParameters )
{
   8341c:	b508      	push	{r3, lr}
	/* As per most tasks, this task is implemented within an infinite loop. */
	for( ;; )
	{
		/* This task is just used to 'simulate' an interrupt.  This is done by
		periodically generating a software interrupt. */
		vTaskDelay( 500 / portTICK_RATE_MS );
   8341e:	4e07      	ldr	r6, [pc, #28]	; (8343c <vPeriodicTask+0x20>)

		/* Generate the interrupt, printing a message both before hand and
		afterwards so the sequence of execution is evident from the output. */
        printf( "Periodic task - About to generate an interrupt.\n" );
   83420:	4d07      	ldr	r5, [pc, #28]	; (83440 <vPeriodicTask+0x24>)
   83422:	4c08      	ldr	r4, [pc, #32]	; (83444 <vPeriodicTask+0x28>)
	/* As per most tasks, this task is implemented within an infinite loop. */
	for( ;; )
	{
		/* This task is just used to 'simulate' an interrupt.  This is done by
		periodically generating a software interrupt. */
		vTaskDelay( 500 / portTICK_RATE_MS );
   83424:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
   83428:	47b0      	blx	r6

		/* Generate the interrupt, printing a message both before hand and
		afterwards so the sequence of execution is evident from the output. */
        printf( "Periodic task - About to generate an interrupt.\n" );
   8342a:	4628      	mov	r0, r5
   8342c:	47a0      	blx	r4

    \param [in]      IRQn  Interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending */
   8342e:	2210      	movs	r2, #16
   83430:	4b05      	ldr	r3, [pc, #20]	; (83448 <vPeriodicTask+0x2c>)
   83432:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
        mainTRIGGER_INTERRUPT();
		printf( "Periodic task - Interrupt generated.\n\n" );
   83436:	4805      	ldr	r0, [pc, #20]	; (8344c <vPeriodicTask+0x30>)
   83438:	47a0      	blx	r4
   8343a:	e7f3      	b.n	83424 <vPeriodicTask+0x8>
   8343c:	00082389 	.word	0x00082389
   83440:	000879dc 	.word	0x000879dc
   83444:	00083791 	.word	0x00083791
   83448:	e000e100 	.word	0xe000e100
   8344c:	00087a10 	.word	0x00087a10

00083450 <vHandlerTask>:
	for( ;; );
}
/*-----------------------------------------------------------*/

static void vHandlerTask( void *pvParameters )
{
   83450:	b508      	push	{r3, lr}
		/* Use the semaphore to wait for the event.  The semaphore was created
		before the scheduler was started so before this task ran for the first
		time.  The task blocks indefinitely meaning this function call will only
		return once the semaphore has been successfully obtained - so there is no
		need to check the returned value. */
		xSemaphoreTake( xCountingSemaphore, portMAX_DELAY );
   83452:	4e06      	ldr	r6, [pc, #24]	; (8346c <vHandlerTask+0x1c>)
   83454:	4d06      	ldr	r5, [pc, #24]	; (83470 <vHandlerTask+0x20>)

		/* To get here the event must have occurred.  Process the event (in this
		case we just print out a message). */
		printf( "Handler task - Processing event.\n" );
   83456:	4c07      	ldr	r4, [pc, #28]	; (83474 <vHandlerTask+0x24>)
		/* Use the semaphore to wait for the event.  The semaphore was created
		before the scheduler was started so before this task ran for the first
		time.  The task blocks indefinitely meaning this function call will only
		return once the semaphore has been successfully obtained - so there is no
		need to check the returned value. */
		xSemaphoreTake( xCountingSemaphore, portMAX_DELAY );
   83458:	2300      	movs	r3, #0
   8345a:	f04f 32ff 	mov.w	r2, #4294967295
   8345e:	4619      	mov	r1, r3
   83460:	6830      	ldr	r0, [r6, #0]
   83462:	47a8      	blx	r5

		/* To get here the event must have occurred.  Process the event (in this
		case we just print out a message). */
		printf( "Handler task - Processing event.\n" );
   83464:	4620      	mov	r0, r4
   83466:	4b04      	ldr	r3, [pc, #16]	; (83478 <vHandlerTask+0x28>)
   83468:	4798      	blx	r3
   8346a:	e7f5      	b.n	83458 <vHandlerTask+0x8>
   8346c:	2007c478 	.word	0x2007c478
   83470:	00081ac9 	.word	0x00081ac9
   83474:	00087a38 	.word	0x00087a38
   83478:	00083791 	.word	0x00083791

0008347c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   8347c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8347e:	b083      	sub	sp, #12
   83480:	4604      	mov	r4, r0
   83482:	460d      	mov	r5, r1
	uint32_t val = 0;
   83484:	2300      	movs	r3, #0
   83486:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   83488:	4b1f      	ldr	r3, [pc, #124]	; (83508 <usart_serial_getchar+0x8c>)
   8348a:	4298      	cmp	r0, r3
   8348c:	d107      	bne.n	8349e <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   8348e:	461f      	mov	r7, r3
   83490:	4e1e      	ldr	r6, [pc, #120]	; (8350c <usart_serial_getchar+0x90>)
   83492:	4629      	mov	r1, r5
   83494:	4638      	mov	r0, r7
   83496:	47b0      	blx	r6
   83498:	2800      	cmp	r0, #0
   8349a:	d1fa      	bne.n	83492 <usart_serial_getchar+0x16>
   8349c:	e019      	b.n	834d2 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   8349e:	4b1c      	ldr	r3, [pc, #112]	; (83510 <usart_serial_getchar+0x94>)
   834a0:	4298      	cmp	r0, r3
   834a2:	d109      	bne.n	834b8 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   834a4:	461f      	mov	r7, r3
   834a6:	4e1b      	ldr	r6, [pc, #108]	; (83514 <usart_serial_getchar+0x98>)
   834a8:	a901      	add	r1, sp, #4
   834aa:	4638      	mov	r0, r7
   834ac:	47b0      	blx	r6
   834ae:	2800      	cmp	r0, #0
   834b0:	d1fa      	bne.n	834a8 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   834b2:	9b01      	ldr	r3, [sp, #4]
   834b4:	702b      	strb	r3, [r5, #0]
   834b6:	e019      	b.n	834ec <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   834b8:	4b17      	ldr	r3, [pc, #92]	; (83518 <usart_serial_getchar+0x9c>)
   834ba:	4298      	cmp	r0, r3
   834bc:	d109      	bne.n	834d2 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   834be:	461e      	mov	r6, r3
   834c0:	4c14      	ldr	r4, [pc, #80]	; (83514 <usart_serial_getchar+0x98>)
   834c2:	a901      	add	r1, sp, #4
   834c4:	4630      	mov	r0, r6
   834c6:	47a0      	blx	r4
   834c8:	2800      	cmp	r0, #0
   834ca:	d1fa      	bne.n	834c2 <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   834cc:	9b01      	ldr	r3, [sp, #4]
   834ce:	702b      	strb	r3, [r5, #0]
   834d0:	e018      	b.n	83504 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   834d2:	4b12      	ldr	r3, [pc, #72]	; (8351c <usart_serial_getchar+0xa0>)
   834d4:	429c      	cmp	r4, r3
   834d6:	d109      	bne.n	834ec <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   834d8:	461e      	mov	r6, r3
   834da:	4c0e      	ldr	r4, [pc, #56]	; (83514 <usart_serial_getchar+0x98>)
   834dc:	a901      	add	r1, sp, #4
   834de:	4630      	mov	r0, r6
   834e0:	47a0      	blx	r4
   834e2:	2800      	cmp	r0, #0
   834e4:	d1fa      	bne.n	834dc <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   834e6:	9b01      	ldr	r3, [sp, #4]
   834e8:	702b      	strb	r3, [r5, #0]
   834ea:	e00b      	b.n	83504 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   834ec:	4b0c      	ldr	r3, [pc, #48]	; (83520 <usart_serial_getchar+0xa4>)
   834ee:	429c      	cmp	r4, r3
   834f0:	d108      	bne.n	83504 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   834f2:	461e      	mov	r6, r3
   834f4:	4c07      	ldr	r4, [pc, #28]	; (83514 <usart_serial_getchar+0x98>)
   834f6:	a901      	add	r1, sp, #4
   834f8:	4630      	mov	r0, r6
   834fa:	47a0      	blx	r4
   834fc:	2800      	cmp	r0, #0
   834fe:	d1fa      	bne.n	834f6 <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   83500:	9b01      	ldr	r3, [sp, #4]
   83502:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   83504:	b003      	add	sp, #12
   83506:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83508:	400e0800 	.word	0x400e0800
   8350c:	00082d11 	.word	0x00082d11
   83510:	40098000 	.word	0x40098000
   83514:	000801a1 	.word	0x000801a1
   83518:	4009c000 	.word	0x4009c000
   8351c:	400a0000 	.word	0x400a0000
   83520:	400a4000 	.word	0x400a4000

00083524 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   83524:	b570      	push	{r4, r5, r6, lr}
   83526:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   83528:	4b1e      	ldr	r3, [pc, #120]	; (835a4 <usart_serial_putchar+0x80>)
   8352a:	4298      	cmp	r0, r3
   8352c:	d108      	bne.n	83540 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
   8352e:	461e      	mov	r6, r3
   83530:	4d1d      	ldr	r5, [pc, #116]	; (835a8 <usart_serial_putchar+0x84>)
   83532:	4621      	mov	r1, r4
   83534:	4630      	mov	r0, r6
   83536:	47a8      	blx	r5
   83538:	2800      	cmp	r0, #0
   8353a:	d1fa      	bne.n	83532 <usart_serial_putchar+0xe>
		return 1;
   8353c:	2001      	movs	r0, #1
   8353e:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   83540:	4b1a      	ldr	r3, [pc, #104]	; (835ac <usart_serial_putchar+0x88>)
   83542:	4298      	cmp	r0, r3
   83544:	d108      	bne.n	83558 <usart_serial_putchar+0x34>
		while (usart_write(p_usart, c)!=0);
   83546:	461e      	mov	r6, r3
   83548:	4d19      	ldr	r5, [pc, #100]	; (835b0 <usart_serial_putchar+0x8c>)
   8354a:	4621      	mov	r1, r4
   8354c:	4630      	mov	r0, r6
   8354e:	47a8      	blx	r5
   83550:	2800      	cmp	r0, #0
   83552:	d1fa      	bne.n	8354a <usart_serial_putchar+0x26>
		return 1;
   83554:	2001      	movs	r0, #1
   83556:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   83558:	4b16      	ldr	r3, [pc, #88]	; (835b4 <usart_serial_putchar+0x90>)
   8355a:	4298      	cmp	r0, r3
   8355c:	d108      	bne.n	83570 <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
   8355e:	461e      	mov	r6, r3
   83560:	4d13      	ldr	r5, [pc, #76]	; (835b0 <usart_serial_putchar+0x8c>)
   83562:	4621      	mov	r1, r4
   83564:	4630      	mov	r0, r6
   83566:	47a8      	blx	r5
   83568:	2800      	cmp	r0, #0
   8356a:	d1fa      	bne.n	83562 <usart_serial_putchar+0x3e>
		return 1;
   8356c:	2001      	movs	r0, #1
   8356e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   83570:	4b11      	ldr	r3, [pc, #68]	; (835b8 <usart_serial_putchar+0x94>)
   83572:	4298      	cmp	r0, r3
   83574:	d108      	bne.n	83588 <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
   83576:	461e      	mov	r6, r3
   83578:	4d0d      	ldr	r5, [pc, #52]	; (835b0 <usart_serial_putchar+0x8c>)
   8357a:	4621      	mov	r1, r4
   8357c:	4630      	mov	r0, r6
   8357e:	47a8      	blx	r5
   83580:	2800      	cmp	r0, #0
   83582:	d1fa      	bne.n	8357a <usart_serial_putchar+0x56>
		return 1;
   83584:	2001      	movs	r0, #1
   83586:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   83588:	4b0c      	ldr	r3, [pc, #48]	; (835bc <usart_serial_putchar+0x98>)
   8358a:	4298      	cmp	r0, r3
   8358c:	d108      	bne.n	835a0 <usart_serial_putchar+0x7c>
		while (usart_write(p_usart, c)!=0);
   8358e:	461e      	mov	r6, r3
   83590:	4d07      	ldr	r5, [pc, #28]	; (835b0 <usart_serial_putchar+0x8c>)
   83592:	4621      	mov	r1, r4
   83594:	4630      	mov	r0, r6
   83596:	47a8      	blx	r5
   83598:	2800      	cmp	r0, #0
   8359a:	d1fa      	bne.n	83592 <usart_serial_putchar+0x6e>
		return 1;
   8359c:	2001      	movs	r0, #1
   8359e:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   835a0:	2000      	movs	r0, #0
}
   835a2:	bd70      	pop	{r4, r5, r6, pc}
   835a4:	400e0800 	.word	0x400e0800
   835a8:	00082d01 	.word	0x00082d01
   835ac:	40098000 	.word	0x40098000
   835b0:	0008018d 	.word	0x0008018d
   835b4:	4009c000 	.word	0x4009c000
   835b8:	400a0000 	.word	0x400a0000
   835bc:	400a4000 	.word	0x400a4000

000835c0 <main>:
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONSOLE_UART, &uart_serial_options);
}

int main( void )
{
   835c0:	b500      	push	{lr}
   835c2:	b089      	sub	sp, #36	; 0x24
	/* This function initializes the MCU clock  */
	sysclk_init();
   835c4:	4b28      	ldr	r3, [pc, #160]	; (83668 <main+0xa8>)
   835c6:	4798      	blx	r3
	/* Board initialization */
	board_init();
   835c8:	4b28      	ldr	r3, [pc, #160]	; (8366c <main+0xac>)
   835ca:	4798      	blx	r3
   835cc:	2008      	movs	r0, #8
   835ce:	4d28      	ldr	r5, [pc, #160]	; (83670 <main+0xb0>)
   835d0:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   835d2:	4c28      	ldr	r4, [pc, #160]	; (83674 <main+0xb4>)
   835d4:	4b28      	ldr	r3, [pc, #160]	; (83678 <main+0xb8>)
   835d6:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   835d8:	4a28      	ldr	r2, [pc, #160]	; (8367c <main+0xbc>)
   835da:	4b29      	ldr	r3, [pc, #164]	; (83680 <main+0xc0>)
   835dc:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   835de:	4a29      	ldr	r2, [pc, #164]	; (83684 <main+0xc4>)
   835e0:	4b29      	ldr	r3, [pc, #164]	; (83688 <main+0xc8>)
   835e2:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   835e4:	4b29      	ldr	r3, [pc, #164]	; (8368c <main+0xcc>)
   835e6:	9305      	str	r3, [sp, #20]
	uart_settings.ul_baudrate = opt->baudrate;
   835e8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   835ec:	9306      	str	r3, [sp, #24]
	uart_settings.ul_mode = opt->paritytype;
   835ee:	f44f 6300 	mov.w	r3, #2048	; 0x800
   835f2:	9307      	str	r3, [sp, #28]
   835f4:	2008      	movs	r0, #8
   835f6:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   835f8:	a905      	add	r1, sp, #20
   835fa:	4620      	mov	r0, r4
   835fc:	4b24      	ldr	r3, [pc, #144]	; (83690 <main+0xd0>)
   835fe:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   83600:	4d24      	ldr	r5, [pc, #144]	; (83694 <main+0xd4>)
   83602:	682b      	ldr	r3, [r5, #0]
   83604:	2100      	movs	r1, #0
   83606:	6898      	ldr	r0, [r3, #8]
   83608:	4c23      	ldr	r4, [pc, #140]	; (83698 <main+0xd8>)
   8360a:	47a0      	blx	r4
	setbuf(stdin, NULL);
   8360c:	682b      	ldr	r3, [r5, #0]
   8360e:	2100      	movs	r1, #0
   83610:	6858      	ldr	r0, [r3, #4]
   83612:	47a0      	blx	r4
	/* Initialize the serial I/O(console ) */
	configure_console();
	
#if (configUSE_TRACE_FACILITY == 1)
	/*Allocates, if necessary, and initializes the recorder data structure */
	vTraceInitTraceData();
   83614:	4b21      	ldr	r3, [pc, #132]	; (8369c <main+0xdc>)
   83616:	4798      	blx	r3

	/*Starts the recorder*/
	uiTraceStart();
   83618:	4b21      	ldr	r3, [pc, #132]	; (836a0 <main+0xe0>)
   8361a:	4798      	blx	r3
#endif

    /* Before a semaphore is used it must be explicitly created.  In this example
	a counting semaphore is created.  The semaphore is created to have a maximum
	count value of 10, and an initial count value of 0. */
    xCountingSemaphore = xSemaphoreCreateCounting( 10, 0 );
   8361c:	2100      	movs	r1, #0
   8361e:	200a      	movs	r0, #10
   83620:	4b20      	ldr	r3, [pc, #128]	; (836a4 <main+0xe4>)
   83622:	4798      	blx	r3
   83624:	4b20      	ldr	r3, [pc, #128]	; (836a8 <main+0xe8>)
   83626:	6018      	str	r0, [r3, #0]

	/* Check the semaphore was created successfully. */
	if( xCountingSemaphore != NULL )
   83628:	b1e8      	cbz	r0, 83666 <main+0xa6>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   8362a:	4b20      	ldr	r3, [pc, #128]	; (836ac <main+0xec>)
   8362c:	2250      	movs	r2, #80	; 0x50
   8362e:	f883 2304 	strb.w	r2, [r3, #772]	; 0x304

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   83632:	2210      	movs	r2, #16
   83634:	601a      	str	r2, [r3, #0]

		/* Create the 'handler' task.  This is the task that will be synchronized
		with the interrupt.  The handler task is created with a high priority to
		ensure it runs immediately after the interrupt exits.  In this case a
		priority of 3 is chosen. */
		xTaskCreate( vHandlerTask, "Handler", 240, NULL, 3, NULL );
   83636:	2400      	movs	r4, #0
   83638:	9403      	str	r4, [sp, #12]
   8363a:	9402      	str	r4, [sp, #8]
   8363c:	9401      	str	r4, [sp, #4]
   8363e:	2303      	movs	r3, #3
   83640:	9300      	str	r3, [sp, #0]
   83642:	4623      	mov	r3, r4
   83644:	22f0      	movs	r2, #240	; 0xf0
   83646:	491a      	ldr	r1, [pc, #104]	; (836b0 <main+0xf0>)
   83648:	481a      	ldr	r0, [pc, #104]	; (836b4 <main+0xf4>)
   8364a:	4d1b      	ldr	r5, [pc, #108]	; (836b8 <main+0xf8>)
   8364c:	47a8      	blx	r5

		/* Create the task that will periodically generate a software interrupt.
		This is created with a priority below the handler task to ensure it will
		get preempted each time the handler task exist the Blocked state. */
		xTaskCreate( vPeriodicTask, "Periodic", 240, NULL, 1, NULL );
   8364e:	9403      	str	r4, [sp, #12]
   83650:	9402      	str	r4, [sp, #8]
   83652:	9401      	str	r4, [sp, #4]
   83654:	2301      	movs	r3, #1
   83656:	9300      	str	r3, [sp, #0]
   83658:	4623      	mov	r3, r4
   8365a:	22f0      	movs	r2, #240	; 0xf0
   8365c:	4917      	ldr	r1, [pc, #92]	; (836bc <main+0xfc>)
   8365e:	4818      	ldr	r0, [pc, #96]	; (836c0 <main+0x100>)
   83660:	47a8      	blx	r5

		/* Start the scheduler so the created tasks start executing. */
		vTaskStartScheduler();
   83662:	4b18      	ldr	r3, [pc, #96]	; (836c4 <main+0x104>)
   83664:	4798      	blx	r3
   83666:	e7fe      	b.n	83666 <main+0xa6>
   83668:	00082d25 	.word	0x00082d25
   8366c:	00082d89 	.word	0x00082d89
   83670:	000831ad 	.word	0x000831ad
   83674:	400e0800 	.word	0x400e0800
   83678:	2007c474 	.word	0x2007c474
   8367c:	00083525 	.word	0x00083525
   83680:	2007c470 	.word	0x2007c470
   83684:	0008347d 	.word	0x0008347d
   83688:	2007ac88 	.word	0x2007ac88
   8368c:	0501bd00 	.word	0x0501bd00
   83690:	00082cc9 	.word	0x00082cc9
   83694:	20070570 	.word	0x20070570
   83698:	00083941 	.word	0x00083941
   8369c:	00081111 	.word	0x00081111
   836a0:	0008111d 	.word	0x0008111d
   836a4:	0008178d 	.word	0x0008178d
   836a8:	2007c478 	.word	0x2007c478
   836ac:	e000e100 	.word	0xe000e100
   836b0:	00087a5c 	.word	0x00087a5c
   836b4:	00083451 	.word	0x00083451
   836b8:	00081e15 	.word	0x00081e15
   836bc:	00087a64 	.word	0x00087a64
   836c0:	0008341d 	.word	0x0008341d
   836c4:	00082081 	.word	0x00082081

000836c8 <WDT_Handler>:
	NVIC_EnableIRQ( mainSW_INTERRUPT_ID );
}
/*-----------------------------------------------------------*/

void WDT_Handler( void )
{
   836c8:	b5f0      	push	{r4, r5, r6, r7, lr}
   836ca:	b083      	sub	sp, #12
portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
   836cc:	2400      	movs	r4, #0
   836ce:	ad02      	add	r5, sp, #8
   836d0:	f845 4d04 	str.w	r4, [r5, #-4]!
	task, the following 'gives' are to demonstrate that the semaphore latches
	the events to allow the handler task to process them in turn without any
	events getting lost.  This simulates multiple interrupts being taken by the
	processor, even though in this case the events are simulated within a single
	interrupt occurrence.*/
	printf("==>WDT_Handler\n");
   836d4:	4813      	ldr	r0, [pc, #76]	; (83724 <WDT_Handler+0x5c>)
   836d6:	4b14      	ldr	r3, [pc, #80]	; (83728 <WDT_Handler+0x60>)
   836d8:	4798      	blx	r3
	xSemaphoreGiveFromISR( xCountingSemaphore, &xHigherPriorityTaskWoken );
   836da:	4f14      	ldr	r7, [pc, #80]	; (8372c <WDT_Handler+0x64>)
   836dc:	4623      	mov	r3, r4
   836de:	462a      	mov	r2, r5
   836e0:	4621      	mov	r1, r4
   836e2:	6838      	ldr	r0, [r7, #0]
   836e4:	4e12      	ldr	r6, [pc, #72]	; (83730 <WDT_Handler+0x68>)
   836e6:	47b0      	blx	r6
	xSemaphoreGiveFromISR( xCountingSemaphore, &xHigherPriorityTaskWoken );
   836e8:	4623      	mov	r3, r4
   836ea:	462a      	mov	r2, r5
   836ec:	4621      	mov	r1, r4
   836ee:	6838      	ldr	r0, [r7, #0]
   836f0:	47b0      	blx	r6
	xSemaphoreGiveFromISR( xCountingSemaphore, &xHigherPriorityTaskWoken );
   836f2:	4623      	mov	r3, r4
   836f4:	462a      	mov	r2, r5
   836f6:	4621      	mov	r1, r4
   836f8:	6838      	ldr	r0, [r7, #0]
   836fa:	47b0      	blx	r6
	xSemaphoreGiveFromISR( xCountingSemaphore, &xHigherPriorityTaskWoken );
   836fc:	4623      	mov	r3, r4
   836fe:	462a      	mov	r2, r5
   83700:	4621      	mov	r1, r4
   83702:	6838      	ldr	r0, [r7, #0]
   83704:	47b0      	blx	r6
	xSemaphoreGiveFromISR( xCountingSemaphore, &xHigherPriorityTaskWoken );
   83706:	4623      	mov	r3, r4
   83708:	462a      	mov	r2, r5
   8370a:	4621      	mov	r1, r4
   8370c:	6838      	ldr	r0, [r7, #0]
   8370e:	47b0      	blx	r6

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
   83710:	2210      	movs	r2, #16
   83712:	4b08      	ldr	r3, [pc, #32]	; (83734 <WDT_Handler+0x6c>)
   83714:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

    NOTE: The syntax for forcing a context switch within an ISR varies between
    FreeRTOS ports.  The portEND_SWITCHING_ISR() macro is provided as part of
    the Cortex M3 port layer for this purpose.  taskYIELD() must never be called
    from an ISR! */
    portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
   83718:	9b01      	ldr	r3, [sp, #4]
   8371a:	b10b      	cbz	r3, 83720 <WDT_Handler+0x58>
   8371c:	4b06      	ldr	r3, [pc, #24]	; (83738 <WDT_Handler+0x70>)
   8371e:	4798      	blx	r3
}
   83720:	b003      	add	sp, #12
   83722:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83724:	00087a70 	.word	0x00087a70
   83728:	00083791 	.word	0x00083791
   8372c:	2007c478 	.word	0x2007c478
   83730:	000819b9 	.word	0x000819b9
   83734:	e000e100 	.word	0xe000e100
   83738:	000812b1 	.word	0x000812b1

0008373c <vApplicationMallocFailedHook>:
/*-----------------------------------------------------------*/

void vApplicationMallocFailedHook( void )
{
   8373c:	e7fe      	b.n	8373c <vApplicationMallocFailedHook>
   8373e:	bf00      	nop

00083740 <__libc_init_array>:
   83740:	b570      	push	{r4, r5, r6, lr}
   83742:	4e0f      	ldr	r6, [pc, #60]	; (83780 <__libc_init_array+0x40>)
   83744:	4d0f      	ldr	r5, [pc, #60]	; (83784 <__libc_init_array+0x44>)
   83746:	1b76      	subs	r6, r6, r5
   83748:	10b6      	asrs	r6, r6, #2
   8374a:	bf18      	it	ne
   8374c:	2400      	movne	r4, #0
   8374e:	d005      	beq.n	8375c <__libc_init_array+0x1c>
   83750:	3401      	adds	r4, #1
   83752:	f855 3b04 	ldr.w	r3, [r5], #4
   83756:	4798      	blx	r3
   83758:	42a6      	cmp	r6, r4
   8375a:	d1f9      	bne.n	83750 <__libc_init_array+0x10>
   8375c:	4e0a      	ldr	r6, [pc, #40]	; (83788 <__libc_init_array+0x48>)
   8375e:	4d0b      	ldr	r5, [pc, #44]	; (8378c <__libc_init_array+0x4c>)
   83760:	f004 f9ba 	bl	87ad8 <_init>
   83764:	1b76      	subs	r6, r6, r5
   83766:	10b6      	asrs	r6, r6, #2
   83768:	bf18      	it	ne
   8376a:	2400      	movne	r4, #0
   8376c:	d006      	beq.n	8377c <__libc_init_array+0x3c>
   8376e:	3401      	adds	r4, #1
   83770:	f855 3b04 	ldr.w	r3, [r5], #4
   83774:	4798      	blx	r3
   83776:	42a6      	cmp	r6, r4
   83778:	d1f9      	bne.n	8376e <__libc_init_array+0x2e>
   8377a:	bd70      	pop	{r4, r5, r6, pc}
   8377c:	bd70      	pop	{r4, r5, r6, pc}
   8377e:	bf00      	nop
   83780:	00087ae4 	.word	0x00087ae4
   83784:	00087ae4 	.word	0x00087ae4
   83788:	00087aec 	.word	0x00087aec
   8378c:	00087ae4 	.word	0x00087ae4

00083790 <iprintf>:
   83790:	b40f      	push	{r0, r1, r2, r3}
   83792:	b510      	push	{r4, lr}
   83794:	4b07      	ldr	r3, [pc, #28]	; (837b4 <iprintf+0x24>)
   83796:	b082      	sub	sp, #8
   83798:	ac04      	add	r4, sp, #16
   8379a:	f854 2b04 	ldr.w	r2, [r4], #4
   8379e:	6818      	ldr	r0, [r3, #0]
   837a0:	4623      	mov	r3, r4
   837a2:	6881      	ldr	r1, [r0, #8]
   837a4:	9401      	str	r4, [sp, #4]
   837a6:	f000 fa19 	bl	83bdc <_vfiprintf_r>
   837aa:	b002      	add	sp, #8
   837ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   837b0:	b004      	add	sp, #16
   837b2:	4770      	bx	lr
   837b4:	20070570 	.word	0x20070570

000837b8 <memcpy>:
   837b8:	4684      	mov	ip, r0
   837ba:	ea41 0300 	orr.w	r3, r1, r0
   837be:	f013 0303 	ands.w	r3, r3, #3
   837c2:	d149      	bne.n	83858 <memcpy+0xa0>
   837c4:	3a40      	subs	r2, #64	; 0x40
   837c6:	d323      	bcc.n	83810 <memcpy+0x58>
   837c8:	680b      	ldr	r3, [r1, #0]
   837ca:	6003      	str	r3, [r0, #0]
   837cc:	684b      	ldr	r3, [r1, #4]
   837ce:	6043      	str	r3, [r0, #4]
   837d0:	688b      	ldr	r3, [r1, #8]
   837d2:	6083      	str	r3, [r0, #8]
   837d4:	68cb      	ldr	r3, [r1, #12]
   837d6:	60c3      	str	r3, [r0, #12]
   837d8:	690b      	ldr	r3, [r1, #16]
   837da:	6103      	str	r3, [r0, #16]
   837dc:	694b      	ldr	r3, [r1, #20]
   837de:	6143      	str	r3, [r0, #20]
   837e0:	698b      	ldr	r3, [r1, #24]
   837e2:	6183      	str	r3, [r0, #24]
   837e4:	69cb      	ldr	r3, [r1, #28]
   837e6:	61c3      	str	r3, [r0, #28]
   837e8:	6a0b      	ldr	r3, [r1, #32]
   837ea:	6203      	str	r3, [r0, #32]
   837ec:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   837ee:	6243      	str	r3, [r0, #36]	; 0x24
   837f0:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   837f2:	6283      	str	r3, [r0, #40]	; 0x28
   837f4:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   837f6:	62c3      	str	r3, [r0, #44]	; 0x2c
   837f8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   837fa:	6303      	str	r3, [r0, #48]	; 0x30
   837fc:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   837fe:	6343      	str	r3, [r0, #52]	; 0x34
   83800:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   83802:	6383      	str	r3, [r0, #56]	; 0x38
   83804:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   83806:	63c3      	str	r3, [r0, #60]	; 0x3c
   83808:	3040      	adds	r0, #64	; 0x40
   8380a:	3140      	adds	r1, #64	; 0x40
   8380c:	3a40      	subs	r2, #64	; 0x40
   8380e:	d2db      	bcs.n	837c8 <memcpy+0x10>
   83810:	3230      	adds	r2, #48	; 0x30
   83812:	d30b      	bcc.n	8382c <memcpy+0x74>
   83814:	680b      	ldr	r3, [r1, #0]
   83816:	6003      	str	r3, [r0, #0]
   83818:	684b      	ldr	r3, [r1, #4]
   8381a:	6043      	str	r3, [r0, #4]
   8381c:	688b      	ldr	r3, [r1, #8]
   8381e:	6083      	str	r3, [r0, #8]
   83820:	68cb      	ldr	r3, [r1, #12]
   83822:	60c3      	str	r3, [r0, #12]
   83824:	3010      	adds	r0, #16
   83826:	3110      	adds	r1, #16
   83828:	3a10      	subs	r2, #16
   8382a:	d2f3      	bcs.n	83814 <memcpy+0x5c>
   8382c:	320c      	adds	r2, #12
   8382e:	d305      	bcc.n	8383c <memcpy+0x84>
   83830:	f851 3b04 	ldr.w	r3, [r1], #4
   83834:	f840 3b04 	str.w	r3, [r0], #4
   83838:	3a04      	subs	r2, #4
   8383a:	d2f9      	bcs.n	83830 <memcpy+0x78>
   8383c:	3204      	adds	r2, #4
   8383e:	d008      	beq.n	83852 <memcpy+0x9a>
   83840:	07d2      	lsls	r2, r2, #31
   83842:	bf1c      	itt	ne
   83844:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83848:	f800 3b01 	strbne.w	r3, [r0], #1
   8384c:	d301      	bcc.n	83852 <memcpy+0x9a>
   8384e:	880b      	ldrh	r3, [r1, #0]
   83850:	8003      	strh	r3, [r0, #0]
   83852:	4660      	mov	r0, ip
   83854:	4770      	bx	lr
   83856:	bf00      	nop
   83858:	2a08      	cmp	r2, #8
   8385a:	d313      	bcc.n	83884 <memcpy+0xcc>
   8385c:	078b      	lsls	r3, r1, #30
   8385e:	d0b1      	beq.n	837c4 <memcpy+0xc>
   83860:	f010 0303 	ands.w	r3, r0, #3
   83864:	d0ae      	beq.n	837c4 <memcpy+0xc>
   83866:	f1c3 0304 	rsb	r3, r3, #4
   8386a:	1ad2      	subs	r2, r2, r3
   8386c:	07db      	lsls	r3, r3, #31
   8386e:	bf1c      	itt	ne
   83870:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83874:	f800 3b01 	strbne.w	r3, [r0], #1
   83878:	d3a4      	bcc.n	837c4 <memcpy+0xc>
   8387a:	f831 3b02 	ldrh.w	r3, [r1], #2
   8387e:	f820 3b02 	strh.w	r3, [r0], #2
   83882:	e79f      	b.n	837c4 <memcpy+0xc>
   83884:	3a04      	subs	r2, #4
   83886:	d3d9      	bcc.n	8383c <memcpy+0x84>
   83888:	3a01      	subs	r2, #1
   8388a:	f811 3b01 	ldrb.w	r3, [r1], #1
   8388e:	f800 3b01 	strb.w	r3, [r0], #1
   83892:	d2f9      	bcs.n	83888 <memcpy+0xd0>
   83894:	780b      	ldrb	r3, [r1, #0]
   83896:	7003      	strb	r3, [r0, #0]
   83898:	784b      	ldrb	r3, [r1, #1]
   8389a:	7043      	strb	r3, [r0, #1]
   8389c:	788b      	ldrb	r3, [r1, #2]
   8389e:	7083      	strb	r3, [r0, #2]
   838a0:	4660      	mov	r0, ip
   838a2:	4770      	bx	lr

000838a4 <memset>:
   838a4:	b470      	push	{r4, r5, r6}
   838a6:	0784      	lsls	r4, r0, #30
   838a8:	d046      	beq.n	83938 <memset+0x94>
   838aa:	1e54      	subs	r4, r2, #1
   838ac:	2a00      	cmp	r2, #0
   838ae:	d041      	beq.n	83934 <memset+0x90>
   838b0:	b2cd      	uxtb	r5, r1
   838b2:	4603      	mov	r3, r0
   838b4:	e002      	b.n	838bc <memset+0x18>
   838b6:	1e62      	subs	r2, r4, #1
   838b8:	b3e4      	cbz	r4, 83934 <memset+0x90>
   838ba:	4614      	mov	r4, r2
   838bc:	f803 5b01 	strb.w	r5, [r3], #1
   838c0:	079a      	lsls	r2, r3, #30
   838c2:	d1f8      	bne.n	838b6 <memset+0x12>
   838c4:	2c03      	cmp	r4, #3
   838c6:	d92e      	bls.n	83926 <memset+0x82>
   838c8:	b2cd      	uxtb	r5, r1
   838ca:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   838ce:	2c0f      	cmp	r4, #15
   838d0:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   838d4:	d919      	bls.n	8390a <memset+0x66>
   838d6:	4626      	mov	r6, r4
   838d8:	f103 0210 	add.w	r2, r3, #16
   838dc:	3e10      	subs	r6, #16
   838de:	2e0f      	cmp	r6, #15
   838e0:	f842 5c10 	str.w	r5, [r2, #-16]
   838e4:	f842 5c0c 	str.w	r5, [r2, #-12]
   838e8:	f842 5c08 	str.w	r5, [r2, #-8]
   838ec:	f842 5c04 	str.w	r5, [r2, #-4]
   838f0:	f102 0210 	add.w	r2, r2, #16
   838f4:	d8f2      	bhi.n	838dc <memset+0x38>
   838f6:	f1a4 0210 	sub.w	r2, r4, #16
   838fa:	f022 020f 	bic.w	r2, r2, #15
   838fe:	f004 040f 	and.w	r4, r4, #15
   83902:	3210      	adds	r2, #16
   83904:	2c03      	cmp	r4, #3
   83906:	4413      	add	r3, r2
   83908:	d90d      	bls.n	83926 <memset+0x82>
   8390a:	461e      	mov	r6, r3
   8390c:	4622      	mov	r2, r4
   8390e:	3a04      	subs	r2, #4
   83910:	2a03      	cmp	r2, #3
   83912:	f846 5b04 	str.w	r5, [r6], #4
   83916:	d8fa      	bhi.n	8390e <memset+0x6a>
   83918:	1f22      	subs	r2, r4, #4
   8391a:	f022 0203 	bic.w	r2, r2, #3
   8391e:	3204      	adds	r2, #4
   83920:	4413      	add	r3, r2
   83922:	f004 0403 	and.w	r4, r4, #3
   83926:	b12c      	cbz	r4, 83934 <memset+0x90>
   83928:	b2c9      	uxtb	r1, r1
   8392a:	441c      	add	r4, r3
   8392c:	f803 1b01 	strb.w	r1, [r3], #1
   83930:	42a3      	cmp	r3, r4
   83932:	d1fb      	bne.n	8392c <memset+0x88>
   83934:	bc70      	pop	{r4, r5, r6}
   83936:	4770      	bx	lr
   83938:	4614      	mov	r4, r2
   8393a:	4603      	mov	r3, r0
   8393c:	e7c2      	b.n	838c4 <memset+0x20>
   8393e:	bf00      	nop

00083940 <setbuf>:
   83940:	2900      	cmp	r1, #0
   83942:	bf0c      	ite	eq
   83944:	2202      	moveq	r2, #2
   83946:	2200      	movne	r2, #0
   83948:	f44f 6380 	mov.w	r3, #1024	; 0x400
   8394c:	f000 b800 	b.w	83950 <setvbuf>

00083950 <setvbuf>:
   83950:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   83954:	4d51      	ldr	r5, [pc, #324]	; (83a9c <setvbuf+0x14c>)
   83956:	b083      	sub	sp, #12
   83958:	682d      	ldr	r5, [r5, #0]
   8395a:	4604      	mov	r4, r0
   8395c:	460f      	mov	r7, r1
   8395e:	4690      	mov	r8, r2
   83960:	461e      	mov	r6, r3
   83962:	b115      	cbz	r5, 8396a <setvbuf+0x1a>
   83964:	6bab      	ldr	r3, [r5, #56]	; 0x38
   83966:	2b00      	cmp	r3, #0
   83968:	d079      	beq.n	83a5e <setvbuf+0x10e>
   8396a:	f1b8 0f02 	cmp.w	r8, #2
   8396e:	d004      	beq.n	8397a <setvbuf+0x2a>
   83970:	f1b8 0f01 	cmp.w	r8, #1
   83974:	d87f      	bhi.n	83a76 <setvbuf+0x126>
   83976:	2e00      	cmp	r6, #0
   83978:	db7d      	blt.n	83a76 <setvbuf+0x126>
   8397a:	4621      	mov	r1, r4
   8397c:	4628      	mov	r0, r5
   8397e:	f001 f96f 	bl	84c60 <_fflush_r>
   83982:	6b21      	ldr	r1, [r4, #48]	; 0x30
   83984:	b141      	cbz	r1, 83998 <setvbuf+0x48>
   83986:	f104 0340 	add.w	r3, r4, #64	; 0x40
   8398a:	4299      	cmp	r1, r3
   8398c:	d002      	beq.n	83994 <setvbuf+0x44>
   8398e:	4628      	mov	r0, r5
   83990:	f001 fac2 	bl	84f18 <_free_r>
   83994:	2300      	movs	r3, #0
   83996:	6323      	str	r3, [r4, #48]	; 0x30
   83998:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8399c:	2200      	movs	r2, #0
   8399e:	61a2      	str	r2, [r4, #24]
   839a0:	6062      	str	r2, [r4, #4]
   839a2:	061a      	lsls	r2, r3, #24
   839a4:	d454      	bmi.n	83a50 <setvbuf+0x100>
   839a6:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
   839aa:	f023 0303 	bic.w	r3, r3, #3
   839ae:	f1b8 0f02 	cmp.w	r8, #2
   839b2:	81a3      	strh	r3, [r4, #12]
   839b4:	d039      	beq.n	83a2a <setvbuf+0xda>
   839b6:	ab01      	add	r3, sp, #4
   839b8:	466a      	mov	r2, sp
   839ba:	4621      	mov	r1, r4
   839bc:	4628      	mov	r0, r5
   839be:	f001 fd49 	bl	85454 <__swhatbuf_r>
   839c2:	89a3      	ldrh	r3, [r4, #12]
   839c4:	4318      	orrs	r0, r3
   839c6:	81a0      	strh	r0, [r4, #12]
   839c8:	b326      	cbz	r6, 83a14 <setvbuf+0xc4>
   839ca:	b327      	cbz	r7, 83a16 <setvbuf+0xc6>
   839cc:	6bab      	ldr	r3, [r5, #56]	; 0x38
   839ce:	2b00      	cmp	r3, #0
   839d0:	d04d      	beq.n	83a6e <setvbuf+0x11e>
   839d2:	9b00      	ldr	r3, [sp, #0]
   839d4:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
   839d8:	429e      	cmp	r6, r3
   839da:	bf1c      	itt	ne
   839dc:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
   839e0:	81a0      	strhne	r0, [r4, #12]
   839e2:	f1b8 0f01 	cmp.w	r8, #1
   839e6:	bf08      	it	eq
   839e8:	f040 0001 	orreq.w	r0, r0, #1
   839ec:	b283      	uxth	r3, r0
   839ee:	bf08      	it	eq
   839f0:	81a0      	strheq	r0, [r4, #12]
   839f2:	f003 0008 	and.w	r0, r3, #8
   839f6:	b280      	uxth	r0, r0
   839f8:	6027      	str	r7, [r4, #0]
   839fa:	6127      	str	r7, [r4, #16]
   839fc:	6166      	str	r6, [r4, #20]
   839fe:	b318      	cbz	r0, 83a48 <setvbuf+0xf8>
   83a00:	f013 0001 	ands.w	r0, r3, #1
   83a04:	d02f      	beq.n	83a66 <setvbuf+0x116>
   83a06:	2000      	movs	r0, #0
   83a08:	4276      	negs	r6, r6
   83a0a:	61a6      	str	r6, [r4, #24]
   83a0c:	60a0      	str	r0, [r4, #8]
   83a0e:	b003      	add	sp, #12
   83a10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   83a14:	9e00      	ldr	r6, [sp, #0]
   83a16:	4630      	mov	r0, r6
   83a18:	f001 fd90 	bl	8553c <malloc>
   83a1c:	4607      	mov	r7, r0
   83a1e:	b368      	cbz	r0, 83a7c <setvbuf+0x12c>
   83a20:	89a3      	ldrh	r3, [r4, #12]
   83a22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   83a26:	81a3      	strh	r3, [r4, #12]
   83a28:	e7d0      	b.n	839cc <setvbuf+0x7c>
   83a2a:	2000      	movs	r0, #0
   83a2c:	f104 0243 	add.w	r2, r4, #67	; 0x43
   83a30:	f043 0302 	orr.w	r3, r3, #2
   83a34:	2500      	movs	r5, #0
   83a36:	2101      	movs	r1, #1
   83a38:	81a3      	strh	r3, [r4, #12]
   83a3a:	60a5      	str	r5, [r4, #8]
   83a3c:	6022      	str	r2, [r4, #0]
   83a3e:	6122      	str	r2, [r4, #16]
   83a40:	6161      	str	r1, [r4, #20]
   83a42:	b003      	add	sp, #12
   83a44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   83a48:	60a0      	str	r0, [r4, #8]
   83a4a:	b003      	add	sp, #12
   83a4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   83a50:	6921      	ldr	r1, [r4, #16]
   83a52:	4628      	mov	r0, r5
   83a54:	f001 fa60 	bl	84f18 <_free_r>
   83a58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83a5c:	e7a3      	b.n	839a6 <setvbuf+0x56>
   83a5e:	4628      	mov	r0, r5
   83a60:	f001 f992 	bl	84d88 <__sinit>
   83a64:	e781      	b.n	8396a <setvbuf+0x1a>
   83a66:	60a6      	str	r6, [r4, #8]
   83a68:	b003      	add	sp, #12
   83a6a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   83a6e:	4628      	mov	r0, r5
   83a70:	f001 f98a 	bl	84d88 <__sinit>
   83a74:	e7ad      	b.n	839d2 <setvbuf+0x82>
   83a76:	f04f 30ff 	mov.w	r0, #4294967295
   83a7a:	e7e2      	b.n	83a42 <setvbuf+0xf2>
   83a7c:	f8dd 9000 	ldr.w	r9, [sp]
   83a80:	45b1      	cmp	r9, r6
   83a82:	d006      	beq.n	83a92 <setvbuf+0x142>
   83a84:	4648      	mov	r0, r9
   83a86:	f001 fd59 	bl	8553c <malloc>
   83a8a:	4607      	mov	r7, r0
   83a8c:	b108      	cbz	r0, 83a92 <setvbuf+0x142>
   83a8e:	464e      	mov	r6, r9
   83a90:	e7c6      	b.n	83a20 <setvbuf+0xd0>
   83a92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83a96:	f04f 30ff 	mov.w	r0, #4294967295
   83a9a:	e7c7      	b.n	83a2c <setvbuf+0xdc>
   83a9c:	20070570 	.word	0x20070570

00083aa0 <strlen>:
   83aa0:	f020 0103 	bic.w	r1, r0, #3
   83aa4:	f010 0003 	ands.w	r0, r0, #3
   83aa8:	f1c0 0000 	rsb	r0, r0, #0
   83aac:	f851 3b04 	ldr.w	r3, [r1], #4
   83ab0:	f100 0c04 	add.w	ip, r0, #4
   83ab4:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   83ab8:	f06f 0200 	mvn.w	r2, #0
   83abc:	bf1c      	itt	ne
   83abe:	fa22 f20c 	lsrne.w	r2, r2, ip
   83ac2:	4313      	orrne	r3, r2
   83ac4:	f04f 0c01 	mov.w	ip, #1
   83ac8:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   83acc:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   83ad0:	eba3 020c 	sub.w	r2, r3, ip
   83ad4:	ea22 0203 	bic.w	r2, r2, r3
   83ad8:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   83adc:	bf04      	itt	eq
   83ade:	f851 3b04 	ldreq.w	r3, [r1], #4
   83ae2:	3004      	addeq	r0, #4
   83ae4:	d0f4      	beq.n	83ad0 <strlen+0x30>
   83ae6:	f1c2 0100 	rsb	r1, r2, #0
   83aea:	ea02 0201 	and.w	r2, r2, r1
   83aee:	fab2 f282 	clz	r2, r2
   83af2:	f1c2 021f 	rsb	r2, r2, #31
   83af6:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   83afa:	4770      	bx	lr

00083afc <strncpy>:
   83afc:	ea40 0301 	orr.w	r3, r0, r1
   83b00:	079b      	lsls	r3, r3, #30
   83b02:	b470      	push	{r4, r5, r6}
   83b04:	d12b      	bne.n	83b5e <strncpy+0x62>
   83b06:	2a03      	cmp	r2, #3
   83b08:	d929      	bls.n	83b5e <strncpy+0x62>
   83b0a:	460c      	mov	r4, r1
   83b0c:	4603      	mov	r3, r0
   83b0e:	4621      	mov	r1, r4
   83b10:	f854 6b04 	ldr.w	r6, [r4], #4
   83b14:	f1a6 3501 	sub.w	r5, r6, #16843009	; 0x1010101
   83b18:	ea25 0506 	bic.w	r5, r5, r6
   83b1c:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
   83b20:	d106      	bne.n	83b30 <strncpy+0x34>
   83b22:	3a04      	subs	r2, #4
   83b24:	2a03      	cmp	r2, #3
   83b26:	f843 6b04 	str.w	r6, [r3], #4
   83b2a:	4621      	mov	r1, r4
   83b2c:	d8ef      	bhi.n	83b0e <strncpy+0x12>
   83b2e:	b1a2      	cbz	r2, 83b5a <strncpy+0x5e>
   83b30:	780c      	ldrb	r4, [r1, #0]
   83b32:	3a01      	subs	r2, #1
   83b34:	701c      	strb	r4, [r3, #0]
   83b36:	3101      	adds	r1, #1
   83b38:	3301      	adds	r3, #1
   83b3a:	b13c      	cbz	r4, 83b4c <strncpy+0x50>
   83b3c:	b16a      	cbz	r2, 83b5a <strncpy+0x5e>
   83b3e:	f811 4b01 	ldrb.w	r4, [r1], #1
   83b42:	3a01      	subs	r2, #1
   83b44:	f803 4b01 	strb.w	r4, [r3], #1
   83b48:	2c00      	cmp	r4, #0
   83b4a:	d1f7      	bne.n	83b3c <strncpy+0x40>
   83b4c:	b12a      	cbz	r2, 83b5a <strncpy+0x5e>
   83b4e:	441a      	add	r2, r3
   83b50:	2100      	movs	r1, #0
   83b52:	f803 1b01 	strb.w	r1, [r3], #1
   83b56:	429a      	cmp	r2, r3
   83b58:	d1fb      	bne.n	83b52 <strncpy+0x56>
   83b5a:	bc70      	pop	{r4, r5, r6}
   83b5c:	4770      	bx	lr
   83b5e:	4603      	mov	r3, r0
   83b60:	e7e5      	b.n	83b2e <strncpy+0x32>
   83b62:	bf00      	nop

00083b64 <__sprint_r.part.0>:
   83b64:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   83b66:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   83b6a:	049c      	lsls	r4, r3, #18
   83b6c:	4692      	mov	sl, r2
   83b6e:	d52c      	bpl.n	83bca <__sprint_r.part.0+0x66>
   83b70:	6893      	ldr	r3, [r2, #8]
   83b72:	6812      	ldr	r2, [r2, #0]
   83b74:	b33b      	cbz	r3, 83bc6 <__sprint_r.part.0+0x62>
   83b76:	460f      	mov	r7, r1
   83b78:	4680      	mov	r8, r0
   83b7a:	f102 0908 	add.w	r9, r2, #8
   83b7e:	e919 0060 	ldmdb	r9, {r5, r6}
   83b82:	08b6      	lsrs	r6, r6, #2
   83b84:	d017      	beq.n	83bb6 <__sprint_r.part.0+0x52>
   83b86:	3d04      	subs	r5, #4
   83b88:	2400      	movs	r4, #0
   83b8a:	e001      	b.n	83b90 <__sprint_r.part.0+0x2c>
   83b8c:	42a6      	cmp	r6, r4
   83b8e:	d010      	beq.n	83bb2 <__sprint_r.part.0+0x4e>
   83b90:	463a      	mov	r2, r7
   83b92:	f855 1f04 	ldr.w	r1, [r5, #4]!
   83b96:	4640      	mov	r0, r8
   83b98:	f001 f95e 	bl	84e58 <_fputwc_r>
   83b9c:	1c43      	adds	r3, r0, #1
   83b9e:	f104 0401 	add.w	r4, r4, #1
   83ba2:	d1f3      	bne.n	83b8c <__sprint_r.part.0+0x28>
   83ba4:	2300      	movs	r3, #0
   83ba6:	f8ca 3008 	str.w	r3, [sl, #8]
   83baa:	f8ca 3004 	str.w	r3, [sl, #4]
   83bae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83bb2:	f8da 3008 	ldr.w	r3, [sl, #8]
   83bb6:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
   83bba:	f8ca 3008 	str.w	r3, [sl, #8]
   83bbe:	f109 0908 	add.w	r9, r9, #8
   83bc2:	2b00      	cmp	r3, #0
   83bc4:	d1db      	bne.n	83b7e <__sprint_r.part.0+0x1a>
   83bc6:	2000      	movs	r0, #0
   83bc8:	e7ec      	b.n	83ba4 <__sprint_r.part.0+0x40>
   83bca:	f001 fa8d 	bl	850e8 <__sfvwrite_r>
   83bce:	2300      	movs	r3, #0
   83bd0:	f8ca 3008 	str.w	r3, [sl, #8]
   83bd4:	f8ca 3004 	str.w	r3, [sl, #4]
   83bd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00083bdc <_vfiprintf_r>:
   83bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83be0:	b0ab      	sub	sp, #172	; 0xac
   83be2:	461c      	mov	r4, r3
   83be4:	9100      	str	r1, [sp, #0]
   83be6:	4690      	mov	r8, r2
   83be8:	9304      	str	r3, [sp, #16]
   83bea:	9005      	str	r0, [sp, #20]
   83bec:	b118      	cbz	r0, 83bf6 <_vfiprintf_r+0x1a>
   83bee:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83bf0:	2b00      	cmp	r3, #0
   83bf2:	f000 80de 	beq.w	83db2 <_vfiprintf_r+0x1d6>
   83bf6:	9800      	ldr	r0, [sp, #0]
   83bf8:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
   83bfc:	b28a      	uxth	r2, r1
   83bfe:	0495      	lsls	r5, r2, #18
   83c00:	d407      	bmi.n	83c12 <_vfiprintf_r+0x36>
   83c02:	6e43      	ldr	r3, [r0, #100]	; 0x64
   83c04:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
   83c08:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   83c0c:	8182      	strh	r2, [r0, #12]
   83c0e:	6643      	str	r3, [r0, #100]	; 0x64
   83c10:	b292      	uxth	r2, r2
   83c12:	0711      	lsls	r1, r2, #28
   83c14:	f140 80b1 	bpl.w	83d7a <_vfiprintf_r+0x19e>
   83c18:	9b00      	ldr	r3, [sp, #0]
   83c1a:	691b      	ldr	r3, [r3, #16]
   83c1c:	2b00      	cmp	r3, #0
   83c1e:	f000 80ac 	beq.w	83d7a <_vfiprintf_r+0x19e>
   83c22:	f002 021a 	and.w	r2, r2, #26
   83c26:	2a0a      	cmp	r2, #10
   83c28:	f000 80b5 	beq.w	83d96 <_vfiprintf_r+0x1ba>
   83c2c:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
   83c30:	46d3      	mov	fp, sl
   83c32:	2300      	movs	r3, #0
   83c34:	9302      	str	r3, [sp, #8]
   83c36:	930f      	str	r3, [sp, #60]	; 0x3c
   83c38:	930e      	str	r3, [sp, #56]	; 0x38
   83c3a:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
   83c3e:	f898 3000 	ldrb.w	r3, [r8]
   83c42:	4644      	mov	r4, r8
   83c44:	b1fb      	cbz	r3, 83c86 <_vfiprintf_r+0xaa>
   83c46:	2b25      	cmp	r3, #37	; 0x25
   83c48:	d102      	bne.n	83c50 <_vfiprintf_r+0x74>
   83c4a:	e01c      	b.n	83c86 <_vfiprintf_r+0xaa>
   83c4c:	2b25      	cmp	r3, #37	; 0x25
   83c4e:	d003      	beq.n	83c58 <_vfiprintf_r+0x7c>
   83c50:	f814 3f01 	ldrb.w	r3, [r4, #1]!
   83c54:	2b00      	cmp	r3, #0
   83c56:	d1f9      	bne.n	83c4c <_vfiprintf_r+0x70>
   83c58:	ebc8 0504 	rsb	r5, r8, r4
   83c5c:	b19d      	cbz	r5, 83c86 <_vfiprintf_r+0xaa>
   83c5e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   83c60:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   83c62:	3301      	adds	r3, #1
   83c64:	442a      	add	r2, r5
   83c66:	2b07      	cmp	r3, #7
   83c68:	f8cb 8000 	str.w	r8, [fp]
   83c6c:	f8cb 5004 	str.w	r5, [fp, #4]
   83c70:	920f      	str	r2, [sp, #60]	; 0x3c
   83c72:	930e      	str	r3, [sp, #56]	; 0x38
   83c74:	dd7b      	ble.n	83d6e <_vfiprintf_r+0x192>
   83c76:	2a00      	cmp	r2, #0
   83c78:	f040 851f 	bne.w	846ba <_vfiprintf_r+0xade>
   83c7c:	46d3      	mov	fp, sl
   83c7e:	9b02      	ldr	r3, [sp, #8]
   83c80:	920e      	str	r2, [sp, #56]	; 0x38
   83c82:	442b      	add	r3, r5
   83c84:	9302      	str	r3, [sp, #8]
   83c86:	7823      	ldrb	r3, [r4, #0]
   83c88:	2b00      	cmp	r3, #0
   83c8a:	f000 843b 	beq.w	84504 <_vfiprintf_r+0x928>
   83c8e:	f04f 0300 	mov.w	r3, #0
   83c92:	2100      	movs	r1, #0
   83c94:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   83c98:	f104 0801 	add.w	r8, r4, #1
   83c9c:	7863      	ldrb	r3, [r4, #1]
   83c9e:	4608      	mov	r0, r1
   83ca0:	460e      	mov	r6, r1
   83ca2:	460c      	mov	r4, r1
   83ca4:	f04f 32ff 	mov.w	r2, #4294967295
   83ca8:	9201      	str	r2, [sp, #4]
   83caa:	f108 0801 	add.w	r8, r8, #1
   83cae:	f1a3 0220 	sub.w	r2, r3, #32
   83cb2:	2a58      	cmp	r2, #88	; 0x58
   83cb4:	f200 838b 	bhi.w	843ce <_vfiprintf_r+0x7f2>
   83cb8:	e8df f012 	tbh	[pc, r2, lsl #1]
   83cbc:	0389033d 	.word	0x0389033d
   83cc0:	03450389 	.word	0x03450389
   83cc4:	03890389 	.word	0x03890389
   83cc8:	03890389 	.word	0x03890389
   83ccc:	03890389 	.word	0x03890389
   83cd0:	026b007e 	.word	0x026b007e
   83cd4:	00860389 	.word	0x00860389
   83cd8:	03890270 	.word	0x03890270
   83cdc:	025d01cc 	.word	0x025d01cc
   83ce0:	025d025d 	.word	0x025d025d
   83ce4:	025d025d 	.word	0x025d025d
   83ce8:	025d025d 	.word	0x025d025d
   83cec:	025d025d 	.word	0x025d025d
   83cf0:	03890389 	.word	0x03890389
   83cf4:	03890389 	.word	0x03890389
   83cf8:	03890389 	.word	0x03890389
   83cfc:	03890389 	.word	0x03890389
   83d00:	03890389 	.word	0x03890389
   83d04:	038901d1 	.word	0x038901d1
   83d08:	03890389 	.word	0x03890389
   83d0c:	03890389 	.word	0x03890389
   83d10:	03890389 	.word	0x03890389
   83d14:	03890389 	.word	0x03890389
   83d18:	021a0389 	.word	0x021a0389
   83d1c:	03890389 	.word	0x03890389
   83d20:	03890389 	.word	0x03890389
   83d24:	02e50389 	.word	0x02e50389
   83d28:	03890389 	.word	0x03890389
   83d2c:	03890308 	.word	0x03890308
   83d30:	03890389 	.word	0x03890389
   83d34:	03890389 	.word	0x03890389
   83d38:	03890389 	.word	0x03890389
   83d3c:	03890389 	.word	0x03890389
   83d40:	032b0389 	.word	0x032b0389
   83d44:	03890382 	.word	0x03890382
   83d48:	03890389 	.word	0x03890389
   83d4c:	0382035e 	.word	0x0382035e
   83d50:	03890389 	.word	0x03890389
   83d54:	03890363 	.word	0x03890363
   83d58:	028d0370 	.word	0x028d0370
   83d5c:	02e0008b 	.word	0x02e0008b
   83d60:	02930389 	.word	0x02930389
   83d64:	02b20389 	.word	0x02b20389
   83d68:	03890389 	.word	0x03890389
   83d6c:	034a      	.short	0x034a
   83d6e:	f10b 0b08 	add.w	fp, fp, #8
   83d72:	9b02      	ldr	r3, [sp, #8]
   83d74:	442b      	add	r3, r5
   83d76:	9302      	str	r3, [sp, #8]
   83d78:	e785      	b.n	83c86 <_vfiprintf_r+0xaa>
   83d7a:	9900      	ldr	r1, [sp, #0]
   83d7c:	9805      	ldr	r0, [sp, #20]
   83d7e:	f000 fe57 	bl	84a30 <__swsetup_r>
   83d82:	2800      	cmp	r0, #0
   83d84:	f040 8545 	bne.w	84812 <_vfiprintf_r+0xc36>
   83d88:	9b00      	ldr	r3, [sp, #0]
   83d8a:	899a      	ldrh	r2, [r3, #12]
   83d8c:	f002 021a 	and.w	r2, r2, #26
   83d90:	2a0a      	cmp	r2, #10
   83d92:	f47f af4b 	bne.w	83c2c <_vfiprintf_r+0x50>
   83d96:	9900      	ldr	r1, [sp, #0]
   83d98:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
   83d9c:	2b00      	cmp	r3, #0
   83d9e:	f6ff af45 	blt.w	83c2c <_vfiprintf_r+0x50>
   83da2:	4623      	mov	r3, r4
   83da4:	4642      	mov	r2, r8
   83da6:	9805      	ldr	r0, [sp, #20]
   83da8:	f000 fe0c 	bl	849c4 <__sbprintf>
   83dac:	b02b      	add	sp, #172	; 0xac
   83dae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83db2:	f000 ffe9 	bl	84d88 <__sinit>
   83db6:	e71e      	b.n	83bf6 <_vfiprintf_r+0x1a>
   83db8:	9a04      	ldr	r2, [sp, #16]
   83dba:	4613      	mov	r3, r2
   83dbc:	6814      	ldr	r4, [r2, #0]
   83dbe:	3304      	adds	r3, #4
   83dc0:	2c00      	cmp	r4, #0
   83dc2:	9304      	str	r3, [sp, #16]
   83dc4:	da02      	bge.n	83dcc <_vfiprintf_r+0x1f0>
   83dc6:	4264      	negs	r4, r4
   83dc8:	f046 0604 	orr.w	r6, r6, #4
   83dcc:	f898 3000 	ldrb.w	r3, [r8]
   83dd0:	e76b      	b.n	83caa <_vfiprintf_r+0xce>
   83dd2:	f04f 0300 	mov.w	r3, #0
   83dd6:	9804      	ldr	r0, [sp, #16]
   83dd8:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   83ddc:	4603      	mov	r3, r0
   83dde:	2130      	movs	r1, #48	; 0x30
   83de0:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
   83de4:	9901      	ldr	r1, [sp, #4]
   83de6:	2278      	movs	r2, #120	; 0x78
   83de8:	2900      	cmp	r1, #0
   83dea:	9406      	str	r4, [sp, #24]
   83dec:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
   83df0:	6804      	ldr	r4, [r0, #0]
   83df2:	f103 0304 	add.w	r3, r3, #4
   83df6:	f04f 0500 	mov.w	r5, #0
   83dfa:	f046 0202 	orr.w	r2, r6, #2
   83dfe:	f2c0 850c 	blt.w	8481a <_vfiprintf_r+0xc3e>
   83e02:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   83e06:	ea54 0205 	orrs.w	r2, r4, r5
   83e0a:	f046 0602 	orr.w	r6, r6, #2
   83e0e:	9304      	str	r3, [sp, #16]
   83e10:	f040 84b5 	bne.w	8477e <_vfiprintf_r+0xba2>
   83e14:	48b3      	ldr	r0, [pc, #716]	; (840e4 <_vfiprintf_r+0x508>)
   83e16:	9b01      	ldr	r3, [sp, #4]
   83e18:	2b00      	cmp	r3, #0
   83e1a:	f040 8462 	bne.w	846e2 <_vfiprintf_r+0xb06>
   83e1e:	4699      	mov	r9, r3
   83e20:	4657      	mov	r7, sl
   83e22:	2300      	movs	r3, #0
   83e24:	9301      	str	r3, [sp, #4]
   83e26:	9303      	str	r3, [sp, #12]
   83e28:	9b01      	ldr	r3, [sp, #4]
   83e2a:	9a03      	ldr	r2, [sp, #12]
   83e2c:	4293      	cmp	r3, r2
   83e2e:	bfb8      	it	lt
   83e30:	4613      	movlt	r3, r2
   83e32:	461d      	mov	r5, r3
   83e34:	f1b9 0f00 	cmp.w	r9, #0
   83e38:	d000      	beq.n	83e3c <_vfiprintf_r+0x260>
   83e3a:	3501      	adds	r5, #1
   83e3c:	f016 0302 	ands.w	r3, r6, #2
   83e40:	9307      	str	r3, [sp, #28]
   83e42:	bf18      	it	ne
   83e44:	3502      	addne	r5, #2
   83e46:	f016 0384 	ands.w	r3, r6, #132	; 0x84
   83e4a:	9308      	str	r3, [sp, #32]
   83e4c:	f040 82e8 	bne.w	84420 <_vfiprintf_r+0x844>
   83e50:	9b06      	ldr	r3, [sp, #24]
   83e52:	1b5c      	subs	r4, r3, r5
   83e54:	2c00      	cmp	r4, #0
   83e56:	f340 82e3 	ble.w	84420 <_vfiprintf_r+0x844>
   83e5a:	2c10      	cmp	r4, #16
   83e5c:	f340 853c 	ble.w	848d8 <_vfiprintf_r+0xcfc>
   83e60:	f8df 9284 	ldr.w	r9, [pc, #644]	; 840e8 <_vfiprintf_r+0x50c>
   83e64:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
   83e68:	46dc      	mov	ip, fp
   83e6a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   83e6c:	46c3      	mov	fp, r8
   83e6e:	2310      	movs	r3, #16
   83e70:	46a8      	mov	r8, r5
   83e72:	4670      	mov	r0, lr
   83e74:	464d      	mov	r5, r9
   83e76:	f8dd 9014 	ldr.w	r9, [sp, #20]
   83e7a:	e007      	b.n	83e8c <_vfiprintf_r+0x2b0>
   83e7c:	f100 0e02 	add.w	lr, r0, #2
   83e80:	4608      	mov	r0, r1
   83e82:	f10c 0c08 	add.w	ip, ip, #8
   83e86:	3c10      	subs	r4, #16
   83e88:	2c10      	cmp	r4, #16
   83e8a:	dd13      	ble.n	83eb4 <_vfiprintf_r+0x2d8>
   83e8c:	1c41      	adds	r1, r0, #1
   83e8e:	3210      	adds	r2, #16
   83e90:	2907      	cmp	r1, #7
   83e92:	920f      	str	r2, [sp, #60]	; 0x3c
   83e94:	f8cc 5000 	str.w	r5, [ip]
   83e98:	f8cc 3004 	str.w	r3, [ip, #4]
   83e9c:	910e      	str	r1, [sp, #56]	; 0x38
   83e9e:	dded      	ble.n	83e7c <_vfiprintf_r+0x2a0>
   83ea0:	2a00      	cmp	r2, #0
   83ea2:	f040 82a5 	bne.w	843f0 <_vfiprintf_r+0x814>
   83ea6:	3c10      	subs	r4, #16
   83ea8:	2c10      	cmp	r4, #16
   83eaa:	4610      	mov	r0, r2
   83eac:	f04f 0e01 	mov.w	lr, #1
   83eb0:	46d4      	mov	ip, sl
   83eb2:	dceb      	bgt.n	83e8c <_vfiprintf_r+0x2b0>
   83eb4:	46a9      	mov	r9, r5
   83eb6:	4670      	mov	r0, lr
   83eb8:	4645      	mov	r5, r8
   83eba:	46d8      	mov	r8, fp
   83ebc:	46e3      	mov	fp, ip
   83ebe:	4422      	add	r2, r4
   83ec0:	2807      	cmp	r0, #7
   83ec2:	920f      	str	r2, [sp, #60]	; 0x3c
   83ec4:	f8cb 9000 	str.w	r9, [fp]
   83ec8:	f8cb 4004 	str.w	r4, [fp, #4]
   83ecc:	900e      	str	r0, [sp, #56]	; 0x38
   83ece:	f300 836d 	bgt.w	845ac <_vfiprintf_r+0x9d0>
   83ed2:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
   83ed6:	f10b 0b08 	add.w	fp, fp, #8
   83eda:	f100 0e01 	add.w	lr, r0, #1
   83ede:	2b00      	cmp	r3, #0
   83ee0:	f040 82a7 	bne.w	84432 <_vfiprintf_r+0x856>
   83ee4:	9b07      	ldr	r3, [sp, #28]
   83ee6:	2b00      	cmp	r3, #0
   83ee8:	f000 82ba 	beq.w	84460 <_vfiprintf_r+0x884>
   83eec:	3202      	adds	r2, #2
   83eee:	a90c      	add	r1, sp, #48	; 0x30
   83ef0:	2302      	movs	r3, #2
   83ef2:	f1be 0f07 	cmp.w	lr, #7
   83ef6:	920f      	str	r2, [sp, #60]	; 0x3c
   83ef8:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
   83efc:	e88b 000a 	stmia.w	fp, {r1, r3}
   83f00:	f340 8370 	ble.w	845e4 <_vfiprintf_r+0xa08>
   83f04:	2a00      	cmp	r2, #0
   83f06:	f040 8400 	bne.w	8470a <_vfiprintf_r+0xb2e>
   83f0a:	9b08      	ldr	r3, [sp, #32]
   83f0c:	f04f 0e01 	mov.w	lr, #1
   83f10:	2b80      	cmp	r3, #128	; 0x80
   83f12:	4610      	mov	r0, r2
   83f14:	46d3      	mov	fp, sl
   83f16:	f040 82a7 	bne.w	84468 <_vfiprintf_r+0x88c>
   83f1a:	9b06      	ldr	r3, [sp, #24]
   83f1c:	1b5c      	subs	r4, r3, r5
   83f1e:	2c00      	cmp	r4, #0
   83f20:	f340 82a2 	ble.w	84468 <_vfiprintf_r+0x88c>
   83f24:	2c10      	cmp	r4, #16
   83f26:	f340 84f8 	ble.w	8491a <_vfiprintf_r+0xd3e>
   83f2a:	f8df 91c0 	ldr.w	r9, [pc, #448]	; 840ec <_vfiprintf_r+0x510>
   83f2e:	46de      	mov	lr, fp
   83f30:	2310      	movs	r3, #16
   83f32:	46c3      	mov	fp, r8
   83f34:	46a8      	mov	r8, r5
   83f36:	464d      	mov	r5, r9
   83f38:	f8dd 9014 	ldr.w	r9, [sp, #20]
   83f3c:	e007      	b.n	83f4e <_vfiprintf_r+0x372>
   83f3e:	f100 0c02 	add.w	ip, r0, #2
   83f42:	4608      	mov	r0, r1
   83f44:	f10e 0e08 	add.w	lr, lr, #8
   83f48:	3c10      	subs	r4, #16
   83f4a:	2c10      	cmp	r4, #16
   83f4c:	dd13      	ble.n	83f76 <_vfiprintf_r+0x39a>
   83f4e:	1c41      	adds	r1, r0, #1
   83f50:	3210      	adds	r2, #16
   83f52:	2907      	cmp	r1, #7
   83f54:	920f      	str	r2, [sp, #60]	; 0x3c
   83f56:	f8ce 5000 	str.w	r5, [lr]
   83f5a:	f8ce 3004 	str.w	r3, [lr, #4]
   83f5e:	910e      	str	r1, [sp, #56]	; 0x38
   83f60:	dded      	ble.n	83f3e <_vfiprintf_r+0x362>
   83f62:	2a00      	cmp	r2, #0
   83f64:	f040 830c 	bne.w	84580 <_vfiprintf_r+0x9a4>
   83f68:	3c10      	subs	r4, #16
   83f6a:	2c10      	cmp	r4, #16
   83f6c:	f04f 0c01 	mov.w	ip, #1
   83f70:	4610      	mov	r0, r2
   83f72:	46d6      	mov	lr, sl
   83f74:	dceb      	bgt.n	83f4e <_vfiprintf_r+0x372>
   83f76:	46a9      	mov	r9, r5
   83f78:	4645      	mov	r5, r8
   83f7a:	46d8      	mov	r8, fp
   83f7c:	46f3      	mov	fp, lr
   83f7e:	4422      	add	r2, r4
   83f80:	f1bc 0f07 	cmp.w	ip, #7
   83f84:	920f      	str	r2, [sp, #60]	; 0x3c
   83f86:	f8cb 9000 	str.w	r9, [fp]
   83f8a:	f8cb 4004 	str.w	r4, [fp, #4]
   83f8e:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
   83f92:	f300 83c8 	bgt.w	84726 <_vfiprintf_r+0xb4a>
   83f96:	9b01      	ldr	r3, [sp, #4]
   83f98:	9903      	ldr	r1, [sp, #12]
   83f9a:	f10b 0b08 	add.w	fp, fp, #8
   83f9e:	1a5c      	subs	r4, r3, r1
   83fa0:	2c00      	cmp	r4, #0
   83fa2:	f10c 0e01 	add.w	lr, ip, #1
   83fa6:	4660      	mov	r0, ip
   83fa8:	f300 8264 	bgt.w	84474 <_vfiprintf_r+0x898>
   83fac:	9903      	ldr	r1, [sp, #12]
   83fae:	f1be 0f07 	cmp.w	lr, #7
   83fb2:	440a      	add	r2, r1
   83fb4:	920f      	str	r2, [sp, #60]	; 0x3c
   83fb6:	f8cb 7000 	str.w	r7, [fp]
   83fba:	f8cb 1004 	str.w	r1, [fp, #4]
   83fbe:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
   83fc2:	f340 82c5 	ble.w	84550 <_vfiprintf_r+0x974>
   83fc6:	2a00      	cmp	r2, #0
   83fc8:	f040 8332 	bne.w	84630 <_vfiprintf_r+0xa54>
   83fcc:	0770      	lsls	r0, r6, #29
   83fce:	920e      	str	r2, [sp, #56]	; 0x38
   83fd0:	d538      	bpl.n	84044 <_vfiprintf_r+0x468>
   83fd2:	9b06      	ldr	r3, [sp, #24]
   83fd4:	1b5c      	subs	r4, r3, r5
   83fd6:	2c00      	cmp	r4, #0
   83fd8:	dd34      	ble.n	84044 <_vfiprintf_r+0x468>
   83fda:	46d3      	mov	fp, sl
   83fdc:	2c10      	cmp	r4, #16
   83fde:	f340 8496 	ble.w	8490e <_vfiprintf_r+0xd32>
   83fe2:	f8df 9104 	ldr.w	r9, [pc, #260]	; 840e8 <_vfiprintf_r+0x50c>
   83fe6:	990e      	ldr	r1, [sp, #56]	; 0x38
   83fe8:	464f      	mov	r7, r9
   83fea:	2610      	movs	r6, #16
   83fec:	f8dd 9014 	ldr.w	r9, [sp, #20]
   83ff0:	e006      	b.n	84000 <_vfiprintf_r+0x424>
   83ff2:	1c88      	adds	r0, r1, #2
   83ff4:	4619      	mov	r1, r3
   83ff6:	f10b 0b08 	add.w	fp, fp, #8
   83ffa:	3c10      	subs	r4, #16
   83ffc:	2c10      	cmp	r4, #16
   83ffe:	dd13      	ble.n	84028 <_vfiprintf_r+0x44c>
   84000:	1c4b      	adds	r3, r1, #1
   84002:	3210      	adds	r2, #16
   84004:	2b07      	cmp	r3, #7
   84006:	920f      	str	r2, [sp, #60]	; 0x3c
   84008:	f8cb 7000 	str.w	r7, [fp]
   8400c:	f8cb 6004 	str.w	r6, [fp, #4]
   84010:	930e      	str	r3, [sp, #56]	; 0x38
   84012:	ddee      	ble.n	83ff2 <_vfiprintf_r+0x416>
   84014:	2a00      	cmp	r2, #0
   84016:	f040 8285 	bne.w	84524 <_vfiprintf_r+0x948>
   8401a:	3c10      	subs	r4, #16
   8401c:	2c10      	cmp	r4, #16
   8401e:	f04f 0001 	mov.w	r0, #1
   84022:	4611      	mov	r1, r2
   84024:	46d3      	mov	fp, sl
   84026:	dceb      	bgt.n	84000 <_vfiprintf_r+0x424>
   84028:	46b9      	mov	r9, r7
   8402a:	4422      	add	r2, r4
   8402c:	2807      	cmp	r0, #7
   8402e:	920f      	str	r2, [sp, #60]	; 0x3c
   84030:	f8cb 9000 	str.w	r9, [fp]
   84034:	f8cb 4004 	str.w	r4, [fp, #4]
   84038:	900e      	str	r0, [sp, #56]	; 0x38
   8403a:	f340 8292 	ble.w	84562 <_vfiprintf_r+0x986>
   8403e:	2a00      	cmp	r2, #0
   84040:	f040 840c 	bne.w	8485c <_vfiprintf_r+0xc80>
   84044:	9b02      	ldr	r3, [sp, #8]
   84046:	9a06      	ldr	r2, [sp, #24]
   84048:	42aa      	cmp	r2, r5
   8404a:	bfac      	ite	ge
   8404c:	189b      	addge	r3, r3, r2
   8404e:	195b      	addlt	r3, r3, r5
   84050:	9302      	str	r3, [sp, #8]
   84052:	e290      	b.n	84576 <_vfiprintf_r+0x99a>
   84054:	f046 0680 	orr.w	r6, r6, #128	; 0x80
   84058:	f898 3000 	ldrb.w	r3, [r8]
   8405c:	e625      	b.n	83caa <_vfiprintf_r+0xce>
   8405e:	9406      	str	r4, [sp, #24]
   84060:	2900      	cmp	r1, #0
   84062:	f040 8485 	bne.w	84970 <_vfiprintf_r+0xd94>
   84066:	f046 0610 	orr.w	r6, r6, #16
   8406a:	06b3      	lsls	r3, r6, #26
   8406c:	f140 8304 	bpl.w	84678 <_vfiprintf_r+0xa9c>
   84070:	9904      	ldr	r1, [sp, #16]
   84072:	3107      	adds	r1, #7
   84074:	f021 0107 	bic.w	r1, r1, #7
   84078:	e9d1 2300 	ldrd	r2, r3, [r1]
   8407c:	4614      	mov	r4, r2
   8407e:	461d      	mov	r5, r3
   84080:	3108      	adds	r1, #8
   84082:	9104      	str	r1, [sp, #16]
   84084:	2a00      	cmp	r2, #0
   84086:	f173 0300 	sbcs.w	r3, r3, #0
   8408a:	f2c0 837c 	blt.w	84786 <_vfiprintf_r+0xbaa>
   8408e:	9b01      	ldr	r3, [sp, #4]
   84090:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
   84094:	2b00      	cmp	r3, #0
   84096:	f2c0 830b 	blt.w	846b0 <_vfiprintf_r+0xad4>
   8409a:	ea54 0305 	orrs.w	r3, r4, r5
   8409e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   840a2:	f000 80de 	beq.w	84262 <_vfiprintf_r+0x686>
   840a6:	2d00      	cmp	r5, #0
   840a8:	bf08      	it	eq
   840aa:	2c0a      	cmpeq	r4, #10
   840ac:	f0c0 80de 	bcc.w	8426c <_vfiprintf_r+0x690>
   840b0:	4657      	mov	r7, sl
   840b2:	4620      	mov	r0, r4
   840b4:	4629      	mov	r1, r5
   840b6:	220a      	movs	r2, #10
   840b8:	2300      	movs	r3, #0
   840ba:	f002 f97d 	bl	863b8 <__aeabi_uldivmod>
   840be:	3230      	adds	r2, #48	; 0x30
   840c0:	f807 2d01 	strb.w	r2, [r7, #-1]!
   840c4:	4620      	mov	r0, r4
   840c6:	4629      	mov	r1, r5
   840c8:	2300      	movs	r3, #0
   840ca:	220a      	movs	r2, #10
   840cc:	f002 f974 	bl	863b8 <__aeabi_uldivmod>
   840d0:	4604      	mov	r4, r0
   840d2:	460d      	mov	r5, r1
   840d4:	ea54 0305 	orrs.w	r3, r4, r5
   840d8:	d1eb      	bne.n	840b2 <_vfiprintf_r+0x4d6>
   840da:	ebc7 030a 	rsb	r3, r7, sl
   840de:	9303      	str	r3, [sp, #12]
   840e0:	e6a2      	b.n	83e28 <_vfiprintf_r+0x24c>
   840e2:	bf00      	nop
   840e4:	00087aac 	.word	0x00087aac
   840e8:	00087ac8 	.word	0x00087ac8
   840ec:	00087a88 	.word	0x00087a88
   840f0:	9406      	str	r4, [sp, #24]
   840f2:	2900      	cmp	r1, #0
   840f4:	f040 8438 	bne.w	84968 <_vfiprintf_r+0xd8c>
   840f8:	f046 0610 	orr.w	r6, r6, #16
   840fc:	f016 0320 	ands.w	r3, r6, #32
   84100:	f000 82a1 	beq.w	84646 <_vfiprintf_r+0xa6a>
   84104:	f04f 0200 	mov.w	r2, #0
   84108:	9b04      	ldr	r3, [sp, #16]
   8410a:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
   8410e:	3307      	adds	r3, #7
   84110:	f023 0307 	bic.w	r3, r3, #7
   84114:	f103 0208 	add.w	r2, r3, #8
   84118:	e9d3 4500 	ldrd	r4, r5, [r3]
   8411c:	9b01      	ldr	r3, [sp, #4]
   8411e:	9204      	str	r2, [sp, #16]
   84120:	2b00      	cmp	r3, #0
   84122:	db0a      	blt.n	8413a <_vfiprintf_r+0x55e>
   84124:	ea54 0305 	orrs.w	r3, r4, r5
   84128:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   8412c:	d105      	bne.n	8413a <_vfiprintf_r+0x55e>
   8412e:	9b01      	ldr	r3, [sp, #4]
   84130:	2b00      	cmp	r3, #0
   84132:	f000 8427 	beq.w	84984 <_vfiprintf_r+0xda8>
   84136:	2400      	movs	r4, #0
   84138:	2500      	movs	r5, #0
   8413a:	f04f 0900 	mov.w	r9, #0
   8413e:	4657      	mov	r7, sl
   84140:	08e2      	lsrs	r2, r4, #3
   84142:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
   84146:	08e9      	lsrs	r1, r5, #3
   84148:	f004 0307 	and.w	r3, r4, #7
   8414c:	460d      	mov	r5, r1
   8414e:	4614      	mov	r4, r2
   84150:	3330      	adds	r3, #48	; 0x30
   84152:	ea54 0205 	orrs.w	r2, r4, r5
   84156:	f807 3d01 	strb.w	r3, [r7, #-1]!
   8415a:	d1f1      	bne.n	84140 <_vfiprintf_r+0x564>
   8415c:	07f4      	lsls	r4, r6, #31
   8415e:	d5bc      	bpl.n	840da <_vfiprintf_r+0x4fe>
   84160:	2b30      	cmp	r3, #48	; 0x30
   84162:	d0ba      	beq.n	840da <_vfiprintf_r+0x4fe>
   84164:	2230      	movs	r2, #48	; 0x30
   84166:	1e7b      	subs	r3, r7, #1
   84168:	f807 2c01 	strb.w	r2, [r7, #-1]
   8416c:	ebc3 020a 	rsb	r2, r3, sl
   84170:	9203      	str	r2, [sp, #12]
   84172:	461f      	mov	r7, r3
   84174:	e658      	b.n	83e28 <_vfiprintf_r+0x24c>
   84176:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   8417a:	2400      	movs	r4, #0
   8417c:	f818 3b01 	ldrb.w	r3, [r8], #1
   84180:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   84184:	eb02 0444 	add.w	r4, r2, r4, lsl #1
   84188:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   8418c:	2a09      	cmp	r2, #9
   8418e:	d9f5      	bls.n	8417c <_vfiprintf_r+0x5a0>
   84190:	e58d      	b.n	83cae <_vfiprintf_r+0xd2>
   84192:	f898 3000 	ldrb.w	r3, [r8]
   84196:	2101      	movs	r1, #1
   84198:	202b      	movs	r0, #43	; 0x2b
   8419a:	e586      	b.n	83caa <_vfiprintf_r+0xce>
   8419c:	f898 3000 	ldrb.w	r3, [r8]
   841a0:	f108 0501 	add.w	r5, r8, #1
   841a4:	2b2a      	cmp	r3, #42	; 0x2a
   841a6:	f000 83cc 	beq.w	84942 <_vfiprintf_r+0xd66>
   841aa:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   841ae:	2a09      	cmp	r2, #9
   841b0:	46a8      	mov	r8, r5
   841b2:	bf98      	it	ls
   841b4:	2500      	movls	r5, #0
   841b6:	f200 83b5 	bhi.w	84924 <_vfiprintf_r+0xd48>
   841ba:	f818 3b01 	ldrb.w	r3, [r8], #1
   841be:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   841c2:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   841c6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   841ca:	2a09      	cmp	r2, #9
   841cc:	d9f5      	bls.n	841ba <_vfiprintf_r+0x5de>
   841ce:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
   841d2:	9201      	str	r2, [sp, #4]
   841d4:	e56b      	b.n	83cae <_vfiprintf_r+0xd2>
   841d6:	9406      	str	r4, [sp, #24]
   841d8:	2900      	cmp	r1, #0
   841da:	d08f      	beq.n	840fc <_vfiprintf_r+0x520>
   841dc:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   841e0:	e78c      	b.n	840fc <_vfiprintf_r+0x520>
   841e2:	f04f 0300 	mov.w	r3, #0
   841e6:	9a04      	ldr	r2, [sp, #16]
   841e8:	9406      	str	r4, [sp, #24]
   841ea:	6817      	ldr	r7, [r2, #0]
   841ec:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   841f0:	1d14      	adds	r4, r2, #4
   841f2:	9b01      	ldr	r3, [sp, #4]
   841f4:	2f00      	cmp	r7, #0
   841f6:	f000 837f 	beq.w	848f8 <_vfiprintf_r+0xd1c>
   841fa:	2b00      	cmp	r3, #0
   841fc:	f2c0 8353 	blt.w	848a6 <_vfiprintf_r+0xcca>
   84200:	461a      	mov	r2, r3
   84202:	2100      	movs	r1, #0
   84204:	4638      	mov	r0, r7
   84206:	f001 fc4d 	bl	85aa4 <memchr>
   8420a:	2800      	cmp	r0, #0
   8420c:	f000 838e 	beq.w	8492c <_vfiprintf_r+0xd50>
   84210:	1bc3      	subs	r3, r0, r7
   84212:	9303      	str	r3, [sp, #12]
   84214:	2300      	movs	r3, #0
   84216:	9404      	str	r4, [sp, #16]
   84218:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
   8421c:	9301      	str	r3, [sp, #4]
   8421e:	e603      	b.n	83e28 <_vfiprintf_r+0x24c>
   84220:	9406      	str	r4, [sp, #24]
   84222:	2900      	cmp	r1, #0
   84224:	f040 839d 	bne.w	84962 <_vfiprintf_r+0xd86>
   84228:	f016 0920 	ands.w	r9, r6, #32
   8422c:	d134      	bne.n	84298 <_vfiprintf_r+0x6bc>
   8422e:	f016 0310 	ands.w	r3, r6, #16
   84232:	d103      	bne.n	8423c <_vfiprintf_r+0x660>
   84234:	f016 0940 	ands.w	r9, r6, #64	; 0x40
   84238:	f040 831f 	bne.w	8487a <_vfiprintf_r+0xc9e>
   8423c:	9a04      	ldr	r2, [sp, #16]
   8423e:	2500      	movs	r5, #0
   84240:	4613      	mov	r3, r2
   84242:	6814      	ldr	r4, [r2, #0]
   84244:	9a01      	ldr	r2, [sp, #4]
   84246:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
   8424a:	2a00      	cmp	r2, #0
   8424c:	f103 0304 	add.w	r3, r3, #4
   84250:	f2c0 8327 	blt.w	848a2 <_vfiprintf_r+0xcc6>
   84254:	ea54 0205 	orrs.w	r2, r4, r5
   84258:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   8425c:	9304      	str	r3, [sp, #16]
   8425e:	f47f af22 	bne.w	840a6 <_vfiprintf_r+0x4ca>
   84262:	9b01      	ldr	r3, [sp, #4]
   84264:	2b00      	cmp	r3, #0
   84266:	f43f addb 	beq.w	83e20 <_vfiprintf_r+0x244>
   8426a:	2400      	movs	r4, #0
   8426c:	af2a      	add	r7, sp, #168	; 0xa8
   8426e:	3430      	adds	r4, #48	; 0x30
   84270:	f807 4d41 	strb.w	r4, [r7, #-65]!
   84274:	ebc7 030a 	rsb	r3, r7, sl
   84278:	9303      	str	r3, [sp, #12]
   8427a:	e5d5      	b.n	83e28 <_vfiprintf_r+0x24c>
   8427c:	f046 0620 	orr.w	r6, r6, #32
   84280:	f898 3000 	ldrb.w	r3, [r8]
   84284:	e511      	b.n	83caa <_vfiprintf_r+0xce>
   84286:	9406      	str	r4, [sp, #24]
   84288:	2900      	cmp	r1, #0
   8428a:	f040 8375 	bne.w	84978 <_vfiprintf_r+0xd9c>
   8428e:	f046 0610 	orr.w	r6, r6, #16
   84292:	f016 0920 	ands.w	r9, r6, #32
   84296:	d0ca      	beq.n	8422e <_vfiprintf_r+0x652>
   84298:	f04f 0200 	mov.w	r2, #0
   8429c:	9b04      	ldr	r3, [sp, #16]
   8429e:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
   842a2:	3307      	adds	r3, #7
   842a4:	f023 0307 	bic.w	r3, r3, #7
   842a8:	f103 0208 	add.w	r2, r3, #8
   842ac:	e9d3 4500 	ldrd	r4, r5, [r3]
   842b0:	9b01      	ldr	r3, [sp, #4]
   842b2:	9204      	str	r2, [sp, #16]
   842b4:	2b00      	cmp	r3, #0
   842b6:	f2c0 81f9 	blt.w	846ac <_vfiprintf_r+0xad0>
   842ba:	ea54 0305 	orrs.w	r3, r4, r5
   842be:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   842c2:	f04f 0900 	mov.w	r9, #0
   842c6:	f47f aeee 	bne.w	840a6 <_vfiprintf_r+0x4ca>
   842ca:	e7ca      	b.n	84262 <_vfiprintf_r+0x686>
   842cc:	9406      	str	r4, [sp, #24]
   842ce:	2900      	cmp	r1, #0
   842d0:	f040 8355 	bne.w	8497e <_vfiprintf_r+0xda2>
   842d4:	06b2      	lsls	r2, r6, #26
   842d6:	48b2      	ldr	r0, [pc, #712]	; (845a0 <_vfiprintf_r+0x9c4>)
   842d8:	d541      	bpl.n	8435e <_vfiprintf_r+0x782>
   842da:	9a04      	ldr	r2, [sp, #16]
   842dc:	3207      	adds	r2, #7
   842de:	f022 0207 	bic.w	r2, r2, #7
   842e2:	f102 0108 	add.w	r1, r2, #8
   842e6:	9104      	str	r1, [sp, #16]
   842e8:	e9d2 4500 	ldrd	r4, r5, [r2]
   842ec:	f016 0901 	ands.w	r9, r6, #1
   842f0:	f000 817e 	beq.w	845f0 <_vfiprintf_r+0xa14>
   842f4:	ea54 0205 	orrs.w	r2, r4, r5
   842f8:	f040 822b 	bne.w	84752 <_vfiprintf_r+0xb76>
   842fc:	f04f 0300 	mov.w	r3, #0
   84300:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   84304:	9b01      	ldr	r3, [sp, #4]
   84306:	2b00      	cmp	r3, #0
   84308:	f2c0 82f3 	blt.w	848f2 <_vfiprintf_r+0xd16>
   8430c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   84310:	e581      	b.n	83e16 <_vfiprintf_r+0x23a>
   84312:	9a04      	ldr	r2, [sp, #16]
   84314:	f04f 0100 	mov.w	r1, #0
   84318:	6813      	ldr	r3, [r2, #0]
   8431a:	2501      	movs	r5, #1
   8431c:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
   84320:	4613      	mov	r3, r2
   84322:	3304      	adds	r3, #4
   84324:	9406      	str	r4, [sp, #24]
   84326:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   8432a:	9304      	str	r3, [sp, #16]
   8432c:	9503      	str	r5, [sp, #12]
   8432e:	af10      	add	r7, sp, #64	; 0x40
   84330:	2300      	movs	r3, #0
   84332:	9301      	str	r3, [sp, #4]
   84334:	e582      	b.n	83e3c <_vfiprintf_r+0x260>
   84336:	f898 3000 	ldrb.w	r3, [r8]
   8433a:	2800      	cmp	r0, #0
   8433c:	f47f acb5 	bne.w	83caa <_vfiprintf_r+0xce>
   84340:	2101      	movs	r1, #1
   84342:	2020      	movs	r0, #32
   84344:	e4b1      	b.n	83caa <_vfiprintf_r+0xce>
   84346:	f046 0601 	orr.w	r6, r6, #1
   8434a:	f898 3000 	ldrb.w	r3, [r8]
   8434e:	e4ac      	b.n	83caa <_vfiprintf_r+0xce>
   84350:	9406      	str	r4, [sp, #24]
   84352:	2900      	cmp	r1, #0
   84354:	f040 832a 	bne.w	849ac <_vfiprintf_r+0xdd0>
   84358:	06b2      	lsls	r2, r6, #26
   8435a:	4892      	ldr	r0, [pc, #584]	; (845a4 <_vfiprintf_r+0x9c8>)
   8435c:	d4bd      	bmi.n	842da <_vfiprintf_r+0x6fe>
   8435e:	9904      	ldr	r1, [sp, #16]
   84360:	06f7      	lsls	r7, r6, #27
   84362:	460a      	mov	r2, r1
   84364:	f100 819d 	bmi.w	846a2 <_vfiprintf_r+0xac6>
   84368:	0675      	lsls	r5, r6, #25
   8436a:	f140 819a 	bpl.w	846a2 <_vfiprintf_r+0xac6>
   8436e:	3204      	adds	r2, #4
   84370:	880c      	ldrh	r4, [r1, #0]
   84372:	9204      	str	r2, [sp, #16]
   84374:	2500      	movs	r5, #0
   84376:	e7b9      	b.n	842ec <_vfiprintf_r+0x710>
   84378:	f046 0640 	orr.w	r6, r6, #64	; 0x40
   8437c:	f898 3000 	ldrb.w	r3, [r8]
   84380:	e493      	b.n	83caa <_vfiprintf_r+0xce>
   84382:	f898 3000 	ldrb.w	r3, [r8]
   84386:	2b6c      	cmp	r3, #108	; 0x6c
   84388:	bf03      	ittte	eq
   8438a:	f898 3001 	ldrbeq.w	r3, [r8, #1]
   8438e:	f046 0620 	orreq.w	r6, r6, #32
   84392:	f108 0801 	addeq.w	r8, r8, #1
   84396:	f046 0610 	orrne.w	r6, r6, #16
   8439a:	e486      	b.n	83caa <_vfiprintf_r+0xce>
   8439c:	2900      	cmp	r1, #0
   8439e:	f040 8302 	bne.w	849a6 <_vfiprintf_r+0xdca>
   843a2:	06b4      	lsls	r4, r6, #26
   843a4:	f140 8220 	bpl.w	847e8 <_vfiprintf_r+0xc0c>
   843a8:	9a04      	ldr	r2, [sp, #16]
   843aa:	4613      	mov	r3, r2
   843ac:	3304      	adds	r3, #4
   843ae:	9304      	str	r3, [sp, #16]
   843b0:	9b02      	ldr	r3, [sp, #8]
   843b2:	6811      	ldr	r1, [r2, #0]
   843b4:	17dd      	asrs	r5, r3, #31
   843b6:	461a      	mov	r2, r3
   843b8:	462b      	mov	r3, r5
   843ba:	e9c1 2300 	strd	r2, r3, [r1]
   843be:	e43e      	b.n	83c3e <_vfiprintf_r+0x62>
   843c0:	9406      	str	r4, [sp, #24]
   843c2:	2900      	cmp	r1, #0
   843c4:	f43f ae51 	beq.w	8406a <_vfiprintf_r+0x48e>
   843c8:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   843cc:	e64d      	b.n	8406a <_vfiprintf_r+0x48e>
   843ce:	9406      	str	r4, [sp, #24]
   843d0:	2900      	cmp	r1, #0
   843d2:	f040 82e5 	bne.w	849a0 <_vfiprintf_r+0xdc4>
   843d6:	2b00      	cmp	r3, #0
   843d8:	f000 8094 	beq.w	84504 <_vfiprintf_r+0x928>
   843dc:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
   843e0:	f04f 0300 	mov.w	r3, #0
   843e4:	2501      	movs	r5, #1
   843e6:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   843ea:	9503      	str	r5, [sp, #12]
   843ec:	af10      	add	r7, sp, #64	; 0x40
   843ee:	e79f      	b.n	84330 <_vfiprintf_r+0x754>
   843f0:	aa0d      	add	r2, sp, #52	; 0x34
   843f2:	9900      	ldr	r1, [sp, #0]
   843f4:	4648      	mov	r0, r9
   843f6:	9309      	str	r3, [sp, #36]	; 0x24
   843f8:	f7ff fbb4 	bl	83b64 <__sprint_r.part.0>
   843fc:	2800      	cmp	r0, #0
   843fe:	f040 8088 	bne.w	84512 <_vfiprintf_r+0x936>
   84402:	980e      	ldr	r0, [sp, #56]	; 0x38
   84404:	46d4      	mov	ip, sl
   84406:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   84408:	f100 0e01 	add.w	lr, r0, #1
   8440c:	9b09      	ldr	r3, [sp, #36]	; 0x24
   8440e:	e53a      	b.n	83e86 <_vfiprintf_r+0x2aa>
   84410:	aa0d      	add	r2, sp, #52	; 0x34
   84412:	9900      	ldr	r1, [sp, #0]
   84414:	9805      	ldr	r0, [sp, #20]
   84416:	f7ff fba5 	bl	83b64 <__sprint_r.part.0>
   8441a:	2800      	cmp	r0, #0
   8441c:	d179      	bne.n	84512 <_vfiprintf_r+0x936>
   8441e:	46d3      	mov	fp, sl
   84420:	980e      	ldr	r0, [sp, #56]	; 0x38
   84422:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
   84426:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   84428:	f100 0e01 	add.w	lr, r0, #1
   8442c:	2b00      	cmp	r3, #0
   8442e:	f43f ad59 	beq.w	83ee4 <_vfiprintf_r+0x308>
   84432:	3201      	adds	r2, #1
   84434:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
   84438:	2301      	movs	r3, #1
   8443a:	f1be 0f07 	cmp.w	lr, #7
   8443e:	920f      	str	r2, [sp, #60]	; 0x3c
   84440:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
   84444:	e88b 000a 	stmia.w	fp, {r1, r3}
   84448:	f340 80c0 	ble.w	845cc <_vfiprintf_r+0x9f0>
   8444c:	2a00      	cmp	r2, #0
   8444e:	f040 814d 	bne.w	846ec <_vfiprintf_r+0xb10>
   84452:	9907      	ldr	r1, [sp, #28]
   84454:	2900      	cmp	r1, #0
   84456:	f040 80bf 	bne.w	845d8 <_vfiprintf_r+0x9fc>
   8445a:	469e      	mov	lr, r3
   8445c:	4610      	mov	r0, r2
   8445e:	46d3      	mov	fp, sl
   84460:	9b08      	ldr	r3, [sp, #32]
   84462:	2b80      	cmp	r3, #128	; 0x80
   84464:	f43f ad59 	beq.w	83f1a <_vfiprintf_r+0x33e>
   84468:	9b01      	ldr	r3, [sp, #4]
   8446a:	9903      	ldr	r1, [sp, #12]
   8446c:	1a5c      	subs	r4, r3, r1
   8446e:	2c00      	cmp	r4, #0
   84470:	f77f ad9c 	ble.w	83fac <_vfiprintf_r+0x3d0>
   84474:	2c10      	cmp	r4, #16
   84476:	f8df 9130 	ldr.w	r9, [pc, #304]	; 845a8 <_vfiprintf_r+0x9cc>
   8447a:	dd25      	ble.n	844c8 <_vfiprintf_r+0x8ec>
   8447c:	46dc      	mov	ip, fp
   8447e:	2310      	movs	r3, #16
   84480:	46c3      	mov	fp, r8
   84482:	46a8      	mov	r8, r5
   84484:	464d      	mov	r5, r9
   84486:	f8dd 9014 	ldr.w	r9, [sp, #20]
   8448a:	e007      	b.n	8449c <_vfiprintf_r+0x8c0>
   8448c:	f100 0e02 	add.w	lr, r0, #2
   84490:	4608      	mov	r0, r1
   84492:	f10c 0c08 	add.w	ip, ip, #8
   84496:	3c10      	subs	r4, #16
   84498:	2c10      	cmp	r4, #16
   8449a:	dd11      	ble.n	844c0 <_vfiprintf_r+0x8e4>
   8449c:	1c41      	adds	r1, r0, #1
   8449e:	3210      	adds	r2, #16
   844a0:	2907      	cmp	r1, #7
   844a2:	920f      	str	r2, [sp, #60]	; 0x3c
   844a4:	f8cc 5000 	str.w	r5, [ip]
   844a8:	f8cc 3004 	str.w	r3, [ip, #4]
   844ac:	910e      	str	r1, [sp, #56]	; 0x38
   844ae:	dded      	ble.n	8448c <_vfiprintf_r+0x8b0>
   844b0:	b9d2      	cbnz	r2, 844e8 <_vfiprintf_r+0x90c>
   844b2:	3c10      	subs	r4, #16
   844b4:	2c10      	cmp	r4, #16
   844b6:	f04f 0e01 	mov.w	lr, #1
   844ba:	4610      	mov	r0, r2
   844bc:	46d4      	mov	ip, sl
   844be:	dced      	bgt.n	8449c <_vfiprintf_r+0x8c0>
   844c0:	46a9      	mov	r9, r5
   844c2:	4645      	mov	r5, r8
   844c4:	46d8      	mov	r8, fp
   844c6:	46e3      	mov	fp, ip
   844c8:	4422      	add	r2, r4
   844ca:	f1be 0f07 	cmp.w	lr, #7
   844ce:	920f      	str	r2, [sp, #60]	; 0x3c
   844d0:	f8cb 9000 	str.w	r9, [fp]
   844d4:	f8cb 4004 	str.w	r4, [fp, #4]
   844d8:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
   844dc:	dc2e      	bgt.n	8453c <_vfiprintf_r+0x960>
   844de:	f10b 0b08 	add.w	fp, fp, #8
   844e2:	f10e 0e01 	add.w	lr, lr, #1
   844e6:	e561      	b.n	83fac <_vfiprintf_r+0x3d0>
   844e8:	aa0d      	add	r2, sp, #52	; 0x34
   844ea:	9900      	ldr	r1, [sp, #0]
   844ec:	4648      	mov	r0, r9
   844ee:	9301      	str	r3, [sp, #4]
   844f0:	f7ff fb38 	bl	83b64 <__sprint_r.part.0>
   844f4:	b968      	cbnz	r0, 84512 <_vfiprintf_r+0x936>
   844f6:	980e      	ldr	r0, [sp, #56]	; 0x38
   844f8:	46d4      	mov	ip, sl
   844fa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   844fc:	f100 0e01 	add.w	lr, r0, #1
   84500:	9b01      	ldr	r3, [sp, #4]
   84502:	e7c8      	b.n	84496 <_vfiprintf_r+0x8ba>
   84504:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   84506:	b123      	cbz	r3, 84512 <_vfiprintf_r+0x936>
   84508:	9805      	ldr	r0, [sp, #20]
   8450a:	aa0d      	add	r2, sp, #52	; 0x34
   8450c:	9900      	ldr	r1, [sp, #0]
   8450e:	f7ff fb29 	bl	83b64 <__sprint_r.part.0>
   84512:	9b00      	ldr	r3, [sp, #0]
   84514:	899b      	ldrh	r3, [r3, #12]
   84516:	065a      	lsls	r2, r3, #25
   84518:	f100 817b 	bmi.w	84812 <_vfiprintf_r+0xc36>
   8451c:	9802      	ldr	r0, [sp, #8]
   8451e:	b02b      	add	sp, #172	; 0xac
   84520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84524:	aa0d      	add	r2, sp, #52	; 0x34
   84526:	9900      	ldr	r1, [sp, #0]
   84528:	4648      	mov	r0, r9
   8452a:	f7ff fb1b 	bl	83b64 <__sprint_r.part.0>
   8452e:	2800      	cmp	r0, #0
   84530:	d1ef      	bne.n	84512 <_vfiprintf_r+0x936>
   84532:	990e      	ldr	r1, [sp, #56]	; 0x38
   84534:	46d3      	mov	fp, sl
   84536:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   84538:	1c48      	adds	r0, r1, #1
   8453a:	e55e      	b.n	83ffa <_vfiprintf_r+0x41e>
   8453c:	2a00      	cmp	r2, #0
   8453e:	f040 80fa 	bne.w	84736 <_vfiprintf_r+0xb5a>
   84542:	46d3      	mov	fp, sl
   84544:	9a03      	ldr	r2, [sp, #12]
   84546:	2301      	movs	r3, #1
   84548:	921b      	str	r2, [sp, #108]	; 0x6c
   8454a:	920f      	str	r2, [sp, #60]	; 0x3c
   8454c:	971a      	str	r7, [sp, #104]	; 0x68
   8454e:	930e      	str	r3, [sp, #56]	; 0x38
   84550:	f10b 0b08 	add.w	fp, fp, #8
   84554:	0771      	lsls	r1, r6, #29
   84556:	d504      	bpl.n	84562 <_vfiprintf_r+0x986>
   84558:	9b06      	ldr	r3, [sp, #24]
   8455a:	1b5c      	subs	r4, r3, r5
   8455c:	2c00      	cmp	r4, #0
   8455e:	f73f ad3d 	bgt.w	83fdc <_vfiprintf_r+0x400>
   84562:	9b02      	ldr	r3, [sp, #8]
   84564:	9906      	ldr	r1, [sp, #24]
   84566:	42a9      	cmp	r1, r5
   84568:	bfac      	ite	ge
   8456a:	185b      	addge	r3, r3, r1
   8456c:	195b      	addlt	r3, r3, r5
   8456e:	9302      	str	r3, [sp, #8]
   84570:	2a00      	cmp	r2, #0
   84572:	f040 80ad 	bne.w	846d0 <_vfiprintf_r+0xaf4>
   84576:	2300      	movs	r3, #0
   84578:	930e      	str	r3, [sp, #56]	; 0x38
   8457a:	46d3      	mov	fp, sl
   8457c:	f7ff bb5f 	b.w	83c3e <_vfiprintf_r+0x62>
   84580:	aa0d      	add	r2, sp, #52	; 0x34
   84582:	9900      	ldr	r1, [sp, #0]
   84584:	4648      	mov	r0, r9
   84586:	9307      	str	r3, [sp, #28]
   84588:	f7ff faec 	bl	83b64 <__sprint_r.part.0>
   8458c:	2800      	cmp	r0, #0
   8458e:	d1c0      	bne.n	84512 <_vfiprintf_r+0x936>
   84590:	980e      	ldr	r0, [sp, #56]	; 0x38
   84592:	46d6      	mov	lr, sl
   84594:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   84596:	f100 0c01 	add.w	ip, r0, #1
   8459a:	9b07      	ldr	r3, [sp, #28]
   8459c:	e4d4      	b.n	83f48 <_vfiprintf_r+0x36c>
   8459e:	bf00      	nop
   845a0:	00087a98 	.word	0x00087a98
   845a4:	00087aac 	.word	0x00087aac
   845a8:	00087a88 	.word	0x00087a88
   845ac:	2a00      	cmp	r2, #0
   845ae:	f47f af2f 	bne.w	84410 <_vfiprintf_r+0x834>
   845b2:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
   845b6:	2b00      	cmp	r3, #0
   845b8:	f000 80f3 	beq.w	847a2 <_vfiprintf_r+0xbc6>
   845bc:	2301      	movs	r3, #1
   845be:	461a      	mov	r2, r3
   845c0:	469e      	mov	lr, r3
   845c2:	46d3      	mov	fp, sl
   845c4:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
   845c8:	931b      	str	r3, [sp, #108]	; 0x6c
   845ca:	911a      	str	r1, [sp, #104]	; 0x68
   845cc:	4670      	mov	r0, lr
   845ce:	f10b 0b08 	add.w	fp, fp, #8
   845d2:	f10e 0e01 	add.w	lr, lr, #1
   845d6:	e485      	b.n	83ee4 <_vfiprintf_r+0x308>
   845d8:	469e      	mov	lr, r3
   845da:	46d3      	mov	fp, sl
   845dc:	a90c      	add	r1, sp, #48	; 0x30
   845de:	2202      	movs	r2, #2
   845e0:	911a      	str	r1, [sp, #104]	; 0x68
   845e2:	921b      	str	r2, [sp, #108]	; 0x6c
   845e4:	4670      	mov	r0, lr
   845e6:	f10b 0b08 	add.w	fp, fp, #8
   845ea:	f10e 0e01 	add.w	lr, lr, #1
   845ee:	e737      	b.n	84460 <_vfiprintf_r+0x884>
   845f0:	9b01      	ldr	r3, [sp, #4]
   845f2:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
   845f6:	2b00      	cmp	r3, #0
   845f8:	f2c0 811b 	blt.w	84832 <_vfiprintf_r+0xc56>
   845fc:	ea54 0305 	orrs.w	r3, r4, r5
   84600:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   84604:	f43f ac07 	beq.w	83e16 <_vfiprintf_r+0x23a>
   84608:	4657      	mov	r7, sl
   8460a:	0923      	lsrs	r3, r4, #4
   8460c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
   84610:	0929      	lsrs	r1, r5, #4
   84612:	f004 020f 	and.w	r2, r4, #15
   84616:	460d      	mov	r5, r1
   84618:	461c      	mov	r4, r3
   8461a:	5c83      	ldrb	r3, [r0, r2]
   8461c:	f807 3d01 	strb.w	r3, [r7, #-1]!
   84620:	ea54 0305 	orrs.w	r3, r4, r5
   84624:	d1f1      	bne.n	8460a <_vfiprintf_r+0xa2e>
   84626:	ebc7 030a 	rsb	r3, r7, sl
   8462a:	9303      	str	r3, [sp, #12]
   8462c:	f7ff bbfc 	b.w	83e28 <_vfiprintf_r+0x24c>
   84630:	aa0d      	add	r2, sp, #52	; 0x34
   84632:	9900      	ldr	r1, [sp, #0]
   84634:	9805      	ldr	r0, [sp, #20]
   84636:	f7ff fa95 	bl	83b64 <__sprint_r.part.0>
   8463a:	2800      	cmp	r0, #0
   8463c:	f47f af69 	bne.w	84512 <_vfiprintf_r+0x936>
   84640:	46d3      	mov	fp, sl
   84642:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   84644:	e786      	b.n	84554 <_vfiprintf_r+0x978>
   84646:	f016 0210 	ands.w	r2, r6, #16
   8464a:	f000 80b5 	beq.w	847b8 <_vfiprintf_r+0xbdc>
   8464e:	9904      	ldr	r1, [sp, #16]
   84650:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   84654:	460a      	mov	r2, r1
   84656:	680c      	ldr	r4, [r1, #0]
   84658:	9901      	ldr	r1, [sp, #4]
   8465a:	3204      	adds	r2, #4
   8465c:	2900      	cmp	r1, #0
   8465e:	f04f 0500 	mov.w	r5, #0
   84662:	f2c0 8152 	blt.w	8490a <_vfiprintf_r+0xd2e>
   84666:	ea54 0105 	orrs.w	r1, r4, r5
   8466a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   8466e:	9204      	str	r2, [sp, #16]
   84670:	f43f ad5d 	beq.w	8412e <_vfiprintf_r+0x552>
   84674:	4699      	mov	r9, r3
   84676:	e562      	b.n	8413e <_vfiprintf_r+0x562>
   84678:	9a04      	ldr	r2, [sp, #16]
   8467a:	06f7      	lsls	r7, r6, #27
   8467c:	4613      	mov	r3, r2
   8467e:	d409      	bmi.n	84694 <_vfiprintf_r+0xab8>
   84680:	0675      	lsls	r5, r6, #25
   84682:	d507      	bpl.n	84694 <_vfiprintf_r+0xab8>
   84684:	f9b2 4000 	ldrsh.w	r4, [r2]
   84688:	3304      	adds	r3, #4
   8468a:	17e5      	asrs	r5, r4, #31
   8468c:	9304      	str	r3, [sp, #16]
   8468e:	4622      	mov	r2, r4
   84690:	462b      	mov	r3, r5
   84692:	e4f7      	b.n	84084 <_vfiprintf_r+0x4a8>
   84694:	681c      	ldr	r4, [r3, #0]
   84696:	3304      	adds	r3, #4
   84698:	17e5      	asrs	r5, r4, #31
   8469a:	9304      	str	r3, [sp, #16]
   8469c:	4622      	mov	r2, r4
   8469e:	462b      	mov	r3, r5
   846a0:	e4f0      	b.n	84084 <_vfiprintf_r+0x4a8>
   846a2:	6814      	ldr	r4, [r2, #0]
   846a4:	3204      	adds	r2, #4
   846a6:	9204      	str	r2, [sp, #16]
   846a8:	2500      	movs	r5, #0
   846aa:	e61f      	b.n	842ec <_vfiprintf_r+0x710>
   846ac:	f04f 0900 	mov.w	r9, #0
   846b0:	ea54 0305 	orrs.w	r3, r4, r5
   846b4:	f47f acf7 	bne.w	840a6 <_vfiprintf_r+0x4ca>
   846b8:	e5d8      	b.n	8426c <_vfiprintf_r+0x690>
   846ba:	aa0d      	add	r2, sp, #52	; 0x34
   846bc:	9900      	ldr	r1, [sp, #0]
   846be:	9805      	ldr	r0, [sp, #20]
   846c0:	f7ff fa50 	bl	83b64 <__sprint_r.part.0>
   846c4:	2800      	cmp	r0, #0
   846c6:	f47f af24 	bne.w	84512 <_vfiprintf_r+0x936>
   846ca:	46d3      	mov	fp, sl
   846cc:	f7ff bb51 	b.w	83d72 <_vfiprintf_r+0x196>
   846d0:	aa0d      	add	r2, sp, #52	; 0x34
   846d2:	9900      	ldr	r1, [sp, #0]
   846d4:	9805      	ldr	r0, [sp, #20]
   846d6:	f7ff fa45 	bl	83b64 <__sprint_r.part.0>
   846da:	2800      	cmp	r0, #0
   846dc:	f43f af4b 	beq.w	84576 <_vfiprintf_r+0x99a>
   846e0:	e717      	b.n	84512 <_vfiprintf_r+0x936>
   846e2:	2400      	movs	r4, #0
   846e4:	2500      	movs	r5, #0
   846e6:	f04f 0900 	mov.w	r9, #0
   846ea:	e78d      	b.n	84608 <_vfiprintf_r+0xa2c>
   846ec:	aa0d      	add	r2, sp, #52	; 0x34
   846ee:	9900      	ldr	r1, [sp, #0]
   846f0:	9805      	ldr	r0, [sp, #20]
   846f2:	f7ff fa37 	bl	83b64 <__sprint_r.part.0>
   846f6:	2800      	cmp	r0, #0
   846f8:	f47f af0b 	bne.w	84512 <_vfiprintf_r+0x936>
   846fc:	980e      	ldr	r0, [sp, #56]	; 0x38
   846fe:	46d3      	mov	fp, sl
   84700:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   84702:	f100 0e01 	add.w	lr, r0, #1
   84706:	f7ff bbed 	b.w	83ee4 <_vfiprintf_r+0x308>
   8470a:	aa0d      	add	r2, sp, #52	; 0x34
   8470c:	9900      	ldr	r1, [sp, #0]
   8470e:	9805      	ldr	r0, [sp, #20]
   84710:	f7ff fa28 	bl	83b64 <__sprint_r.part.0>
   84714:	2800      	cmp	r0, #0
   84716:	f47f aefc 	bne.w	84512 <_vfiprintf_r+0x936>
   8471a:	980e      	ldr	r0, [sp, #56]	; 0x38
   8471c:	46d3      	mov	fp, sl
   8471e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   84720:	f100 0e01 	add.w	lr, r0, #1
   84724:	e69c      	b.n	84460 <_vfiprintf_r+0x884>
   84726:	2a00      	cmp	r2, #0
   84728:	f040 80c8 	bne.w	848bc <_vfiprintf_r+0xce0>
   8472c:	f04f 0e01 	mov.w	lr, #1
   84730:	4610      	mov	r0, r2
   84732:	46d3      	mov	fp, sl
   84734:	e698      	b.n	84468 <_vfiprintf_r+0x88c>
   84736:	aa0d      	add	r2, sp, #52	; 0x34
   84738:	9900      	ldr	r1, [sp, #0]
   8473a:	9805      	ldr	r0, [sp, #20]
   8473c:	f7ff fa12 	bl	83b64 <__sprint_r.part.0>
   84740:	2800      	cmp	r0, #0
   84742:	f47f aee6 	bne.w	84512 <_vfiprintf_r+0x936>
   84746:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   84748:	46d3      	mov	fp, sl
   8474a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   8474c:	f103 0e01 	add.w	lr, r3, #1
   84750:	e42c      	b.n	83fac <_vfiprintf_r+0x3d0>
   84752:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
   84756:	f04f 0300 	mov.w	r3, #0
   8475a:	2230      	movs	r2, #48	; 0x30
   8475c:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
   84760:	9a01      	ldr	r2, [sp, #4]
   84762:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   84766:	2a00      	cmp	r2, #0
   84768:	f046 0302 	orr.w	r3, r6, #2
   8476c:	f2c0 80bb 	blt.w	848e6 <_vfiprintf_r+0xd0a>
   84770:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   84774:	f046 0602 	orr.w	r6, r6, #2
   84778:	f04f 0900 	mov.w	r9, #0
   8477c:	e744      	b.n	84608 <_vfiprintf_r+0xa2c>
   8477e:	f04f 0900 	mov.w	r9, #0
   84782:	488c      	ldr	r0, [pc, #560]	; (849b4 <_vfiprintf_r+0xdd8>)
   84784:	e740      	b.n	84608 <_vfiprintf_r+0xa2c>
   84786:	9b01      	ldr	r3, [sp, #4]
   84788:	4264      	negs	r4, r4
   8478a:	f04f 092d 	mov.w	r9, #45	; 0x2d
   8478e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   84792:	2b00      	cmp	r3, #0
   84794:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
   84798:	f6ff ac85 	blt.w	840a6 <_vfiprintf_r+0x4ca>
   8479c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   847a0:	e481      	b.n	840a6 <_vfiprintf_r+0x4ca>
   847a2:	9b07      	ldr	r3, [sp, #28]
   847a4:	2b00      	cmp	r3, #0
   847a6:	d063      	beq.n	84870 <_vfiprintf_r+0xc94>
   847a8:	ab0c      	add	r3, sp, #48	; 0x30
   847aa:	2202      	movs	r2, #2
   847ac:	931a      	str	r3, [sp, #104]	; 0x68
   847ae:	921b      	str	r2, [sp, #108]	; 0x6c
   847b0:	f04f 0e01 	mov.w	lr, #1
   847b4:	46d3      	mov	fp, sl
   847b6:	e715      	b.n	845e4 <_vfiprintf_r+0xa08>
   847b8:	f016 0940 	ands.w	r9, r6, #64	; 0x40
   847bc:	d03b      	beq.n	84836 <_vfiprintf_r+0xc5a>
   847be:	9904      	ldr	r1, [sp, #16]
   847c0:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
   847c4:	460b      	mov	r3, r1
   847c6:	880c      	ldrh	r4, [r1, #0]
   847c8:	9901      	ldr	r1, [sp, #4]
   847ca:	3304      	adds	r3, #4
   847cc:	2900      	cmp	r1, #0
   847ce:	f04f 0500 	mov.w	r5, #0
   847d2:	f2c0 808c 	blt.w	848ee <_vfiprintf_r+0xd12>
   847d6:	ea54 0105 	orrs.w	r1, r4, r5
   847da:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   847de:	9304      	str	r3, [sp, #16]
   847e0:	f43f aca5 	beq.w	8412e <_vfiprintf_r+0x552>
   847e4:	4691      	mov	r9, r2
   847e6:	e4aa      	b.n	8413e <_vfiprintf_r+0x562>
   847e8:	06f0      	lsls	r0, r6, #27
   847ea:	d40a      	bmi.n	84802 <_vfiprintf_r+0xc26>
   847ec:	0671      	lsls	r1, r6, #25
   847ee:	d508      	bpl.n	84802 <_vfiprintf_r+0xc26>
   847f0:	9a04      	ldr	r2, [sp, #16]
   847f2:	6813      	ldr	r3, [r2, #0]
   847f4:	3204      	adds	r2, #4
   847f6:	9204      	str	r2, [sp, #16]
   847f8:	f8bd 2008 	ldrh.w	r2, [sp, #8]
   847fc:	801a      	strh	r2, [r3, #0]
   847fe:	f7ff ba1e 	b.w	83c3e <_vfiprintf_r+0x62>
   84802:	9a04      	ldr	r2, [sp, #16]
   84804:	6813      	ldr	r3, [r2, #0]
   84806:	3204      	adds	r2, #4
   84808:	9204      	str	r2, [sp, #16]
   8480a:	9a02      	ldr	r2, [sp, #8]
   8480c:	601a      	str	r2, [r3, #0]
   8480e:	f7ff ba16 	b.w	83c3e <_vfiprintf_r+0x62>
   84812:	f04f 30ff 	mov.w	r0, #4294967295
   84816:	f7ff bac9 	b.w	83dac <_vfiprintf_r+0x1d0>
   8481a:	4616      	mov	r6, r2
   8481c:	4865      	ldr	r0, [pc, #404]	; (849b4 <_vfiprintf_r+0xdd8>)
   8481e:	ea54 0205 	orrs.w	r2, r4, r5
   84822:	9304      	str	r3, [sp, #16]
   84824:	f04f 0900 	mov.w	r9, #0
   84828:	f47f aeee 	bne.w	84608 <_vfiprintf_r+0xa2c>
   8482c:	2400      	movs	r4, #0
   8482e:	2500      	movs	r5, #0
   84830:	e6ea      	b.n	84608 <_vfiprintf_r+0xa2c>
   84832:	9b04      	ldr	r3, [sp, #16]
   84834:	e7f3      	b.n	8481e <_vfiprintf_r+0xc42>
   84836:	9a04      	ldr	r2, [sp, #16]
   84838:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
   8483c:	4613      	mov	r3, r2
   8483e:	6814      	ldr	r4, [r2, #0]
   84840:	9a01      	ldr	r2, [sp, #4]
   84842:	3304      	adds	r3, #4
   84844:	2a00      	cmp	r2, #0
   84846:	f04f 0500 	mov.w	r5, #0
   8484a:	db50      	blt.n	848ee <_vfiprintf_r+0xd12>
   8484c:	ea54 0205 	orrs.w	r2, r4, r5
   84850:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   84854:	9304      	str	r3, [sp, #16]
   84856:	f47f ac72 	bne.w	8413e <_vfiprintf_r+0x562>
   8485a:	e468      	b.n	8412e <_vfiprintf_r+0x552>
   8485c:	aa0d      	add	r2, sp, #52	; 0x34
   8485e:	9900      	ldr	r1, [sp, #0]
   84860:	9805      	ldr	r0, [sp, #20]
   84862:	f7ff f97f 	bl	83b64 <__sprint_r.part.0>
   84866:	2800      	cmp	r0, #0
   84868:	f47f ae53 	bne.w	84512 <_vfiprintf_r+0x936>
   8486c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   8486e:	e678      	b.n	84562 <_vfiprintf_r+0x986>
   84870:	4610      	mov	r0, r2
   84872:	f04f 0e01 	mov.w	lr, #1
   84876:	46d3      	mov	fp, sl
   84878:	e5f6      	b.n	84468 <_vfiprintf_r+0x88c>
   8487a:	9904      	ldr	r1, [sp, #16]
   8487c:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   84880:	460a      	mov	r2, r1
   84882:	880c      	ldrh	r4, [r1, #0]
   84884:	9901      	ldr	r1, [sp, #4]
   84886:	3204      	adds	r2, #4
   84888:	2900      	cmp	r1, #0
   8488a:	f04f 0500 	mov.w	r5, #0
   8488e:	db55      	blt.n	8493c <_vfiprintf_r+0xd60>
   84890:	ea54 0105 	orrs.w	r1, r4, r5
   84894:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   84898:	9204      	str	r2, [sp, #16]
   8489a:	4699      	mov	r9, r3
   8489c:	f47f ac03 	bne.w	840a6 <_vfiprintf_r+0x4ca>
   848a0:	e4df      	b.n	84262 <_vfiprintf_r+0x686>
   848a2:	9304      	str	r3, [sp, #16]
   848a4:	e704      	b.n	846b0 <_vfiprintf_r+0xad4>
   848a6:	4638      	mov	r0, r7
   848a8:	9404      	str	r4, [sp, #16]
   848aa:	f7ff f8f9 	bl	83aa0 <strlen>
   848ae:	2300      	movs	r3, #0
   848b0:	9003      	str	r0, [sp, #12]
   848b2:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
   848b6:	9301      	str	r3, [sp, #4]
   848b8:	f7ff bab6 	b.w	83e28 <_vfiprintf_r+0x24c>
   848bc:	aa0d      	add	r2, sp, #52	; 0x34
   848be:	9900      	ldr	r1, [sp, #0]
   848c0:	9805      	ldr	r0, [sp, #20]
   848c2:	f7ff f94f 	bl	83b64 <__sprint_r.part.0>
   848c6:	2800      	cmp	r0, #0
   848c8:	f47f ae23 	bne.w	84512 <_vfiprintf_r+0x936>
   848cc:	980e      	ldr	r0, [sp, #56]	; 0x38
   848ce:	46d3      	mov	fp, sl
   848d0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   848d2:	f100 0e01 	add.w	lr, r0, #1
   848d6:	e5c7      	b.n	84468 <_vfiprintf_r+0x88c>
   848d8:	980e      	ldr	r0, [sp, #56]	; 0x38
   848da:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   848dc:	3001      	adds	r0, #1
   848de:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 849bc <_vfiprintf_r+0xde0>
   848e2:	f7ff baec 	b.w	83ebe <_vfiprintf_r+0x2e2>
   848e6:	461e      	mov	r6, r3
   848e8:	f04f 0900 	mov.w	r9, #0
   848ec:	e68c      	b.n	84608 <_vfiprintf_r+0xa2c>
   848ee:	9304      	str	r3, [sp, #16]
   848f0:	e423      	b.n	8413a <_vfiprintf_r+0x55e>
   848f2:	f04f 0900 	mov.w	r9, #0
   848f6:	e799      	b.n	8482c <_vfiprintf_r+0xc50>
   848f8:	2b06      	cmp	r3, #6
   848fa:	bf28      	it	cs
   848fc:	2306      	movcs	r3, #6
   848fe:	9303      	str	r3, [sp, #12]
   84900:	9404      	str	r4, [sp, #16]
   84902:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
   84906:	4f2c      	ldr	r7, [pc, #176]	; (849b8 <_vfiprintf_r+0xddc>)
   84908:	e512      	b.n	84330 <_vfiprintf_r+0x754>
   8490a:	9204      	str	r2, [sp, #16]
   8490c:	e415      	b.n	8413a <_vfiprintf_r+0x55e>
   8490e:	980e      	ldr	r0, [sp, #56]	; 0x38
   84910:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 849bc <_vfiprintf_r+0xde0>
   84914:	3001      	adds	r0, #1
   84916:	f7ff bb88 	b.w	8402a <_vfiprintf_r+0x44e>
   8491a:	46f4      	mov	ip, lr
   8491c:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 849c0 <_vfiprintf_r+0xde4>
   84920:	f7ff bb2d 	b.w	83f7e <_vfiprintf_r+0x3a2>
   84924:	2200      	movs	r2, #0
   84926:	9201      	str	r2, [sp, #4]
   84928:	f7ff b9c1 	b.w	83cae <_vfiprintf_r+0xd2>
   8492c:	9b01      	ldr	r3, [sp, #4]
   8492e:	9404      	str	r4, [sp, #16]
   84930:	9303      	str	r3, [sp, #12]
   84932:	9001      	str	r0, [sp, #4]
   84934:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
   84938:	f7ff ba76 	b.w	83e28 <_vfiprintf_r+0x24c>
   8493c:	9204      	str	r2, [sp, #16]
   8493e:	4699      	mov	r9, r3
   84940:	e6b6      	b.n	846b0 <_vfiprintf_r+0xad4>
   84942:	9a04      	ldr	r2, [sp, #16]
   84944:	6813      	ldr	r3, [r2, #0]
   84946:	3204      	adds	r2, #4
   84948:	2b00      	cmp	r3, #0
   8494a:	9301      	str	r3, [sp, #4]
   8494c:	9204      	str	r2, [sp, #16]
   8494e:	f898 3001 	ldrb.w	r3, [r8, #1]
   84952:	46a8      	mov	r8, r5
   84954:	f6bf a9a9 	bge.w	83caa <_vfiprintf_r+0xce>
   84958:	f04f 32ff 	mov.w	r2, #4294967295
   8495c:	9201      	str	r2, [sp, #4]
   8495e:	f7ff b9a4 	b.w	83caa <_vfiprintf_r+0xce>
   84962:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   84966:	e45f      	b.n	84228 <_vfiprintf_r+0x64c>
   84968:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   8496c:	f7ff bbc4 	b.w	840f8 <_vfiprintf_r+0x51c>
   84970:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   84974:	f7ff bb77 	b.w	84066 <_vfiprintf_r+0x48a>
   84978:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   8497c:	e487      	b.n	8428e <_vfiprintf_r+0x6b2>
   8497e:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   84982:	e4a7      	b.n	842d4 <_vfiprintf_r+0x6f8>
   84984:	4699      	mov	r9, r3
   84986:	07f3      	lsls	r3, r6, #31
   84988:	d505      	bpl.n	84996 <_vfiprintf_r+0xdba>
   8498a:	af2a      	add	r7, sp, #168	; 0xa8
   8498c:	2330      	movs	r3, #48	; 0x30
   8498e:	f807 3d41 	strb.w	r3, [r7, #-65]!
   84992:	f7ff bba2 	b.w	840da <_vfiprintf_r+0x4fe>
   84996:	9b01      	ldr	r3, [sp, #4]
   84998:	4657      	mov	r7, sl
   8499a:	9303      	str	r3, [sp, #12]
   8499c:	f7ff ba44 	b.w	83e28 <_vfiprintf_r+0x24c>
   849a0:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   849a4:	e517      	b.n	843d6 <_vfiprintf_r+0x7fa>
   849a6:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   849aa:	e4fa      	b.n	843a2 <_vfiprintf_r+0x7c6>
   849ac:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   849b0:	e4d2      	b.n	84358 <_vfiprintf_r+0x77c>
   849b2:	bf00      	nop
   849b4:	00087aac 	.word	0x00087aac
   849b8:	00087ac0 	.word	0x00087ac0
   849bc:	00087ac8 	.word	0x00087ac8
   849c0:	00087a88 	.word	0x00087a88

000849c4 <__sbprintf>:
   849c4:	b5f0      	push	{r4, r5, r6, r7, lr}
   849c6:	460c      	mov	r4, r1
   849c8:	8989      	ldrh	r1, [r1, #12]
   849ca:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
   849ce:	6e65      	ldr	r5, [r4, #100]	; 0x64
   849d0:	f021 0102 	bic.w	r1, r1, #2
   849d4:	6a66      	ldr	r6, [r4, #36]	; 0x24
   849d6:	f8ad 100c 	strh.w	r1, [sp, #12]
   849da:	69e1      	ldr	r1, [r4, #28]
   849dc:	89e7      	ldrh	r7, [r4, #14]
   849de:	9519      	str	r5, [sp, #100]	; 0x64
   849e0:	2500      	movs	r5, #0
   849e2:	9107      	str	r1, [sp, #28]
   849e4:	9609      	str	r6, [sp, #36]	; 0x24
   849e6:	9506      	str	r5, [sp, #24]
   849e8:	ae1a      	add	r6, sp, #104	; 0x68
   849ea:	f44f 6580 	mov.w	r5, #1024	; 0x400
   849ee:	4669      	mov	r1, sp
   849f0:	9600      	str	r6, [sp, #0]
   849f2:	9604      	str	r6, [sp, #16]
   849f4:	9502      	str	r5, [sp, #8]
   849f6:	9505      	str	r5, [sp, #20]
   849f8:	f8ad 700e 	strh.w	r7, [sp, #14]
   849fc:	4606      	mov	r6, r0
   849fe:	f7ff f8ed 	bl	83bdc <_vfiprintf_r>
   84a02:	1e05      	subs	r5, r0, #0
   84a04:	db07      	blt.n	84a16 <__sbprintf+0x52>
   84a06:	4630      	mov	r0, r6
   84a08:	4669      	mov	r1, sp
   84a0a:	f000 f929 	bl	84c60 <_fflush_r>
   84a0e:	2800      	cmp	r0, #0
   84a10:	bf18      	it	ne
   84a12:	f04f 35ff 	movne.w	r5, #4294967295
   84a16:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   84a1a:	065b      	lsls	r3, r3, #25
   84a1c:	d503      	bpl.n	84a26 <__sbprintf+0x62>
   84a1e:	89a3      	ldrh	r3, [r4, #12]
   84a20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84a24:	81a3      	strh	r3, [r4, #12]
   84a26:	4628      	mov	r0, r5
   84a28:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
   84a2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   84a2e:	bf00      	nop

00084a30 <__swsetup_r>:
   84a30:	b538      	push	{r3, r4, r5, lr}
   84a32:	4b30      	ldr	r3, [pc, #192]	; (84af4 <__swsetup_r+0xc4>)
   84a34:	4605      	mov	r5, r0
   84a36:	6818      	ldr	r0, [r3, #0]
   84a38:	460c      	mov	r4, r1
   84a3a:	b110      	cbz	r0, 84a42 <__swsetup_r+0x12>
   84a3c:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84a3e:	2b00      	cmp	r3, #0
   84a40:	d038      	beq.n	84ab4 <__swsetup_r+0x84>
   84a42:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   84a46:	b293      	uxth	r3, r2
   84a48:	0718      	lsls	r0, r3, #28
   84a4a:	d50c      	bpl.n	84a66 <__swsetup_r+0x36>
   84a4c:	6920      	ldr	r0, [r4, #16]
   84a4e:	b1a8      	cbz	r0, 84a7c <__swsetup_r+0x4c>
   84a50:	f013 0201 	ands.w	r2, r3, #1
   84a54:	d01e      	beq.n	84a94 <__swsetup_r+0x64>
   84a56:	6963      	ldr	r3, [r4, #20]
   84a58:	2200      	movs	r2, #0
   84a5a:	425b      	negs	r3, r3
   84a5c:	61a3      	str	r3, [r4, #24]
   84a5e:	60a2      	str	r2, [r4, #8]
   84a60:	b1f0      	cbz	r0, 84aa0 <__swsetup_r+0x70>
   84a62:	2000      	movs	r0, #0
   84a64:	bd38      	pop	{r3, r4, r5, pc}
   84a66:	06d9      	lsls	r1, r3, #27
   84a68:	d53b      	bpl.n	84ae2 <__swsetup_r+0xb2>
   84a6a:	0758      	lsls	r0, r3, #29
   84a6c:	d425      	bmi.n	84aba <__swsetup_r+0x8a>
   84a6e:	6920      	ldr	r0, [r4, #16]
   84a70:	f042 0308 	orr.w	r3, r2, #8
   84a74:	81a3      	strh	r3, [r4, #12]
   84a76:	b29b      	uxth	r3, r3
   84a78:	2800      	cmp	r0, #0
   84a7a:	d1e9      	bne.n	84a50 <__swsetup_r+0x20>
   84a7c:	f403 7220 	and.w	r2, r3, #640	; 0x280
   84a80:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   84a84:	d0e4      	beq.n	84a50 <__swsetup_r+0x20>
   84a86:	4628      	mov	r0, r5
   84a88:	4621      	mov	r1, r4
   84a8a:	f000 fd13 	bl	854b4 <__smakebuf_r>
   84a8e:	89a3      	ldrh	r3, [r4, #12]
   84a90:	6920      	ldr	r0, [r4, #16]
   84a92:	e7dd      	b.n	84a50 <__swsetup_r+0x20>
   84a94:	0799      	lsls	r1, r3, #30
   84a96:	bf58      	it	pl
   84a98:	6962      	ldrpl	r2, [r4, #20]
   84a9a:	60a2      	str	r2, [r4, #8]
   84a9c:	2800      	cmp	r0, #0
   84a9e:	d1e0      	bne.n	84a62 <__swsetup_r+0x32>
   84aa0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   84aa4:	061a      	lsls	r2, r3, #24
   84aa6:	d5dd      	bpl.n	84a64 <__swsetup_r+0x34>
   84aa8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84aac:	81a3      	strh	r3, [r4, #12]
   84aae:	f04f 30ff 	mov.w	r0, #4294967295
   84ab2:	bd38      	pop	{r3, r4, r5, pc}
   84ab4:	f000 f968 	bl	84d88 <__sinit>
   84ab8:	e7c3      	b.n	84a42 <__swsetup_r+0x12>
   84aba:	6b21      	ldr	r1, [r4, #48]	; 0x30
   84abc:	b151      	cbz	r1, 84ad4 <__swsetup_r+0xa4>
   84abe:	f104 0340 	add.w	r3, r4, #64	; 0x40
   84ac2:	4299      	cmp	r1, r3
   84ac4:	d004      	beq.n	84ad0 <__swsetup_r+0xa0>
   84ac6:	4628      	mov	r0, r5
   84ac8:	f000 fa26 	bl	84f18 <_free_r>
   84acc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   84ad0:	2300      	movs	r3, #0
   84ad2:	6323      	str	r3, [r4, #48]	; 0x30
   84ad4:	6920      	ldr	r0, [r4, #16]
   84ad6:	2300      	movs	r3, #0
   84ad8:	f022 0224 	bic.w	r2, r2, #36	; 0x24
   84adc:	e884 0009 	stmia.w	r4, {r0, r3}
   84ae0:	e7c6      	b.n	84a70 <__swsetup_r+0x40>
   84ae2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   84ae6:	2309      	movs	r3, #9
   84ae8:	602b      	str	r3, [r5, #0]
   84aea:	f04f 30ff 	mov.w	r0, #4294967295
   84aee:	81a2      	strh	r2, [r4, #12]
   84af0:	bd38      	pop	{r3, r4, r5, pc}
   84af2:	bf00      	nop
   84af4:	20070570 	.word	0x20070570

00084af8 <register_fini>:
   84af8:	4b02      	ldr	r3, [pc, #8]	; (84b04 <register_fini+0xc>)
   84afa:	b113      	cbz	r3, 84b02 <register_fini+0xa>
   84afc:	4802      	ldr	r0, [pc, #8]	; (84b08 <register_fini+0x10>)
   84afe:	f000 b805 	b.w	84b0c <atexit>
   84b02:	4770      	bx	lr
   84b04:	00000000 	.word	0x00000000
   84b08:	00084d9d 	.word	0x00084d9d

00084b0c <atexit>:
   84b0c:	2300      	movs	r3, #0
   84b0e:	4601      	mov	r1, r0
   84b10:	461a      	mov	r2, r3
   84b12:	4618      	mov	r0, r3
   84b14:	f001 bb58 	b.w	861c8 <__register_exitproc>

00084b18 <__sflush_r>:
   84b18:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
   84b1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84b20:	b29a      	uxth	r2, r3
   84b22:	460d      	mov	r5, r1
   84b24:	0711      	lsls	r1, r2, #28
   84b26:	4680      	mov	r8, r0
   84b28:	d43c      	bmi.n	84ba4 <__sflush_r+0x8c>
   84b2a:	686a      	ldr	r2, [r5, #4]
   84b2c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   84b30:	2a00      	cmp	r2, #0
   84b32:	81ab      	strh	r3, [r5, #12]
   84b34:	dd73      	ble.n	84c1e <__sflush_r+0x106>
   84b36:	6aac      	ldr	r4, [r5, #40]	; 0x28
   84b38:	2c00      	cmp	r4, #0
   84b3a:	d04b      	beq.n	84bd4 <__sflush_r+0xbc>
   84b3c:	b29b      	uxth	r3, r3
   84b3e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   84b42:	2100      	movs	r1, #0
   84b44:	b292      	uxth	r2, r2
   84b46:	f8d8 6000 	ldr.w	r6, [r8]
   84b4a:	f8c8 1000 	str.w	r1, [r8]
   84b4e:	2a00      	cmp	r2, #0
   84b50:	d069      	beq.n	84c26 <__sflush_r+0x10e>
   84b52:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   84b54:	075f      	lsls	r7, r3, #29
   84b56:	d505      	bpl.n	84b64 <__sflush_r+0x4c>
   84b58:	6869      	ldr	r1, [r5, #4]
   84b5a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   84b5c:	1a52      	subs	r2, r2, r1
   84b5e:	b10b      	cbz	r3, 84b64 <__sflush_r+0x4c>
   84b60:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   84b62:	1ad2      	subs	r2, r2, r3
   84b64:	2300      	movs	r3, #0
   84b66:	69e9      	ldr	r1, [r5, #28]
   84b68:	4640      	mov	r0, r8
   84b6a:	47a0      	blx	r4
   84b6c:	1c44      	adds	r4, r0, #1
   84b6e:	d03c      	beq.n	84bea <__sflush_r+0xd2>
   84b70:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   84b74:	6929      	ldr	r1, [r5, #16]
   84b76:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   84b7a:	2200      	movs	r2, #0
   84b7c:	81ab      	strh	r3, [r5, #12]
   84b7e:	04db      	lsls	r3, r3, #19
   84b80:	e885 0006 	stmia.w	r5, {r1, r2}
   84b84:	d449      	bmi.n	84c1a <__sflush_r+0x102>
   84b86:	6b29      	ldr	r1, [r5, #48]	; 0x30
   84b88:	f8c8 6000 	str.w	r6, [r8]
   84b8c:	b311      	cbz	r1, 84bd4 <__sflush_r+0xbc>
   84b8e:	f105 0340 	add.w	r3, r5, #64	; 0x40
   84b92:	4299      	cmp	r1, r3
   84b94:	d002      	beq.n	84b9c <__sflush_r+0x84>
   84b96:	4640      	mov	r0, r8
   84b98:	f000 f9be 	bl	84f18 <_free_r>
   84b9c:	2000      	movs	r0, #0
   84b9e:	6328      	str	r0, [r5, #48]	; 0x30
   84ba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84ba4:	692e      	ldr	r6, [r5, #16]
   84ba6:	b1ae      	cbz	r6, 84bd4 <__sflush_r+0xbc>
   84ba8:	0790      	lsls	r0, r2, #30
   84baa:	682c      	ldr	r4, [r5, #0]
   84bac:	bf0c      	ite	eq
   84bae:	696b      	ldreq	r3, [r5, #20]
   84bb0:	2300      	movne	r3, #0
   84bb2:	602e      	str	r6, [r5, #0]
   84bb4:	1ba4      	subs	r4, r4, r6
   84bb6:	60ab      	str	r3, [r5, #8]
   84bb8:	e00a      	b.n	84bd0 <__sflush_r+0xb8>
   84bba:	4623      	mov	r3, r4
   84bbc:	4632      	mov	r2, r6
   84bbe:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   84bc0:	69e9      	ldr	r1, [r5, #28]
   84bc2:	4640      	mov	r0, r8
   84bc4:	47b8      	blx	r7
   84bc6:	2800      	cmp	r0, #0
   84bc8:	eba4 0400 	sub.w	r4, r4, r0
   84bcc:	4406      	add	r6, r0
   84bce:	dd04      	ble.n	84bda <__sflush_r+0xc2>
   84bd0:	2c00      	cmp	r4, #0
   84bd2:	dcf2      	bgt.n	84bba <__sflush_r+0xa2>
   84bd4:	2000      	movs	r0, #0
   84bd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84bda:	89ab      	ldrh	r3, [r5, #12]
   84bdc:	f04f 30ff 	mov.w	r0, #4294967295
   84be0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84be4:	81ab      	strh	r3, [r5, #12]
   84be6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84bea:	f8d8 2000 	ldr.w	r2, [r8]
   84bee:	2a1d      	cmp	r2, #29
   84bf0:	d8f3      	bhi.n	84bda <__sflush_r+0xc2>
   84bf2:	4b1a      	ldr	r3, [pc, #104]	; (84c5c <__sflush_r+0x144>)
   84bf4:	40d3      	lsrs	r3, r2
   84bf6:	f003 0301 	and.w	r3, r3, #1
   84bfa:	f083 0401 	eor.w	r4, r3, #1
   84bfe:	2b00      	cmp	r3, #0
   84c00:	d0eb      	beq.n	84bda <__sflush_r+0xc2>
   84c02:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   84c06:	6929      	ldr	r1, [r5, #16]
   84c08:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   84c0c:	6029      	str	r1, [r5, #0]
   84c0e:	04d9      	lsls	r1, r3, #19
   84c10:	606c      	str	r4, [r5, #4]
   84c12:	81ab      	strh	r3, [r5, #12]
   84c14:	d5b7      	bpl.n	84b86 <__sflush_r+0x6e>
   84c16:	2a00      	cmp	r2, #0
   84c18:	d1b5      	bne.n	84b86 <__sflush_r+0x6e>
   84c1a:	6528      	str	r0, [r5, #80]	; 0x50
   84c1c:	e7b3      	b.n	84b86 <__sflush_r+0x6e>
   84c1e:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   84c20:	2a00      	cmp	r2, #0
   84c22:	dc88      	bgt.n	84b36 <__sflush_r+0x1e>
   84c24:	e7d6      	b.n	84bd4 <__sflush_r+0xbc>
   84c26:	2301      	movs	r3, #1
   84c28:	69e9      	ldr	r1, [r5, #28]
   84c2a:	4640      	mov	r0, r8
   84c2c:	47a0      	blx	r4
   84c2e:	1c43      	adds	r3, r0, #1
   84c30:	4602      	mov	r2, r0
   84c32:	d002      	beq.n	84c3a <__sflush_r+0x122>
   84c34:	89ab      	ldrh	r3, [r5, #12]
   84c36:	6aac      	ldr	r4, [r5, #40]	; 0x28
   84c38:	e78c      	b.n	84b54 <__sflush_r+0x3c>
   84c3a:	f8d8 3000 	ldr.w	r3, [r8]
   84c3e:	2b00      	cmp	r3, #0
   84c40:	d0f8      	beq.n	84c34 <__sflush_r+0x11c>
   84c42:	2b1d      	cmp	r3, #29
   84c44:	d001      	beq.n	84c4a <__sflush_r+0x132>
   84c46:	2b16      	cmp	r3, #22
   84c48:	d102      	bne.n	84c50 <__sflush_r+0x138>
   84c4a:	f8c8 6000 	str.w	r6, [r8]
   84c4e:	e7c1      	b.n	84bd4 <__sflush_r+0xbc>
   84c50:	89ab      	ldrh	r3, [r5, #12]
   84c52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84c56:	81ab      	strh	r3, [r5, #12]
   84c58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84c5c:	20400001 	.word	0x20400001

00084c60 <_fflush_r>:
   84c60:	b510      	push	{r4, lr}
   84c62:	4604      	mov	r4, r0
   84c64:	b082      	sub	sp, #8
   84c66:	b108      	cbz	r0, 84c6c <_fflush_r+0xc>
   84c68:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84c6a:	b153      	cbz	r3, 84c82 <_fflush_r+0x22>
   84c6c:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   84c70:	b908      	cbnz	r0, 84c76 <_fflush_r+0x16>
   84c72:	b002      	add	sp, #8
   84c74:	bd10      	pop	{r4, pc}
   84c76:	4620      	mov	r0, r4
   84c78:	b002      	add	sp, #8
   84c7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   84c7e:	f7ff bf4b 	b.w	84b18 <__sflush_r>
   84c82:	9101      	str	r1, [sp, #4]
   84c84:	f000 f880 	bl	84d88 <__sinit>
   84c88:	9901      	ldr	r1, [sp, #4]
   84c8a:	e7ef      	b.n	84c6c <_fflush_r+0xc>

00084c8c <_cleanup_r>:
   84c8c:	4901      	ldr	r1, [pc, #4]	; (84c94 <_cleanup_r+0x8>)
   84c8e:	f000 bbaf 	b.w	853f0 <_fwalk_reent>
   84c92:	bf00      	nop
   84c94:	00086291 	.word	0x00086291

00084c98 <__sinit.part.1>:
   84c98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84c9c:	4607      	mov	r7, r0
   84c9e:	4835      	ldr	r0, [pc, #212]	; (84d74 <__sinit.part.1+0xdc>)
   84ca0:	687d      	ldr	r5, [r7, #4]
   84ca2:	2400      	movs	r4, #0
   84ca4:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   84ca8:	2304      	movs	r3, #4
   84caa:	2103      	movs	r1, #3
   84cac:	63f8      	str	r0, [r7, #60]	; 0x3c
   84cae:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   84cb2:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   84cb6:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   84cba:	b083      	sub	sp, #12
   84cbc:	602c      	str	r4, [r5, #0]
   84cbe:	606c      	str	r4, [r5, #4]
   84cc0:	60ac      	str	r4, [r5, #8]
   84cc2:	666c      	str	r4, [r5, #100]	; 0x64
   84cc4:	81ec      	strh	r4, [r5, #14]
   84cc6:	612c      	str	r4, [r5, #16]
   84cc8:	616c      	str	r4, [r5, #20]
   84cca:	61ac      	str	r4, [r5, #24]
   84ccc:	81ab      	strh	r3, [r5, #12]
   84cce:	4621      	mov	r1, r4
   84cd0:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   84cd4:	2208      	movs	r2, #8
   84cd6:	f7fe fde5 	bl	838a4 <memset>
   84cda:	f8df b09c 	ldr.w	fp, [pc, #156]	; 84d78 <__sinit.part.1+0xe0>
   84cde:	68be      	ldr	r6, [r7, #8]
   84ce0:	f8df a098 	ldr.w	sl, [pc, #152]	; 84d7c <__sinit.part.1+0xe4>
   84ce4:	f8df 9098 	ldr.w	r9, [pc, #152]	; 84d80 <__sinit.part.1+0xe8>
   84ce8:	f8df 8098 	ldr.w	r8, [pc, #152]	; 84d84 <__sinit.part.1+0xec>
   84cec:	2301      	movs	r3, #1
   84cee:	2209      	movs	r2, #9
   84cf0:	f8c5 b020 	str.w	fp, [r5, #32]
   84cf4:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   84cf8:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   84cfc:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   84d00:	61ed      	str	r5, [r5, #28]
   84d02:	4621      	mov	r1, r4
   84d04:	81f3      	strh	r3, [r6, #14]
   84d06:	81b2      	strh	r2, [r6, #12]
   84d08:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   84d0c:	6034      	str	r4, [r6, #0]
   84d0e:	6074      	str	r4, [r6, #4]
   84d10:	60b4      	str	r4, [r6, #8]
   84d12:	6674      	str	r4, [r6, #100]	; 0x64
   84d14:	6134      	str	r4, [r6, #16]
   84d16:	6174      	str	r4, [r6, #20]
   84d18:	61b4      	str	r4, [r6, #24]
   84d1a:	2208      	movs	r2, #8
   84d1c:	9301      	str	r3, [sp, #4]
   84d1e:	f7fe fdc1 	bl	838a4 <memset>
   84d22:	68fd      	ldr	r5, [r7, #12]
   84d24:	2012      	movs	r0, #18
   84d26:	2202      	movs	r2, #2
   84d28:	61f6      	str	r6, [r6, #28]
   84d2a:	f8c6 b020 	str.w	fp, [r6, #32]
   84d2e:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   84d32:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   84d36:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   84d3a:	4621      	mov	r1, r4
   84d3c:	81a8      	strh	r0, [r5, #12]
   84d3e:	81ea      	strh	r2, [r5, #14]
   84d40:	602c      	str	r4, [r5, #0]
   84d42:	606c      	str	r4, [r5, #4]
   84d44:	60ac      	str	r4, [r5, #8]
   84d46:	666c      	str	r4, [r5, #100]	; 0x64
   84d48:	612c      	str	r4, [r5, #16]
   84d4a:	616c      	str	r4, [r5, #20]
   84d4c:	61ac      	str	r4, [r5, #24]
   84d4e:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   84d52:	2208      	movs	r2, #8
   84d54:	f7fe fda6 	bl	838a4 <memset>
   84d58:	9b01      	ldr	r3, [sp, #4]
   84d5a:	61ed      	str	r5, [r5, #28]
   84d5c:	f8c5 b020 	str.w	fp, [r5, #32]
   84d60:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   84d64:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   84d68:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   84d6c:	63bb      	str	r3, [r7, #56]	; 0x38
   84d6e:	b003      	add	sp, #12
   84d70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84d74:	00084c8d 	.word	0x00084c8d
   84d78:	00085ff9 	.word	0x00085ff9
   84d7c:	0008601d 	.word	0x0008601d
   84d80:	00086059 	.word	0x00086059
   84d84:	00086079 	.word	0x00086079

00084d88 <__sinit>:
   84d88:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84d8a:	b103      	cbz	r3, 84d8e <__sinit+0x6>
   84d8c:	4770      	bx	lr
   84d8e:	f7ff bf83 	b.w	84c98 <__sinit.part.1>
   84d92:	bf00      	nop

00084d94 <__sfp_lock_acquire>:
   84d94:	4770      	bx	lr
   84d96:	bf00      	nop

00084d98 <__sfp_lock_release>:
   84d98:	4770      	bx	lr
   84d9a:	bf00      	nop

00084d9c <__libc_fini_array>:
   84d9c:	b538      	push	{r3, r4, r5, lr}
   84d9e:	4d07      	ldr	r5, [pc, #28]	; (84dbc <__libc_fini_array+0x20>)
   84da0:	4c07      	ldr	r4, [pc, #28]	; (84dc0 <__libc_fini_array+0x24>)
   84da2:	1b2c      	subs	r4, r5, r4
   84da4:	10a4      	asrs	r4, r4, #2
   84da6:	d005      	beq.n	84db4 <__libc_fini_array+0x18>
   84da8:	3c01      	subs	r4, #1
   84daa:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   84dae:	4798      	blx	r3
   84db0:	2c00      	cmp	r4, #0
   84db2:	d1f9      	bne.n	84da8 <__libc_fini_array+0xc>
   84db4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   84db8:	f002 be98 	b.w	87aec <_fini>
   84dbc:	00087afc 	.word	0x00087afc
   84dc0:	00087af8 	.word	0x00087af8

00084dc4 <__fputwc>:
   84dc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84dc8:	b082      	sub	sp, #8
   84dca:	4606      	mov	r6, r0
   84dcc:	460f      	mov	r7, r1
   84dce:	4614      	mov	r4, r2
   84dd0:	f000 fb3a 	bl	85448 <__locale_mb_cur_max>
   84dd4:	2801      	cmp	r0, #1
   84dd6:	d032      	beq.n	84e3e <__fputwc+0x7a>
   84dd8:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   84ddc:	463a      	mov	r2, r7
   84dde:	a901      	add	r1, sp, #4
   84de0:	4630      	mov	r0, r6
   84de2:	f001 f9a3 	bl	8612c <_wcrtomb_r>
   84de6:	f1b0 3fff 	cmp.w	r0, #4294967295
   84dea:	4680      	mov	r8, r0
   84dec:	d020      	beq.n	84e30 <__fputwc+0x6c>
   84dee:	b370      	cbz	r0, 84e4e <__fputwc+0x8a>
   84df0:	f89d 1004 	ldrb.w	r1, [sp, #4]
   84df4:	2500      	movs	r5, #0
   84df6:	e008      	b.n	84e0a <__fputwc+0x46>
   84df8:	6823      	ldr	r3, [r4, #0]
   84dfa:	1c5a      	adds	r2, r3, #1
   84dfc:	6022      	str	r2, [r4, #0]
   84dfe:	7019      	strb	r1, [r3, #0]
   84e00:	3501      	adds	r5, #1
   84e02:	4545      	cmp	r5, r8
   84e04:	d223      	bcs.n	84e4e <__fputwc+0x8a>
   84e06:	ab01      	add	r3, sp, #4
   84e08:	5d59      	ldrb	r1, [r3, r5]
   84e0a:	68a3      	ldr	r3, [r4, #8]
   84e0c:	3b01      	subs	r3, #1
   84e0e:	2b00      	cmp	r3, #0
   84e10:	60a3      	str	r3, [r4, #8]
   84e12:	daf1      	bge.n	84df8 <__fputwc+0x34>
   84e14:	69a2      	ldr	r2, [r4, #24]
   84e16:	4293      	cmp	r3, r2
   84e18:	db01      	blt.n	84e1e <__fputwc+0x5a>
   84e1a:	290a      	cmp	r1, #10
   84e1c:	d1ec      	bne.n	84df8 <__fputwc+0x34>
   84e1e:	4622      	mov	r2, r4
   84e20:	4630      	mov	r0, r6
   84e22:	f001 f92d 	bl	86080 <__swbuf_r>
   84e26:	1c43      	adds	r3, r0, #1
   84e28:	d1ea      	bne.n	84e00 <__fputwc+0x3c>
   84e2a:	b002      	add	sp, #8
   84e2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84e30:	89a3      	ldrh	r3, [r4, #12]
   84e32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84e36:	81a3      	strh	r3, [r4, #12]
   84e38:	b002      	add	sp, #8
   84e3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84e3e:	1e7b      	subs	r3, r7, #1
   84e40:	2bfe      	cmp	r3, #254	; 0xfe
   84e42:	d8c9      	bhi.n	84dd8 <__fputwc+0x14>
   84e44:	b2f9      	uxtb	r1, r7
   84e46:	4680      	mov	r8, r0
   84e48:	f88d 1004 	strb.w	r1, [sp, #4]
   84e4c:	e7d2      	b.n	84df4 <__fputwc+0x30>
   84e4e:	4638      	mov	r0, r7
   84e50:	b002      	add	sp, #8
   84e52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84e56:	bf00      	nop

00084e58 <_fputwc_r>:
   84e58:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
   84e5c:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   84e60:	d10a      	bne.n	84e78 <_fputwc_r+0x20>
   84e62:	b410      	push	{r4}
   84e64:	6e54      	ldr	r4, [r2, #100]	; 0x64
   84e66:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   84e6a:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
   84e6e:	6654      	str	r4, [r2, #100]	; 0x64
   84e70:	8193      	strh	r3, [r2, #12]
   84e72:	bc10      	pop	{r4}
   84e74:	f7ff bfa6 	b.w	84dc4 <__fputwc>
   84e78:	f7ff bfa4 	b.w	84dc4 <__fputwc>

00084e7c <_malloc_trim_r>:
   84e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84e7e:	460c      	mov	r4, r1
   84e80:	4f22      	ldr	r7, [pc, #136]	; (84f0c <_malloc_trim_r+0x90>)
   84e82:	4606      	mov	r6, r0
   84e84:	f000 feb8 	bl	85bf8 <__malloc_lock>
   84e88:	68bb      	ldr	r3, [r7, #8]
   84e8a:	685d      	ldr	r5, [r3, #4]
   84e8c:	f025 0503 	bic.w	r5, r5, #3
   84e90:	1b29      	subs	r1, r5, r4
   84e92:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   84e96:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   84e9a:	f021 010f 	bic.w	r1, r1, #15
   84e9e:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   84ea2:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   84ea6:	db07      	blt.n	84eb8 <_malloc_trim_r+0x3c>
   84ea8:	2100      	movs	r1, #0
   84eaa:	4630      	mov	r0, r6
   84eac:	f001 f892 	bl	85fd4 <_sbrk_r>
   84eb0:	68bb      	ldr	r3, [r7, #8]
   84eb2:	442b      	add	r3, r5
   84eb4:	4298      	cmp	r0, r3
   84eb6:	d004      	beq.n	84ec2 <_malloc_trim_r+0x46>
   84eb8:	4630      	mov	r0, r6
   84eba:	f000 fe9f 	bl	85bfc <__malloc_unlock>
   84ebe:	2000      	movs	r0, #0
   84ec0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84ec2:	4261      	negs	r1, r4
   84ec4:	4630      	mov	r0, r6
   84ec6:	f001 f885 	bl	85fd4 <_sbrk_r>
   84eca:	3001      	adds	r0, #1
   84ecc:	d00d      	beq.n	84eea <_malloc_trim_r+0x6e>
   84ece:	4b10      	ldr	r3, [pc, #64]	; (84f10 <_malloc_trim_r+0x94>)
   84ed0:	68ba      	ldr	r2, [r7, #8]
   84ed2:	6819      	ldr	r1, [r3, #0]
   84ed4:	1b2d      	subs	r5, r5, r4
   84ed6:	f045 0501 	orr.w	r5, r5, #1
   84eda:	4630      	mov	r0, r6
   84edc:	1b09      	subs	r1, r1, r4
   84ede:	6055      	str	r5, [r2, #4]
   84ee0:	6019      	str	r1, [r3, #0]
   84ee2:	f000 fe8b 	bl	85bfc <__malloc_unlock>
   84ee6:	2001      	movs	r0, #1
   84ee8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84eea:	2100      	movs	r1, #0
   84eec:	4630      	mov	r0, r6
   84eee:	f001 f871 	bl	85fd4 <_sbrk_r>
   84ef2:	68ba      	ldr	r2, [r7, #8]
   84ef4:	1a83      	subs	r3, r0, r2
   84ef6:	2b0f      	cmp	r3, #15
   84ef8:	ddde      	ble.n	84eb8 <_malloc_trim_r+0x3c>
   84efa:	4c06      	ldr	r4, [pc, #24]	; (84f14 <_malloc_trim_r+0x98>)
   84efc:	4904      	ldr	r1, [pc, #16]	; (84f10 <_malloc_trim_r+0x94>)
   84efe:	6824      	ldr	r4, [r4, #0]
   84f00:	f043 0301 	orr.w	r3, r3, #1
   84f04:	1b00      	subs	r0, r0, r4
   84f06:	6053      	str	r3, [r2, #4]
   84f08:	6008      	str	r0, [r1, #0]
   84f0a:	e7d5      	b.n	84eb8 <_malloc_trim_r+0x3c>
   84f0c:	20070598 	.word	0x20070598
   84f10:	2007ac60 	.word	0x2007ac60
   84f14:	200709a4 	.word	0x200709a4

00084f18 <_free_r>:
   84f18:	2900      	cmp	r1, #0
   84f1a:	d045      	beq.n	84fa8 <_free_r+0x90>
   84f1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84f20:	460d      	mov	r5, r1
   84f22:	4680      	mov	r8, r0
   84f24:	f000 fe68 	bl	85bf8 <__malloc_lock>
   84f28:	f855 7c04 	ldr.w	r7, [r5, #-4]
   84f2c:	496a      	ldr	r1, [pc, #424]	; (850d8 <_free_r+0x1c0>)
   84f2e:	f1a5 0408 	sub.w	r4, r5, #8
   84f32:	f027 0301 	bic.w	r3, r7, #1
   84f36:	18e2      	adds	r2, r4, r3
   84f38:	688e      	ldr	r6, [r1, #8]
   84f3a:	6850      	ldr	r0, [r2, #4]
   84f3c:	42b2      	cmp	r2, r6
   84f3e:	f020 0003 	bic.w	r0, r0, #3
   84f42:	d062      	beq.n	8500a <_free_r+0xf2>
   84f44:	07fe      	lsls	r6, r7, #31
   84f46:	6050      	str	r0, [r2, #4]
   84f48:	d40b      	bmi.n	84f62 <_free_r+0x4a>
   84f4a:	f855 7c08 	ldr.w	r7, [r5, #-8]
   84f4e:	f101 0e08 	add.w	lr, r1, #8
   84f52:	1be4      	subs	r4, r4, r7
   84f54:	68a5      	ldr	r5, [r4, #8]
   84f56:	443b      	add	r3, r7
   84f58:	4575      	cmp	r5, lr
   84f5a:	d06f      	beq.n	8503c <_free_r+0x124>
   84f5c:	68e7      	ldr	r7, [r4, #12]
   84f5e:	60ef      	str	r7, [r5, #12]
   84f60:	60bd      	str	r5, [r7, #8]
   84f62:	1815      	adds	r5, r2, r0
   84f64:	686d      	ldr	r5, [r5, #4]
   84f66:	07ed      	lsls	r5, r5, #31
   84f68:	d542      	bpl.n	84ff0 <_free_r+0xd8>
   84f6a:	f043 0201 	orr.w	r2, r3, #1
   84f6e:	6062      	str	r2, [r4, #4]
   84f70:	50e3      	str	r3, [r4, r3]
   84f72:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   84f76:	d218      	bcs.n	84faa <_free_r+0x92>
   84f78:	08db      	lsrs	r3, r3, #3
   84f7a:	6848      	ldr	r0, [r1, #4]
   84f7c:	109d      	asrs	r5, r3, #2
   84f7e:	2201      	movs	r2, #1
   84f80:	3301      	adds	r3, #1
   84f82:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   84f86:	fa02 f505 	lsl.w	r5, r2, r5
   84f8a:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
   84f8e:	4328      	orrs	r0, r5
   84f90:	3a08      	subs	r2, #8
   84f92:	60e2      	str	r2, [r4, #12]
   84f94:	60a7      	str	r7, [r4, #8]
   84f96:	6048      	str	r0, [r1, #4]
   84f98:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   84f9c:	60fc      	str	r4, [r7, #12]
   84f9e:	4640      	mov	r0, r8
   84fa0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   84fa4:	f000 be2a 	b.w	85bfc <__malloc_unlock>
   84fa8:	4770      	bx	lr
   84faa:	0a5a      	lsrs	r2, r3, #9
   84fac:	2a04      	cmp	r2, #4
   84fae:	d853      	bhi.n	85058 <_free_r+0x140>
   84fb0:	099a      	lsrs	r2, r3, #6
   84fb2:	f102 0739 	add.w	r7, r2, #57	; 0x39
   84fb6:	007f      	lsls	r7, r7, #1
   84fb8:	f102 0538 	add.w	r5, r2, #56	; 0x38
   84fbc:	eb01 0087 	add.w	r0, r1, r7, lsl #2
   84fc0:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
   84fc4:	3808      	subs	r0, #8
   84fc6:	4290      	cmp	r0, r2
   84fc8:	4943      	ldr	r1, [pc, #268]	; (850d8 <_free_r+0x1c0>)
   84fca:	d04d      	beq.n	85068 <_free_r+0x150>
   84fcc:	6851      	ldr	r1, [r2, #4]
   84fce:	f021 0103 	bic.w	r1, r1, #3
   84fd2:	428b      	cmp	r3, r1
   84fd4:	d202      	bcs.n	84fdc <_free_r+0xc4>
   84fd6:	6892      	ldr	r2, [r2, #8]
   84fd8:	4290      	cmp	r0, r2
   84fda:	d1f7      	bne.n	84fcc <_free_r+0xb4>
   84fdc:	68d0      	ldr	r0, [r2, #12]
   84fde:	60e0      	str	r0, [r4, #12]
   84fe0:	60a2      	str	r2, [r4, #8]
   84fe2:	6084      	str	r4, [r0, #8]
   84fe4:	60d4      	str	r4, [r2, #12]
   84fe6:	4640      	mov	r0, r8
   84fe8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   84fec:	f000 be06 	b.w	85bfc <__malloc_unlock>
   84ff0:	6895      	ldr	r5, [r2, #8]
   84ff2:	4f3a      	ldr	r7, [pc, #232]	; (850dc <_free_r+0x1c4>)
   84ff4:	4403      	add	r3, r0
   84ff6:	42bd      	cmp	r5, r7
   84ff8:	d03f      	beq.n	8507a <_free_r+0x162>
   84ffa:	68d0      	ldr	r0, [r2, #12]
   84ffc:	f043 0201 	orr.w	r2, r3, #1
   85000:	60e8      	str	r0, [r5, #12]
   85002:	6085      	str	r5, [r0, #8]
   85004:	6062      	str	r2, [r4, #4]
   85006:	50e3      	str	r3, [r4, r3]
   85008:	e7b3      	b.n	84f72 <_free_r+0x5a>
   8500a:	07ff      	lsls	r7, r7, #31
   8500c:	4403      	add	r3, r0
   8500e:	d407      	bmi.n	85020 <_free_r+0x108>
   85010:	f855 5c08 	ldr.w	r5, [r5, #-8]
   85014:	1b64      	subs	r4, r4, r5
   85016:	68e2      	ldr	r2, [r4, #12]
   85018:	68a0      	ldr	r0, [r4, #8]
   8501a:	442b      	add	r3, r5
   8501c:	60c2      	str	r2, [r0, #12]
   8501e:	6090      	str	r0, [r2, #8]
   85020:	4a2f      	ldr	r2, [pc, #188]	; (850e0 <_free_r+0x1c8>)
   85022:	f043 0001 	orr.w	r0, r3, #1
   85026:	6812      	ldr	r2, [r2, #0]
   85028:	6060      	str	r0, [r4, #4]
   8502a:	4293      	cmp	r3, r2
   8502c:	608c      	str	r4, [r1, #8]
   8502e:	d3b6      	bcc.n	84f9e <_free_r+0x86>
   85030:	4b2c      	ldr	r3, [pc, #176]	; (850e4 <_free_r+0x1cc>)
   85032:	4640      	mov	r0, r8
   85034:	6819      	ldr	r1, [r3, #0]
   85036:	f7ff ff21 	bl	84e7c <_malloc_trim_r>
   8503a:	e7b0      	b.n	84f9e <_free_r+0x86>
   8503c:	1811      	adds	r1, r2, r0
   8503e:	6849      	ldr	r1, [r1, #4]
   85040:	07c9      	lsls	r1, r1, #31
   85042:	d444      	bmi.n	850ce <_free_r+0x1b6>
   85044:	6891      	ldr	r1, [r2, #8]
   85046:	4403      	add	r3, r0
   85048:	68d2      	ldr	r2, [r2, #12]
   8504a:	f043 0001 	orr.w	r0, r3, #1
   8504e:	60ca      	str	r2, [r1, #12]
   85050:	6091      	str	r1, [r2, #8]
   85052:	6060      	str	r0, [r4, #4]
   85054:	50e3      	str	r3, [r4, r3]
   85056:	e7a2      	b.n	84f9e <_free_r+0x86>
   85058:	2a14      	cmp	r2, #20
   8505a:	d817      	bhi.n	8508c <_free_r+0x174>
   8505c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   85060:	007f      	lsls	r7, r7, #1
   85062:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   85066:	e7a9      	b.n	84fbc <_free_r+0xa4>
   85068:	10aa      	asrs	r2, r5, #2
   8506a:	684b      	ldr	r3, [r1, #4]
   8506c:	2501      	movs	r5, #1
   8506e:	fa05 f202 	lsl.w	r2, r5, r2
   85072:	4313      	orrs	r3, r2
   85074:	604b      	str	r3, [r1, #4]
   85076:	4602      	mov	r2, r0
   85078:	e7b1      	b.n	84fde <_free_r+0xc6>
   8507a:	f043 0201 	orr.w	r2, r3, #1
   8507e:	614c      	str	r4, [r1, #20]
   85080:	610c      	str	r4, [r1, #16]
   85082:	60e5      	str	r5, [r4, #12]
   85084:	60a5      	str	r5, [r4, #8]
   85086:	6062      	str	r2, [r4, #4]
   85088:	50e3      	str	r3, [r4, r3]
   8508a:	e788      	b.n	84f9e <_free_r+0x86>
   8508c:	2a54      	cmp	r2, #84	; 0x54
   8508e:	d806      	bhi.n	8509e <_free_r+0x186>
   85090:	0b1a      	lsrs	r2, r3, #12
   85092:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   85096:	007f      	lsls	r7, r7, #1
   85098:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   8509c:	e78e      	b.n	84fbc <_free_r+0xa4>
   8509e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   850a2:	d806      	bhi.n	850b2 <_free_r+0x19a>
   850a4:	0bda      	lsrs	r2, r3, #15
   850a6:	f102 0778 	add.w	r7, r2, #120	; 0x78
   850aa:	007f      	lsls	r7, r7, #1
   850ac:	f102 0577 	add.w	r5, r2, #119	; 0x77
   850b0:	e784      	b.n	84fbc <_free_r+0xa4>
   850b2:	f240 5054 	movw	r0, #1364	; 0x554
   850b6:	4282      	cmp	r2, r0
   850b8:	d806      	bhi.n	850c8 <_free_r+0x1b0>
   850ba:	0c9a      	lsrs	r2, r3, #18
   850bc:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   850c0:	007f      	lsls	r7, r7, #1
   850c2:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   850c6:	e779      	b.n	84fbc <_free_r+0xa4>
   850c8:	27fe      	movs	r7, #254	; 0xfe
   850ca:	257e      	movs	r5, #126	; 0x7e
   850cc:	e776      	b.n	84fbc <_free_r+0xa4>
   850ce:	f043 0201 	orr.w	r2, r3, #1
   850d2:	6062      	str	r2, [r4, #4]
   850d4:	50e3      	str	r3, [r4, r3]
   850d6:	e762      	b.n	84f9e <_free_r+0x86>
   850d8:	20070598 	.word	0x20070598
   850dc:	200705a0 	.word	0x200705a0
   850e0:	200709a0 	.word	0x200709a0
   850e4:	2007ac5c 	.word	0x2007ac5c

000850e8 <__sfvwrite_r>:
   850e8:	6893      	ldr	r3, [r2, #8]
   850ea:	2b00      	cmp	r3, #0
   850ec:	f000 80ab 	beq.w	85246 <__sfvwrite_r+0x15e>
   850f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   850f4:	898b      	ldrh	r3, [r1, #12]
   850f6:	b085      	sub	sp, #20
   850f8:	460c      	mov	r4, r1
   850fa:	0719      	lsls	r1, r3, #28
   850fc:	9002      	str	r0, [sp, #8]
   850fe:	4616      	mov	r6, r2
   85100:	d528      	bpl.n	85154 <__sfvwrite_r+0x6c>
   85102:	6922      	ldr	r2, [r4, #16]
   85104:	b332      	cbz	r2, 85154 <__sfvwrite_r+0x6c>
   85106:	f003 0802 	and.w	r8, r3, #2
   8510a:	fa1f f088 	uxth.w	r0, r8
   8510e:	6835      	ldr	r5, [r6, #0]
   85110:	b378      	cbz	r0, 85172 <__sfvwrite_r+0x8a>
   85112:	f04f 0900 	mov.w	r9, #0
   85116:	46c8      	mov	r8, r9
   85118:	f8df a2d0 	ldr.w	sl, [pc, #720]	; 853ec <__sfvwrite_r+0x304>
   8511c:	f1b8 0f00 	cmp.w	r8, #0
   85120:	f000 808b 	beq.w	8523a <__sfvwrite_r+0x152>
   85124:	45d0      	cmp	r8, sl
   85126:	4643      	mov	r3, r8
   85128:	464a      	mov	r2, r9
   8512a:	bf28      	it	cs
   8512c:	4653      	movcs	r3, sl
   8512e:	69e1      	ldr	r1, [r4, #28]
   85130:	9802      	ldr	r0, [sp, #8]
   85132:	6a67      	ldr	r7, [r4, #36]	; 0x24
   85134:	47b8      	blx	r7
   85136:	2800      	cmp	r0, #0
   85138:	f340 80a5 	ble.w	85286 <__sfvwrite_r+0x19e>
   8513c:	68b3      	ldr	r3, [r6, #8]
   8513e:	4481      	add	r9, r0
   85140:	1a1b      	subs	r3, r3, r0
   85142:	ebc0 0808 	rsb	r8, r0, r8
   85146:	60b3      	str	r3, [r6, #8]
   85148:	2b00      	cmp	r3, #0
   8514a:	d1e7      	bne.n	8511c <__sfvwrite_r+0x34>
   8514c:	2000      	movs	r0, #0
   8514e:	b005      	add	sp, #20
   85150:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85154:	4621      	mov	r1, r4
   85156:	9802      	ldr	r0, [sp, #8]
   85158:	f7ff fc6a 	bl	84a30 <__swsetup_r>
   8515c:	2800      	cmp	r0, #0
   8515e:	f040 813c 	bne.w	853da <__sfvwrite_r+0x2f2>
   85162:	89a3      	ldrh	r3, [r4, #12]
   85164:	6835      	ldr	r5, [r6, #0]
   85166:	f003 0802 	and.w	r8, r3, #2
   8516a:	fa1f f088 	uxth.w	r0, r8
   8516e:	2800      	cmp	r0, #0
   85170:	d1cf      	bne.n	85112 <__sfvwrite_r+0x2a>
   85172:	f013 0901 	ands.w	r9, r3, #1
   85176:	f040 8090 	bne.w	8529a <__sfvwrite_r+0x1b2>
   8517a:	464f      	mov	r7, r9
   8517c:	9601      	str	r6, [sp, #4]
   8517e:	2f00      	cmp	r7, #0
   85180:	d056      	beq.n	85230 <__sfvwrite_r+0x148>
   85182:	059a      	lsls	r2, r3, #22
   85184:	f8d4 8008 	ldr.w	r8, [r4, #8]
   85188:	d55f      	bpl.n	8524a <__sfvwrite_r+0x162>
   8518a:	4547      	cmp	r7, r8
   8518c:	46c2      	mov	sl, r8
   8518e:	f0c0 80bf 	bcc.w	85310 <__sfvwrite_r+0x228>
   85192:	f413 6f90 	tst.w	r3, #1152	; 0x480
   85196:	f000 80bd 	beq.w	85314 <__sfvwrite_r+0x22c>
   8519a:	6962      	ldr	r2, [r4, #20]
   8519c:	6820      	ldr	r0, [r4, #0]
   8519e:	6921      	ldr	r1, [r4, #16]
   851a0:	eb02 0842 	add.w	r8, r2, r2, lsl #1
   851a4:	ebc1 0a00 	rsb	sl, r1, r0
   851a8:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
   851ac:	f10a 0001 	add.w	r0, sl, #1
   851b0:	ea4f 0868 	mov.w	r8, r8, asr #1
   851b4:	4438      	add	r0, r7
   851b6:	4540      	cmp	r0, r8
   851b8:	4642      	mov	r2, r8
   851ba:	bf84      	itt	hi
   851bc:	4680      	movhi	r8, r0
   851be:	4642      	movhi	r2, r8
   851c0:	055b      	lsls	r3, r3, #21
   851c2:	f140 80f2 	bpl.w	853aa <__sfvwrite_r+0x2c2>
   851c6:	4611      	mov	r1, r2
   851c8:	9802      	ldr	r0, [sp, #8]
   851ca:	f000 f9bf 	bl	8554c <_malloc_r>
   851ce:	4683      	mov	fp, r0
   851d0:	2800      	cmp	r0, #0
   851d2:	f000 8105 	beq.w	853e0 <__sfvwrite_r+0x2f8>
   851d6:	4652      	mov	r2, sl
   851d8:	6921      	ldr	r1, [r4, #16]
   851da:	f7fe faed 	bl	837b8 <memcpy>
   851de:	89a3      	ldrh	r3, [r4, #12]
   851e0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
   851e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   851e8:	81a3      	strh	r3, [r4, #12]
   851ea:	ebca 0308 	rsb	r3, sl, r8
   851ee:	eb0b 000a 	add.w	r0, fp, sl
   851f2:	f8c4 8014 	str.w	r8, [r4, #20]
   851f6:	46ba      	mov	sl, r7
   851f8:	46b8      	mov	r8, r7
   851fa:	f8c4 b010 	str.w	fp, [r4, #16]
   851fe:	6020      	str	r0, [r4, #0]
   85200:	60a3      	str	r3, [r4, #8]
   85202:	4652      	mov	r2, sl
   85204:	4649      	mov	r1, r9
   85206:	f000 fc93 	bl	85b30 <memmove>
   8520a:	68a0      	ldr	r0, [r4, #8]
   8520c:	6823      	ldr	r3, [r4, #0]
   8520e:	ebc8 0000 	rsb	r0, r8, r0
   85212:	60a0      	str	r0, [r4, #8]
   85214:	4638      	mov	r0, r7
   85216:	4453      	add	r3, sl
   85218:	6023      	str	r3, [r4, #0]
   8521a:	9a01      	ldr	r2, [sp, #4]
   8521c:	4481      	add	r9, r0
   8521e:	6893      	ldr	r3, [r2, #8]
   85220:	1a3f      	subs	r7, r7, r0
   85222:	1a1b      	subs	r3, r3, r0
   85224:	6093      	str	r3, [r2, #8]
   85226:	2b00      	cmp	r3, #0
   85228:	d090      	beq.n	8514c <__sfvwrite_r+0x64>
   8522a:	89a3      	ldrh	r3, [r4, #12]
   8522c:	2f00      	cmp	r7, #0
   8522e:	d1a8      	bne.n	85182 <__sfvwrite_r+0x9a>
   85230:	f8d5 9000 	ldr.w	r9, [r5]
   85234:	686f      	ldr	r7, [r5, #4]
   85236:	3508      	adds	r5, #8
   85238:	e7a1      	b.n	8517e <__sfvwrite_r+0x96>
   8523a:	f8d5 9000 	ldr.w	r9, [r5]
   8523e:	f8d5 8004 	ldr.w	r8, [r5, #4]
   85242:	3508      	adds	r5, #8
   85244:	e76a      	b.n	8511c <__sfvwrite_r+0x34>
   85246:	2000      	movs	r0, #0
   85248:	4770      	bx	lr
   8524a:	6820      	ldr	r0, [r4, #0]
   8524c:	6923      	ldr	r3, [r4, #16]
   8524e:	4298      	cmp	r0, r3
   85250:	d803      	bhi.n	8525a <__sfvwrite_r+0x172>
   85252:	6962      	ldr	r2, [r4, #20]
   85254:	4297      	cmp	r7, r2
   85256:	f080 8083 	bcs.w	85360 <__sfvwrite_r+0x278>
   8525a:	45b8      	cmp	r8, r7
   8525c:	bf28      	it	cs
   8525e:	46b8      	movcs	r8, r7
   85260:	4649      	mov	r1, r9
   85262:	4642      	mov	r2, r8
   85264:	f000 fc64 	bl	85b30 <memmove>
   85268:	68a3      	ldr	r3, [r4, #8]
   8526a:	6822      	ldr	r2, [r4, #0]
   8526c:	ebc8 0303 	rsb	r3, r8, r3
   85270:	4442      	add	r2, r8
   85272:	60a3      	str	r3, [r4, #8]
   85274:	6022      	str	r2, [r4, #0]
   85276:	2b00      	cmp	r3, #0
   85278:	d148      	bne.n	8530c <__sfvwrite_r+0x224>
   8527a:	4621      	mov	r1, r4
   8527c:	9802      	ldr	r0, [sp, #8]
   8527e:	f7ff fcef 	bl	84c60 <_fflush_r>
   85282:	2800      	cmp	r0, #0
   85284:	d042      	beq.n	8530c <__sfvwrite_r+0x224>
   85286:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8528a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8528e:	f04f 30ff 	mov.w	r0, #4294967295
   85292:	81a3      	strh	r3, [r4, #12]
   85294:	b005      	add	sp, #20
   85296:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8529a:	4680      	mov	r8, r0
   8529c:	4682      	mov	sl, r0
   8529e:	4681      	mov	r9, r0
   852a0:	9001      	str	r0, [sp, #4]
   852a2:	f1b9 0f00 	cmp.w	r9, #0
   852a6:	d029      	beq.n	852fc <__sfvwrite_r+0x214>
   852a8:	9b01      	ldr	r3, [sp, #4]
   852aa:	2b00      	cmp	r3, #0
   852ac:	d04b      	beq.n	85346 <__sfvwrite_r+0x25e>
   852ae:	45c8      	cmp	r8, r9
   852b0:	46c3      	mov	fp, r8
   852b2:	bf28      	it	cs
   852b4:	46cb      	movcs	fp, r9
   852b6:	6820      	ldr	r0, [r4, #0]
   852b8:	6923      	ldr	r3, [r4, #16]
   852ba:	465f      	mov	r7, fp
   852bc:	4298      	cmp	r0, r3
   852be:	6962      	ldr	r2, [r4, #20]
   852c0:	d903      	bls.n	852ca <__sfvwrite_r+0x1e2>
   852c2:	68a3      	ldr	r3, [r4, #8]
   852c4:	4413      	add	r3, r2
   852c6:	459b      	cmp	fp, r3
   852c8:	dc5c      	bgt.n	85384 <__sfvwrite_r+0x29c>
   852ca:	4593      	cmp	fp, r2
   852cc:	db24      	blt.n	85318 <__sfvwrite_r+0x230>
   852ce:	4613      	mov	r3, r2
   852d0:	6a67      	ldr	r7, [r4, #36]	; 0x24
   852d2:	4652      	mov	r2, sl
   852d4:	69e1      	ldr	r1, [r4, #28]
   852d6:	9802      	ldr	r0, [sp, #8]
   852d8:	47b8      	blx	r7
   852da:	1e07      	subs	r7, r0, #0
   852dc:	ddd3      	ble.n	85286 <__sfvwrite_r+0x19e>
   852de:	ebb8 0807 	subs.w	r8, r8, r7
   852e2:	d027      	beq.n	85334 <__sfvwrite_r+0x24c>
   852e4:	68b3      	ldr	r3, [r6, #8]
   852e6:	44ba      	add	sl, r7
   852e8:	1bdb      	subs	r3, r3, r7
   852ea:	ebc7 0909 	rsb	r9, r7, r9
   852ee:	60b3      	str	r3, [r6, #8]
   852f0:	2b00      	cmp	r3, #0
   852f2:	f43f af2b 	beq.w	8514c <__sfvwrite_r+0x64>
   852f6:	f1b9 0f00 	cmp.w	r9, #0
   852fa:	d1d5      	bne.n	852a8 <__sfvwrite_r+0x1c0>
   852fc:	2300      	movs	r3, #0
   852fe:	f8d5 a000 	ldr.w	sl, [r5]
   85302:	f8d5 9004 	ldr.w	r9, [r5, #4]
   85306:	9301      	str	r3, [sp, #4]
   85308:	3508      	adds	r5, #8
   8530a:	e7ca      	b.n	852a2 <__sfvwrite_r+0x1ba>
   8530c:	4640      	mov	r0, r8
   8530e:	e784      	b.n	8521a <__sfvwrite_r+0x132>
   85310:	46b8      	mov	r8, r7
   85312:	46ba      	mov	sl, r7
   85314:	6820      	ldr	r0, [r4, #0]
   85316:	e774      	b.n	85202 <__sfvwrite_r+0x11a>
   85318:	465a      	mov	r2, fp
   8531a:	4651      	mov	r1, sl
   8531c:	f000 fc08 	bl	85b30 <memmove>
   85320:	68a2      	ldr	r2, [r4, #8]
   85322:	6823      	ldr	r3, [r4, #0]
   85324:	ebcb 0202 	rsb	r2, fp, r2
   85328:	445b      	add	r3, fp
   8532a:	ebb8 0807 	subs.w	r8, r8, r7
   8532e:	60a2      	str	r2, [r4, #8]
   85330:	6023      	str	r3, [r4, #0]
   85332:	d1d7      	bne.n	852e4 <__sfvwrite_r+0x1fc>
   85334:	4621      	mov	r1, r4
   85336:	9802      	ldr	r0, [sp, #8]
   85338:	f7ff fc92 	bl	84c60 <_fflush_r>
   8533c:	2800      	cmp	r0, #0
   8533e:	d1a2      	bne.n	85286 <__sfvwrite_r+0x19e>
   85340:	f8cd 8004 	str.w	r8, [sp, #4]
   85344:	e7ce      	b.n	852e4 <__sfvwrite_r+0x1fc>
   85346:	464a      	mov	r2, r9
   85348:	210a      	movs	r1, #10
   8534a:	4650      	mov	r0, sl
   8534c:	f000 fbaa 	bl	85aa4 <memchr>
   85350:	2800      	cmp	r0, #0
   85352:	d03d      	beq.n	853d0 <__sfvwrite_r+0x2e8>
   85354:	3001      	adds	r0, #1
   85356:	2301      	movs	r3, #1
   85358:	ebca 0800 	rsb	r8, sl, r0
   8535c:	9301      	str	r3, [sp, #4]
   8535e:	e7a6      	b.n	852ae <__sfvwrite_r+0x1c6>
   85360:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
   85364:	42bb      	cmp	r3, r7
   85366:	bf28      	it	cs
   85368:	463b      	movcs	r3, r7
   8536a:	fb93 f3f2 	sdiv	r3, r3, r2
   8536e:	69e1      	ldr	r1, [r4, #28]
   85370:	fb02 f303 	mul.w	r3, r2, r3
   85374:	9802      	ldr	r0, [sp, #8]
   85376:	464a      	mov	r2, r9
   85378:	6a66      	ldr	r6, [r4, #36]	; 0x24
   8537a:	47b0      	blx	r6
   8537c:	2800      	cmp	r0, #0
   8537e:	f73f af4c 	bgt.w	8521a <__sfvwrite_r+0x132>
   85382:	e780      	b.n	85286 <__sfvwrite_r+0x19e>
   85384:	461a      	mov	r2, r3
   85386:	4651      	mov	r1, sl
   85388:	9303      	str	r3, [sp, #12]
   8538a:	f000 fbd1 	bl	85b30 <memmove>
   8538e:	6822      	ldr	r2, [r4, #0]
   85390:	9b03      	ldr	r3, [sp, #12]
   85392:	4621      	mov	r1, r4
   85394:	441a      	add	r2, r3
   85396:	6022      	str	r2, [r4, #0]
   85398:	9802      	ldr	r0, [sp, #8]
   8539a:	f7ff fc61 	bl	84c60 <_fflush_r>
   8539e:	9b03      	ldr	r3, [sp, #12]
   853a0:	2800      	cmp	r0, #0
   853a2:	f47f af70 	bne.w	85286 <__sfvwrite_r+0x19e>
   853a6:	461f      	mov	r7, r3
   853a8:	e799      	b.n	852de <__sfvwrite_r+0x1f6>
   853aa:	9802      	ldr	r0, [sp, #8]
   853ac:	f000 fc28 	bl	85c00 <_realloc_r>
   853b0:	4683      	mov	fp, r0
   853b2:	2800      	cmp	r0, #0
   853b4:	f47f af19 	bne.w	851ea <__sfvwrite_r+0x102>
   853b8:	9d02      	ldr	r5, [sp, #8]
   853ba:	6921      	ldr	r1, [r4, #16]
   853bc:	4628      	mov	r0, r5
   853be:	f7ff fdab 	bl	84f18 <_free_r>
   853c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   853c6:	220c      	movs	r2, #12
   853c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   853cc:	602a      	str	r2, [r5, #0]
   853ce:	e75c      	b.n	8528a <__sfvwrite_r+0x1a2>
   853d0:	2301      	movs	r3, #1
   853d2:	f109 0801 	add.w	r8, r9, #1
   853d6:	9301      	str	r3, [sp, #4]
   853d8:	e769      	b.n	852ae <__sfvwrite_r+0x1c6>
   853da:	f04f 30ff 	mov.w	r0, #4294967295
   853de:	e6b6      	b.n	8514e <__sfvwrite_r+0x66>
   853e0:	9a02      	ldr	r2, [sp, #8]
   853e2:	230c      	movs	r3, #12
   853e4:	6013      	str	r3, [r2, #0]
   853e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   853ea:	e74e      	b.n	8528a <__sfvwrite_r+0x1a2>
   853ec:	7ffffc00 	.word	0x7ffffc00

000853f0 <_fwalk_reent>:
   853f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   853f4:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
   853f8:	d01e      	beq.n	85438 <_fwalk_reent+0x48>
   853fa:	4688      	mov	r8, r1
   853fc:	4607      	mov	r7, r0
   853fe:	f04f 0900 	mov.w	r9, #0
   85402:	6875      	ldr	r5, [r6, #4]
   85404:	68b4      	ldr	r4, [r6, #8]
   85406:	3d01      	subs	r5, #1
   85408:	d410      	bmi.n	8542c <_fwalk_reent+0x3c>
   8540a:	89a3      	ldrh	r3, [r4, #12]
   8540c:	3d01      	subs	r5, #1
   8540e:	2b01      	cmp	r3, #1
   85410:	d908      	bls.n	85424 <_fwalk_reent+0x34>
   85412:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   85416:	3301      	adds	r3, #1
   85418:	d004      	beq.n	85424 <_fwalk_reent+0x34>
   8541a:	4621      	mov	r1, r4
   8541c:	4638      	mov	r0, r7
   8541e:	47c0      	blx	r8
   85420:	ea49 0900 	orr.w	r9, r9, r0
   85424:	1c6b      	adds	r3, r5, #1
   85426:	f104 0468 	add.w	r4, r4, #104	; 0x68
   8542a:	d1ee      	bne.n	8540a <_fwalk_reent+0x1a>
   8542c:	6836      	ldr	r6, [r6, #0]
   8542e:	2e00      	cmp	r6, #0
   85430:	d1e7      	bne.n	85402 <_fwalk_reent+0x12>
   85432:	4648      	mov	r0, r9
   85434:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   85438:	46b1      	mov	r9, r6
   8543a:	4648      	mov	r0, r9
   8543c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00085440 <__locale_charset>:
   85440:	4800      	ldr	r0, [pc, #0]	; (85444 <__locale_charset+0x4>)
   85442:	4770      	bx	lr
   85444:	20070574 	.word	0x20070574

00085448 <__locale_mb_cur_max>:
   85448:	4b01      	ldr	r3, [pc, #4]	; (85450 <__locale_mb_cur_max+0x8>)
   8544a:	6818      	ldr	r0, [r3, #0]
   8544c:	4770      	bx	lr
   8544e:	bf00      	nop
   85450:	20070594 	.word	0x20070594

00085454 <__swhatbuf_r>:
   85454:	b570      	push	{r4, r5, r6, lr}
   85456:	460e      	mov	r6, r1
   85458:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8545c:	b090      	sub	sp, #64	; 0x40
   8545e:	2900      	cmp	r1, #0
   85460:	4614      	mov	r4, r2
   85462:	461d      	mov	r5, r3
   85464:	db14      	blt.n	85490 <__swhatbuf_r+0x3c>
   85466:	aa01      	add	r2, sp, #4
   85468:	f000 ff54 	bl	86314 <_fstat_r>
   8546c:	2800      	cmp	r0, #0
   8546e:	db0f      	blt.n	85490 <__swhatbuf_r+0x3c>
   85470:	9a02      	ldr	r2, [sp, #8]
   85472:	f44f 6380 	mov.w	r3, #1024	; 0x400
   85476:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   8547a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
   8547e:	fab2 f282 	clz	r2, r2
   85482:	f44f 6000 	mov.w	r0, #2048	; 0x800
   85486:	0952      	lsrs	r2, r2, #5
   85488:	602a      	str	r2, [r5, #0]
   8548a:	6023      	str	r3, [r4, #0]
   8548c:	b010      	add	sp, #64	; 0x40
   8548e:	bd70      	pop	{r4, r5, r6, pc}
   85490:	89b2      	ldrh	r2, [r6, #12]
   85492:	2000      	movs	r0, #0
   85494:	f002 0280 	and.w	r2, r2, #128	; 0x80
   85498:	b292      	uxth	r2, r2
   8549a:	6028      	str	r0, [r5, #0]
   8549c:	b11a      	cbz	r2, 854a6 <__swhatbuf_r+0x52>
   8549e:	2340      	movs	r3, #64	; 0x40
   854a0:	6023      	str	r3, [r4, #0]
   854a2:	b010      	add	sp, #64	; 0x40
   854a4:	bd70      	pop	{r4, r5, r6, pc}
   854a6:	4610      	mov	r0, r2
   854a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
   854ac:	6023      	str	r3, [r4, #0]
   854ae:	b010      	add	sp, #64	; 0x40
   854b0:	bd70      	pop	{r4, r5, r6, pc}
   854b2:	bf00      	nop

000854b4 <__smakebuf_r>:
   854b4:	898a      	ldrh	r2, [r1, #12]
   854b6:	460b      	mov	r3, r1
   854b8:	0792      	lsls	r2, r2, #30
   854ba:	d506      	bpl.n	854ca <__smakebuf_r+0x16>
   854bc:	f101 0243 	add.w	r2, r1, #67	; 0x43
   854c0:	2101      	movs	r1, #1
   854c2:	601a      	str	r2, [r3, #0]
   854c4:	611a      	str	r2, [r3, #16]
   854c6:	6159      	str	r1, [r3, #20]
   854c8:	4770      	bx	lr
   854ca:	b5f0      	push	{r4, r5, r6, r7, lr}
   854cc:	b083      	sub	sp, #12
   854ce:	ab01      	add	r3, sp, #4
   854d0:	466a      	mov	r2, sp
   854d2:	460c      	mov	r4, r1
   854d4:	4605      	mov	r5, r0
   854d6:	f7ff ffbd 	bl	85454 <__swhatbuf_r>
   854da:	9900      	ldr	r1, [sp, #0]
   854dc:	4606      	mov	r6, r0
   854de:	4628      	mov	r0, r5
   854e0:	f000 f834 	bl	8554c <_malloc_r>
   854e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   854e8:	b1d0      	cbz	r0, 85520 <__smakebuf_r+0x6c>
   854ea:	e89d 0006 	ldmia.w	sp, {r1, r2}
   854ee:	4f12      	ldr	r7, [pc, #72]	; (85538 <__smakebuf_r+0x84>)
   854f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   854f4:	63ef      	str	r7, [r5, #60]	; 0x3c
   854f6:	81a3      	strh	r3, [r4, #12]
   854f8:	6020      	str	r0, [r4, #0]
   854fa:	6120      	str	r0, [r4, #16]
   854fc:	6161      	str	r1, [r4, #20]
   854fe:	b91a      	cbnz	r2, 85508 <__smakebuf_r+0x54>
   85500:	4333      	orrs	r3, r6
   85502:	81a3      	strh	r3, [r4, #12]
   85504:	b003      	add	sp, #12
   85506:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85508:	4628      	mov	r0, r5
   8550a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8550e:	f000 ff15 	bl	8633c <_isatty_r>
   85512:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   85516:	2800      	cmp	r0, #0
   85518:	d0f2      	beq.n	85500 <__smakebuf_r+0x4c>
   8551a:	f043 0301 	orr.w	r3, r3, #1
   8551e:	e7ef      	b.n	85500 <__smakebuf_r+0x4c>
   85520:	059a      	lsls	r2, r3, #22
   85522:	d4ef      	bmi.n	85504 <__smakebuf_r+0x50>
   85524:	f104 0243 	add.w	r2, r4, #67	; 0x43
   85528:	f043 0302 	orr.w	r3, r3, #2
   8552c:	2101      	movs	r1, #1
   8552e:	81a3      	strh	r3, [r4, #12]
   85530:	6022      	str	r2, [r4, #0]
   85532:	6122      	str	r2, [r4, #16]
   85534:	6161      	str	r1, [r4, #20]
   85536:	e7e5      	b.n	85504 <__smakebuf_r+0x50>
   85538:	00084c8d 	.word	0x00084c8d

0008553c <malloc>:
   8553c:	4b02      	ldr	r3, [pc, #8]	; (85548 <malloc+0xc>)
   8553e:	4601      	mov	r1, r0
   85540:	6818      	ldr	r0, [r3, #0]
   85542:	f000 b803 	b.w	8554c <_malloc_r>
   85546:	bf00      	nop
   85548:	20070570 	.word	0x20070570

0008554c <_malloc_r>:
   8554c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85550:	f101 050b 	add.w	r5, r1, #11
   85554:	2d16      	cmp	r5, #22
   85556:	b083      	sub	sp, #12
   85558:	4606      	mov	r6, r0
   8555a:	f240 80a0 	bls.w	8569e <_malloc_r+0x152>
   8555e:	f035 0507 	bics.w	r5, r5, #7
   85562:	f100 80c0 	bmi.w	856e6 <_malloc_r+0x19a>
   85566:	42a9      	cmp	r1, r5
   85568:	f200 80bd 	bhi.w	856e6 <_malloc_r+0x19a>
   8556c:	f000 fb44 	bl	85bf8 <__malloc_lock>
   85570:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   85574:	f0c0 8290 	bcc.w	85a98 <_malloc_r+0x54c>
   85578:	0a6b      	lsrs	r3, r5, #9
   8557a:	f000 80bb 	beq.w	856f4 <_malloc_r+0x1a8>
   8557e:	2b04      	cmp	r3, #4
   85580:	f200 8177 	bhi.w	85872 <_malloc_r+0x326>
   85584:	09a8      	lsrs	r0, r5, #6
   85586:	f100 0e39 	add.w	lr, r0, #57	; 0x39
   8558a:	ea4f 014e 	mov.w	r1, lr, lsl #1
   8558e:	3038      	adds	r0, #56	; 0x38
   85590:	4fbe      	ldr	r7, [pc, #760]	; (8588c <_malloc_r+0x340>)
   85592:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   85596:	684c      	ldr	r4, [r1, #4]
   85598:	3908      	subs	r1, #8
   8559a:	42a1      	cmp	r1, r4
   8559c:	d107      	bne.n	855ae <_malloc_r+0x62>
   8559e:	e0ae      	b.n	856fe <_malloc_r+0x1b2>
   855a0:	2a00      	cmp	r2, #0
   855a2:	f280 80ae 	bge.w	85702 <_malloc_r+0x1b6>
   855a6:	68e4      	ldr	r4, [r4, #12]
   855a8:	42a1      	cmp	r1, r4
   855aa:	f000 80a8 	beq.w	856fe <_malloc_r+0x1b2>
   855ae:	6863      	ldr	r3, [r4, #4]
   855b0:	f023 0303 	bic.w	r3, r3, #3
   855b4:	1b5a      	subs	r2, r3, r5
   855b6:	2a0f      	cmp	r2, #15
   855b8:	ddf2      	ble.n	855a0 <_malloc_r+0x54>
   855ba:	49b4      	ldr	r1, [pc, #720]	; (8588c <_malloc_r+0x340>)
   855bc:	693c      	ldr	r4, [r7, #16]
   855be:	f101 0e08 	add.w	lr, r1, #8
   855c2:	4574      	cmp	r4, lr
   855c4:	f000 81a8 	beq.w	85918 <_malloc_r+0x3cc>
   855c8:	6863      	ldr	r3, [r4, #4]
   855ca:	f023 0303 	bic.w	r3, r3, #3
   855ce:	1b5a      	subs	r2, r3, r5
   855d0:	2a0f      	cmp	r2, #15
   855d2:	f300 818e 	bgt.w	858f2 <_malloc_r+0x3a6>
   855d6:	2a00      	cmp	r2, #0
   855d8:	f8c1 e014 	str.w	lr, [r1, #20]
   855dc:	f8c1 e010 	str.w	lr, [r1, #16]
   855e0:	f280 8093 	bge.w	8570a <_malloc_r+0x1be>
   855e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   855e8:	f080 815c 	bcs.w	858a4 <_malloc_r+0x358>
   855ec:	08db      	lsrs	r3, r3, #3
   855ee:	684a      	ldr	r2, [r1, #4]
   855f0:	ea4f 09a3 	mov.w	r9, r3, asr #2
   855f4:	f04f 0c01 	mov.w	ip, #1
   855f8:	3301      	adds	r3, #1
   855fa:	f851 8033 	ldr.w	r8, [r1, r3, lsl #3]
   855fe:	fa0c f909 	lsl.w	r9, ip, r9
   85602:	eb01 0cc3 	add.w	ip, r1, r3, lsl #3
   85606:	ea49 0202 	orr.w	r2, r9, r2
   8560a:	f1ac 0c08 	sub.w	ip, ip, #8
   8560e:	f8c4 c00c 	str.w	ip, [r4, #12]
   85612:	f8c4 8008 	str.w	r8, [r4, #8]
   85616:	604a      	str	r2, [r1, #4]
   85618:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   8561c:	f8c8 400c 	str.w	r4, [r8, #12]
   85620:	1083      	asrs	r3, r0, #2
   85622:	2401      	movs	r4, #1
   85624:	409c      	lsls	r4, r3
   85626:	4294      	cmp	r4, r2
   85628:	d87c      	bhi.n	85724 <_malloc_r+0x1d8>
   8562a:	4214      	tst	r4, r2
   8562c:	d106      	bne.n	8563c <_malloc_r+0xf0>
   8562e:	f020 0003 	bic.w	r0, r0, #3
   85632:	0064      	lsls	r4, r4, #1
   85634:	4214      	tst	r4, r2
   85636:	f100 0004 	add.w	r0, r0, #4
   8563a:	d0fa      	beq.n	85632 <_malloc_r+0xe6>
   8563c:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   85640:	46cc      	mov	ip, r9
   85642:	4680      	mov	r8, r0
   85644:	f8dc 100c 	ldr.w	r1, [ip, #12]
   85648:	458c      	cmp	ip, r1
   8564a:	d107      	bne.n	8565c <_malloc_r+0x110>
   8564c:	e166      	b.n	8591c <_malloc_r+0x3d0>
   8564e:	2a00      	cmp	r2, #0
   85650:	f280 8174 	bge.w	8593c <_malloc_r+0x3f0>
   85654:	68c9      	ldr	r1, [r1, #12]
   85656:	458c      	cmp	ip, r1
   85658:	f000 8160 	beq.w	8591c <_malloc_r+0x3d0>
   8565c:	684b      	ldr	r3, [r1, #4]
   8565e:	f023 0303 	bic.w	r3, r3, #3
   85662:	1b5a      	subs	r2, r3, r5
   85664:	2a0f      	cmp	r2, #15
   85666:	ddf2      	ble.n	8564e <_malloc_r+0x102>
   85668:	460c      	mov	r4, r1
   8566a:	68cb      	ldr	r3, [r1, #12]
   8566c:	f854 cf08 	ldr.w	ip, [r4, #8]!
   85670:	f045 0801 	orr.w	r8, r5, #1
   85674:	f8c1 8004 	str.w	r8, [r1, #4]
   85678:	440d      	add	r5, r1
   8567a:	f042 0101 	orr.w	r1, r2, #1
   8567e:	f8cc 300c 	str.w	r3, [ip, #12]
   85682:	4630      	mov	r0, r6
   85684:	f8c3 c008 	str.w	ip, [r3, #8]
   85688:	617d      	str	r5, [r7, #20]
   8568a:	613d      	str	r5, [r7, #16]
   8568c:	f8c5 e00c 	str.w	lr, [r5, #12]
   85690:	f8c5 e008 	str.w	lr, [r5, #8]
   85694:	6069      	str	r1, [r5, #4]
   85696:	50aa      	str	r2, [r5, r2]
   85698:	f000 fab0 	bl	85bfc <__malloc_unlock>
   8569c:	e01f      	b.n	856de <_malloc_r+0x192>
   8569e:	2910      	cmp	r1, #16
   856a0:	d821      	bhi.n	856e6 <_malloc_r+0x19a>
   856a2:	f000 faa9 	bl	85bf8 <__malloc_lock>
   856a6:	2510      	movs	r5, #16
   856a8:	2306      	movs	r3, #6
   856aa:	2002      	movs	r0, #2
   856ac:	4f77      	ldr	r7, [pc, #476]	; (8588c <_malloc_r+0x340>)
   856ae:	eb07 0383 	add.w	r3, r7, r3, lsl #2
   856b2:	685c      	ldr	r4, [r3, #4]
   856b4:	f1a3 0208 	sub.w	r2, r3, #8
   856b8:	4294      	cmp	r4, r2
   856ba:	f000 8138 	beq.w	8592e <_malloc_r+0x3e2>
   856be:	6863      	ldr	r3, [r4, #4]
   856c0:	68e1      	ldr	r1, [r4, #12]
   856c2:	f023 0303 	bic.w	r3, r3, #3
   856c6:	4423      	add	r3, r4
   856c8:	685a      	ldr	r2, [r3, #4]
   856ca:	68a5      	ldr	r5, [r4, #8]
   856cc:	f042 0201 	orr.w	r2, r2, #1
   856d0:	60e9      	str	r1, [r5, #12]
   856d2:	4630      	mov	r0, r6
   856d4:	608d      	str	r5, [r1, #8]
   856d6:	605a      	str	r2, [r3, #4]
   856d8:	f000 fa90 	bl	85bfc <__malloc_unlock>
   856dc:	3408      	adds	r4, #8
   856de:	4620      	mov	r0, r4
   856e0:	b003      	add	sp, #12
   856e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   856e6:	2400      	movs	r4, #0
   856e8:	4620      	mov	r0, r4
   856ea:	230c      	movs	r3, #12
   856ec:	6033      	str	r3, [r6, #0]
   856ee:	b003      	add	sp, #12
   856f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   856f4:	2180      	movs	r1, #128	; 0x80
   856f6:	f04f 0e40 	mov.w	lr, #64	; 0x40
   856fa:	203f      	movs	r0, #63	; 0x3f
   856fc:	e748      	b.n	85590 <_malloc_r+0x44>
   856fe:	4670      	mov	r0, lr
   85700:	e75b      	b.n	855ba <_malloc_r+0x6e>
   85702:	4423      	add	r3, r4
   85704:	685a      	ldr	r2, [r3, #4]
   85706:	68e1      	ldr	r1, [r4, #12]
   85708:	e7df      	b.n	856ca <_malloc_r+0x17e>
   8570a:	4423      	add	r3, r4
   8570c:	685a      	ldr	r2, [r3, #4]
   8570e:	4630      	mov	r0, r6
   85710:	f042 0201 	orr.w	r2, r2, #1
   85714:	605a      	str	r2, [r3, #4]
   85716:	3408      	adds	r4, #8
   85718:	f000 fa70 	bl	85bfc <__malloc_unlock>
   8571c:	4620      	mov	r0, r4
   8571e:	b003      	add	sp, #12
   85720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85724:	68bc      	ldr	r4, [r7, #8]
   85726:	6863      	ldr	r3, [r4, #4]
   85728:	f023 0803 	bic.w	r8, r3, #3
   8572c:	45a8      	cmp	r8, r5
   8572e:	d304      	bcc.n	8573a <_malloc_r+0x1ee>
   85730:	ebc5 0308 	rsb	r3, r5, r8
   85734:	2b0f      	cmp	r3, #15
   85736:	f300 808c 	bgt.w	85852 <_malloc_r+0x306>
   8573a:	4b55      	ldr	r3, [pc, #340]	; (85890 <_malloc_r+0x344>)
   8573c:	f8df 9160 	ldr.w	r9, [pc, #352]	; 858a0 <_malloc_r+0x354>
   85740:	681a      	ldr	r2, [r3, #0]
   85742:	f8d9 3000 	ldr.w	r3, [r9]
   85746:	442a      	add	r2, r5
   85748:	3301      	adds	r3, #1
   8574a:	eb04 0a08 	add.w	sl, r4, r8
   8574e:	f000 8160 	beq.w	85a12 <_malloc_r+0x4c6>
   85752:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
   85756:	320f      	adds	r2, #15
   85758:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
   8575c:	f022 020f 	bic.w	r2, r2, #15
   85760:	4611      	mov	r1, r2
   85762:	4630      	mov	r0, r6
   85764:	9201      	str	r2, [sp, #4]
   85766:	f000 fc35 	bl	85fd4 <_sbrk_r>
   8576a:	f1b0 3fff 	cmp.w	r0, #4294967295
   8576e:	4683      	mov	fp, r0
   85770:	9a01      	ldr	r2, [sp, #4]
   85772:	f000 8158 	beq.w	85a26 <_malloc_r+0x4da>
   85776:	4582      	cmp	sl, r0
   85778:	f200 80fc 	bhi.w	85974 <_malloc_r+0x428>
   8577c:	4b45      	ldr	r3, [pc, #276]	; (85894 <_malloc_r+0x348>)
   8577e:	45da      	cmp	sl, fp
   85780:	6819      	ldr	r1, [r3, #0]
   85782:	4411      	add	r1, r2
   85784:	6019      	str	r1, [r3, #0]
   85786:	f000 8153 	beq.w	85a30 <_malloc_r+0x4e4>
   8578a:	f8d9 0000 	ldr.w	r0, [r9]
   8578e:	f8df e110 	ldr.w	lr, [pc, #272]	; 858a0 <_malloc_r+0x354>
   85792:	3001      	adds	r0, #1
   85794:	bf1b      	ittet	ne
   85796:	ebca 0a0b 	rsbne	sl, sl, fp
   8579a:	4451      	addne	r1, sl
   8579c:	f8ce b000 	streq.w	fp, [lr]
   857a0:	6019      	strne	r1, [r3, #0]
   857a2:	f01b 0107 	ands.w	r1, fp, #7
   857a6:	f000 8117 	beq.w	859d8 <_malloc_r+0x48c>
   857aa:	f1c1 0008 	rsb	r0, r1, #8
   857ae:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   857b2:	4483      	add	fp, r0
   857b4:	3108      	adds	r1, #8
   857b6:	445a      	add	r2, fp
   857b8:	f3c2 020b 	ubfx	r2, r2, #0, #12
   857bc:	ebc2 0901 	rsb	r9, r2, r1
   857c0:	4649      	mov	r1, r9
   857c2:	4630      	mov	r0, r6
   857c4:	9301      	str	r3, [sp, #4]
   857c6:	f000 fc05 	bl	85fd4 <_sbrk_r>
   857ca:	1c43      	adds	r3, r0, #1
   857cc:	9b01      	ldr	r3, [sp, #4]
   857ce:	f000 813f 	beq.w	85a50 <_malloc_r+0x504>
   857d2:	ebcb 0200 	rsb	r2, fp, r0
   857d6:	444a      	add	r2, r9
   857d8:	f042 0201 	orr.w	r2, r2, #1
   857dc:	6819      	ldr	r1, [r3, #0]
   857de:	42bc      	cmp	r4, r7
   857e0:	4449      	add	r1, r9
   857e2:	f8c7 b008 	str.w	fp, [r7, #8]
   857e6:	6019      	str	r1, [r3, #0]
   857e8:	f8cb 2004 	str.w	r2, [fp, #4]
   857ec:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 85894 <_malloc_r+0x348>
   857f0:	d016      	beq.n	85820 <_malloc_r+0x2d4>
   857f2:	f1b8 0f0f 	cmp.w	r8, #15
   857f6:	f240 80fd 	bls.w	859f4 <_malloc_r+0x4a8>
   857fa:	6862      	ldr	r2, [r4, #4]
   857fc:	f1a8 030c 	sub.w	r3, r8, #12
   85800:	f023 0307 	bic.w	r3, r3, #7
   85804:	f002 0201 	and.w	r2, r2, #1
   85808:	18e0      	adds	r0, r4, r3
   8580a:	f04f 0e05 	mov.w	lr, #5
   8580e:	431a      	orrs	r2, r3
   85810:	2b0f      	cmp	r3, #15
   85812:	6062      	str	r2, [r4, #4]
   85814:	f8c0 e004 	str.w	lr, [r0, #4]
   85818:	f8c0 e008 	str.w	lr, [r0, #8]
   8581c:	f200 811c 	bhi.w	85a58 <_malloc_r+0x50c>
   85820:	4b1d      	ldr	r3, [pc, #116]	; (85898 <_malloc_r+0x34c>)
   85822:	68bc      	ldr	r4, [r7, #8]
   85824:	681a      	ldr	r2, [r3, #0]
   85826:	4291      	cmp	r1, r2
   85828:	bf88      	it	hi
   8582a:	6019      	strhi	r1, [r3, #0]
   8582c:	4b1b      	ldr	r3, [pc, #108]	; (8589c <_malloc_r+0x350>)
   8582e:	681a      	ldr	r2, [r3, #0]
   85830:	4291      	cmp	r1, r2
   85832:	6862      	ldr	r2, [r4, #4]
   85834:	bf88      	it	hi
   85836:	6019      	strhi	r1, [r3, #0]
   85838:	f022 0203 	bic.w	r2, r2, #3
   8583c:	4295      	cmp	r5, r2
   8583e:	eba2 0305 	sub.w	r3, r2, r5
   85842:	d801      	bhi.n	85848 <_malloc_r+0x2fc>
   85844:	2b0f      	cmp	r3, #15
   85846:	dc04      	bgt.n	85852 <_malloc_r+0x306>
   85848:	4630      	mov	r0, r6
   8584a:	f000 f9d7 	bl	85bfc <__malloc_unlock>
   8584e:	2400      	movs	r4, #0
   85850:	e745      	b.n	856de <_malloc_r+0x192>
   85852:	f045 0201 	orr.w	r2, r5, #1
   85856:	f043 0301 	orr.w	r3, r3, #1
   8585a:	4425      	add	r5, r4
   8585c:	6062      	str	r2, [r4, #4]
   8585e:	4630      	mov	r0, r6
   85860:	60bd      	str	r5, [r7, #8]
   85862:	3408      	adds	r4, #8
   85864:	606b      	str	r3, [r5, #4]
   85866:	f000 f9c9 	bl	85bfc <__malloc_unlock>
   8586a:	4620      	mov	r0, r4
   8586c:	b003      	add	sp, #12
   8586e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85872:	2b14      	cmp	r3, #20
   85874:	d971      	bls.n	8595a <_malloc_r+0x40e>
   85876:	2b54      	cmp	r3, #84	; 0x54
   85878:	f200 80a4 	bhi.w	859c4 <_malloc_r+0x478>
   8587c:	0b28      	lsrs	r0, r5, #12
   8587e:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
   85882:	ea4f 014e 	mov.w	r1, lr, lsl #1
   85886:	306e      	adds	r0, #110	; 0x6e
   85888:	e682      	b.n	85590 <_malloc_r+0x44>
   8588a:	bf00      	nop
   8588c:	20070598 	.word	0x20070598
   85890:	2007ac5c 	.word	0x2007ac5c
   85894:	2007ac60 	.word	0x2007ac60
   85898:	2007ac58 	.word	0x2007ac58
   8589c:	2007ac54 	.word	0x2007ac54
   858a0:	200709a4 	.word	0x200709a4
   858a4:	0a5a      	lsrs	r2, r3, #9
   858a6:	2a04      	cmp	r2, #4
   858a8:	d95e      	bls.n	85968 <_malloc_r+0x41c>
   858aa:	2a14      	cmp	r2, #20
   858ac:	f200 80b3 	bhi.w	85a16 <_malloc_r+0x4ca>
   858b0:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   858b4:	0049      	lsls	r1, r1, #1
   858b6:	325b      	adds	r2, #91	; 0x5b
   858b8:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
   858bc:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
   858c0:	f1ac 0c08 	sub.w	ip, ip, #8
   858c4:	458c      	cmp	ip, r1
   858c6:	f8df 81d8 	ldr.w	r8, [pc, #472]	; 85aa0 <_malloc_r+0x554>
   858ca:	f000 8088 	beq.w	859de <_malloc_r+0x492>
   858ce:	684a      	ldr	r2, [r1, #4]
   858d0:	f022 0203 	bic.w	r2, r2, #3
   858d4:	4293      	cmp	r3, r2
   858d6:	d202      	bcs.n	858de <_malloc_r+0x392>
   858d8:	6889      	ldr	r1, [r1, #8]
   858da:	458c      	cmp	ip, r1
   858dc:	d1f7      	bne.n	858ce <_malloc_r+0x382>
   858de:	f8d1 c00c 	ldr.w	ip, [r1, #12]
   858e2:	687a      	ldr	r2, [r7, #4]
   858e4:	f8c4 c00c 	str.w	ip, [r4, #12]
   858e8:	60a1      	str	r1, [r4, #8]
   858ea:	f8cc 4008 	str.w	r4, [ip, #8]
   858ee:	60cc      	str	r4, [r1, #12]
   858f0:	e696      	b.n	85620 <_malloc_r+0xd4>
   858f2:	f045 0701 	orr.w	r7, r5, #1
   858f6:	f042 0301 	orr.w	r3, r2, #1
   858fa:	4425      	add	r5, r4
   858fc:	6067      	str	r7, [r4, #4]
   858fe:	4630      	mov	r0, r6
   85900:	614d      	str	r5, [r1, #20]
   85902:	610d      	str	r5, [r1, #16]
   85904:	f8c5 e00c 	str.w	lr, [r5, #12]
   85908:	f8c5 e008 	str.w	lr, [r5, #8]
   8590c:	606b      	str	r3, [r5, #4]
   8590e:	50aa      	str	r2, [r5, r2]
   85910:	3408      	adds	r4, #8
   85912:	f000 f973 	bl	85bfc <__malloc_unlock>
   85916:	e6e2      	b.n	856de <_malloc_r+0x192>
   85918:	684a      	ldr	r2, [r1, #4]
   8591a:	e681      	b.n	85620 <_malloc_r+0xd4>
   8591c:	f108 0801 	add.w	r8, r8, #1
   85920:	f018 0f03 	tst.w	r8, #3
   85924:	f10c 0c08 	add.w	ip, ip, #8
   85928:	f47f ae8c 	bne.w	85644 <_malloc_r+0xf8>
   8592c:	e030      	b.n	85990 <_malloc_r+0x444>
   8592e:	68dc      	ldr	r4, [r3, #12]
   85930:	42a3      	cmp	r3, r4
   85932:	bf08      	it	eq
   85934:	3002      	addeq	r0, #2
   85936:	f43f ae40 	beq.w	855ba <_malloc_r+0x6e>
   8593a:	e6c0      	b.n	856be <_malloc_r+0x172>
   8593c:	460c      	mov	r4, r1
   8593e:	440b      	add	r3, r1
   85940:	685a      	ldr	r2, [r3, #4]
   85942:	68c9      	ldr	r1, [r1, #12]
   85944:	f854 5f08 	ldr.w	r5, [r4, #8]!
   85948:	f042 0201 	orr.w	r2, r2, #1
   8594c:	605a      	str	r2, [r3, #4]
   8594e:	4630      	mov	r0, r6
   85950:	60e9      	str	r1, [r5, #12]
   85952:	608d      	str	r5, [r1, #8]
   85954:	f000 f952 	bl	85bfc <__malloc_unlock>
   85958:	e6c1      	b.n	856de <_malloc_r+0x192>
   8595a:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
   8595e:	f103 005b 	add.w	r0, r3, #91	; 0x5b
   85962:	ea4f 014e 	mov.w	r1, lr, lsl #1
   85966:	e613      	b.n	85590 <_malloc_r+0x44>
   85968:	099a      	lsrs	r2, r3, #6
   8596a:	f102 0139 	add.w	r1, r2, #57	; 0x39
   8596e:	0049      	lsls	r1, r1, #1
   85970:	3238      	adds	r2, #56	; 0x38
   85972:	e7a1      	b.n	858b8 <_malloc_r+0x36c>
   85974:	42bc      	cmp	r4, r7
   85976:	4b4a      	ldr	r3, [pc, #296]	; (85aa0 <_malloc_r+0x554>)
   85978:	f43f af00 	beq.w	8577c <_malloc_r+0x230>
   8597c:	689c      	ldr	r4, [r3, #8]
   8597e:	6862      	ldr	r2, [r4, #4]
   85980:	f022 0203 	bic.w	r2, r2, #3
   85984:	e75a      	b.n	8583c <_malloc_r+0x2f0>
   85986:	f859 3908 	ldr.w	r3, [r9], #-8
   8598a:	4599      	cmp	r9, r3
   8598c:	f040 8082 	bne.w	85a94 <_malloc_r+0x548>
   85990:	f010 0f03 	tst.w	r0, #3
   85994:	f100 30ff 	add.w	r0, r0, #4294967295
   85998:	d1f5      	bne.n	85986 <_malloc_r+0x43a>
   8599a:	687b      	ldr	r3, [r7, #4]
   8599c:	ea23 0304 	bic.w	r3, r3, r4
   859a0:	607b      	str	r3, [r7, #4]
   859a2:	0064      	lsls	r4, r4, #1
   859a4:	429c      	cmp	r4, r3
   859a6:	f63f aebd 	bhi.w	85724 <_malloc_r+0x1d8>
   859aa:	2c00      	cmp	r4, #0
   859ac:	f43f aeba 	beq.w	85724 <_malloc_r+0x1d8>
   859b0:	421c      	tst	r4, r3
   859b2:	4640      	mov	r0, r8
   859b4:	f47f ae42 	bne.w	8563c <_malloc_r+0xf0>
   859b8:	0064      	lsls	r4, r4, #1
   859ba:	421c      	tst	r4, r3
   859bc:	f100 0004 	add.w	r0, r0, #4
   859c0:	d0fa      	beq.n	859b8 <_malloc_r+0x46c>
   859c2:	e63b      	b.n	8563c <_malloc_r+0xf0>
   859c4:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   859c8:	d818      	bhi.n	859fc <_malloc_r+0x4b0>
   859ca:	0be8      	lsrs	r0, r5, #15
   859cc:	f100 0e78 	add.w	lr, r0, #120	; 0x78
   859d0:	ea4f 014e 	mov.w	r1, lr, lsl #1
   859d4:	3077      	adds	r0, #119	; 0x77
   859d6:	e5db      	b.n	85590 <_malloc_r+0x44>
   859d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   859dc:	e6eb      	b.n	857b6 <_malloc_r+0x26a>
   859de:	2101      	movs	r1, #1
   859e0:	f8d8 3004 	ldr.w	r3, [r8, #4]
   859e4:	1092      	asrs	r2, r2, #2
   859e6:	fa01 f202 	lsl.w	r2, r1, r2
   859ea:	431a      	orrs	r2, r3
   859ec:	f8c8 2004 	str.w	r2, [r8, #4]
   859f0:	4661      	mov	r1, ip
   859f2:	e777      	b.n	858e4 <_malloc_r+0x398>
   859f4:	2301      	movs	r3, #1
   859f6:	f8cb 3004 	str.w	r3, [fp, #4]
   859fa:	e725      	b.n	85848 <_malloc_r+0x2fc>
   859fc:	f240 5254 	movw	r2, #1364	; 0x554
   85a00:	4293      	cmp	r3, r2
   85a02:	d820      	bhi.n	85a46 <_malloc_r+0x4fa>
   85a04:	0ca8      	lsrs	r0, r5, #18
   85a06:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
   85a0a:	ea4f 014e 	mov.w	r1, lr, lsl #1
   85a0e:	307c      	adds	r0, #124	; 0x7c
   85a10:	e5be      	b.n	85590 <_malloc_r+0x44>
   85a12:	3210      	adds	r2, #16
   85a14:	e6a4      	b.n	85760 <_malloc_r+0x214>
   85a16:	2a54      	cmp	r2, #84	; 0x54
   85a18:	d826      	bhi.n	85a68 <_malloc_r+0x51c>
   85a1a:	0b1a      	lsrs	r2, r3, #12
   85a1c:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   85a20:	0049      	lsls	r1, r1, #1
   85a22:	326e      	adds	r2, #110	; 0x6e
   85a24:	e748      	b.n	858b8 <_malloc_r+0x36c>
   85a26:	68bc      	ldr	r4, [r7, #8]
   85a28:	6862      	ldr	r2, [r4, #4]
   85a2a:	f022 0203 	bic.w	r2, r2, #3
   85a2e:	e705      	b.n	8583c <_malloc_r+0x2f0>
   85a30:	f3ca 000b 	ubfx	r0, sl, #0, #12
   85a34:	2800      	cmp	r0, #0
   85a36:	f47f aea8 	bne.w	8578a <_malloc_r+0x23e>
   85a3a:	4442      	add	r2, r8
   85a3c:	68bb      	ldr	r3, [r7, #8]
   85a3e:	f042 0201 	orr.w	r2, r2, #1
   85a42:	605a      	str	r2, [r3, #4]
   85a44:	e6ec      	b.n	85820 <_malloc_r+0x2d4>
   85a46:	21fe      	movs	r1, #254	; 0xfe
   85a48:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
   85a4c:	207e      	movs	r0, #126	; 0x7e
   85a4e:	e59f      	b.n	85590 <_malloc_r+0x44>
   85a50:	2201      	movs	r2, #1
   85a52:	f04f 0900 	mov.w	r9, #0
   85a56:	e6c1      	b.n	857dc <_malloc_r+0x290>
   85a58:	f104 0108 	add.w	r1, r4, #8
   85a5c:	4630      	mov	r0, r6
   85a5e:	f7ff fa5b 	bl	84f18 <_free_r>
   85a62:	f8d9 1000 	ldr.w	r1, [r9]
   85a66:	e6db      	b.n	85820 <_malloc_r+0x2d4>
   85a68:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   85a6c:	d805      	bhi.n	85a7a <_malloc_r+0x52e>
   85a6e:	0bda      	lsrs	r2, r3, #15
   85a70:	f102 0178 	add.w	r1, r2, #120	; 0x78
   85a74:	0049      	lsls	r1, r1, #1
   85a76:	3277      	adds	r2, #119	; 0x77
   85a78:	e71e      	b.n	858b8 <_malloc_r+0x36c>
   85a7a:	f240 5154 	movw	r1, #1364	; 0x554
   85a7e:	428a      	cmp	r2, r1
   85a80:	d805      	bhi.n	85a8e <_malloc_r+0x542>
   85a82:	0c9a      	lsrs	r2, r3, #18
   85a84:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   85a88:	0049      	lsls	r1, r1, #1
   85a8a:	327c      	adds	r2, #124	; 0x7c
   85a8c:	e714      	b.n	858b8 <_malloc_r+0x36c>
   85a8e:	21fe      	movs	r1, #254	; 0xfe
   85a90:	227e      	movs	r2, #126	; 0x7e
   85a92:	e711      	b.n	858b8 <_malloc_r+0x36c>
   85a94:	687b      	ldr	r3, [r7, #4]
   85a96:	e784      	b.n	859a2 <_malloc_r+0x456>
   85a98:	08e8      	lsrs	r0, r5, #3
   85a9a:	1c43      	adds	r3, r0, #1
   85a9c:	005b      	lsls	r3, r3, #1
   85a9e:	e605      	b.n	856ac <_malloc_r+0x160>
   85aa0:	20070598 	.word	0x20070598

00085aa4 <memchr>:
   85aa4:	0783      	lsls	r3, r0, #30
   85aa6:	b470      	push	{r4, r5, r6}
   85aa8:	b2cd      	uxtb	r5, r1
   85aaa:	d03d      	beq.n	85b28 <memchr+0x84>
   85aac:	1e53      	subs	r3, r2, #1
   85aae:	b302      	cbz	r2, 85af2 <memchr+0x4e>
   85ab0:	7802      	ldrb	r2, [r0, #0]
   85ab2:	42aa      	cmp	r2, r5
   85ab4:	d01e      	beq.n	85af4 <memchr+0x50>
   85ab6:	1c42      	adds	r2, r0, #1
   85ab8:	e004      	b.n	85ac4 <memchr+0x20>
   85aba:	b1d3      	cbz	r3, 85af2 <memchr+0x4e>
   85abc:	7804      	ldrb	r4, [r0, #0]
   85abe:	3b01      	subs	r3, #1
   85ac0:	42ac      	cmp	r4, r5
   85ac2:	d017      	beq.n	85af4 <memchr+0x50>
   85ac4:	f012 0f03 	tst.w	r2, #3
   85ac8:	4610      	mov	r0, r2
   85aca:	f102 0201 	add.w	r2, r2, #1
   85ace:	d1f4      	bne.n	85aba <memchr+0x16>
   85ad0:	2b03      	cmp	r3, #3
   85ad2:	d811      	bhi.n	85af8 <memchr+0x54>
   85ad4:	b353      	cbz	r3, 85b2c <memchr+0x88>
   85ad6:	7802      	ldrb	r2, [r0, #0]
   85ad8:	42aa      	cmp	r2, r5
   85ada:	d00b      	beq.n	85af4 <memchr+0x50>
   85adc:	4403      	add	r3, r0
   85ade:	1c42      	adds	r2, r0, #1
   85ae0:	e002      	b.n	85ae8 <memchr+0x44>
   85ae2:	7801      	ldrb	r1, [r0, #0]
   85ae4:	42a9      	cmp	r1, r5
   85ae6:	d005      	beq.n	85af4 <memchr+0x50>
   85ae8:	4293      	cmp	r3, r2
   85aea:	4610      	mov	r0, r2
   85aec:	f102 0201 	add.w	r2, r2, #1
   85af0:	d1f7      	bne.n	85ae2 <memchr+0x3e>
   85af2:	2000      	movs	r0, #0
   85af4:	bc70      	pop	{r4, r5, r6}
   85af6:	4770      	bx	lr
   85af8:	4604      	mov	r4, r0
   85afa:	020e      	lsls	r6, r1, #8
   85afc:	f406 467f 	and.w	r6, r6, #65280	; 0xff00
   85b00:	432e      	orrs	r6, r5
   85b02:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   85b06:	6822      	ldr	r2, [r4, #0]
   85b08:	4620      	mov	r0, r4
   85b0a:	4072      	eors	r2, r6
   85b0c:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
   85b10:	ea21 0202 	bic.w	r2, r1, r2
   85b14:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   85b18:	f104 0404 	add.w	r4, r4, #4
   85b1c:	d1db      	bne.n	85ad6 <memchr+0x32>
   85b1e:	3b04      	subs	r3, #4
   85b20:	2b03      	cmp	r3, #3
   85b22:	4620      	mov	r0, r4
   85b24:	d8ef      	bhi.n	85b06 <memchr+0x62>
   85b26:	e7d5      	b.n	85ad4 <memchr+0x30>
   85b28:	4613      	mov	r3, r2
   85b2a:	e7d1      	b.n	85ad0 <memchr+0x2c>
   85b2c:	4618      	mov	r0, r3
   85b2e:	e7e1      	b.n	85af4 <memchr+0x50>

00085b30 <memmove>:
   85b30:	4288      	cmp	r0, r1
   85b32:	b5f0      	push	{r4, r5, r6, r7, lr}
   85b34:	d90d      	bls.n	85b52 <memmove+0x22>
   85b36:	188b      	adds	r3, r1, r2
   85b38:	4298      	cmp	r0, r3
   85b3a:	d20a      	bcs.n	85b52 <memmove+0x22>
   85b3c:	1881      	adds	r1, r0, r2
   85b3e:	2a00      	cmp	r2, #0
   85b40:	d051      	beq.n	85be6 <memmove+0xb6>
   85b42:	1a9a      	subs	r2, r3, r2
   85b44:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   85b48:	4293      	cmp	r3, r2
   85b4a:	f801 4d01 	strb.w	r4, [r1, #-1]!
   85b4e:	d1f9      	bne.n	85b44 <memmove+0x14>
   85b50:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85b52:	2a0f      	cmp	r2, #15
   85b54:	d948      	bls.n	85be8 <memmove+0xb8>
   85b56:	ea41 0300 	orr.w	r3, r1, r0
   85b5a:	079b      	lsls	r3, r3, #30
   85b5c:	d146      	bne.n	85bec <memmove+0xbc>
   85b5e:	4615      	mov	r5, r2
   85b60:	f100 0410 	add.w	r4, r0, #16
   85b64:	f101 0310 	add.w	r3, r1, #16
   85b68:	f853 6c10 	ldr.w	r6, [r3, #-16]
   85b6c:	3d10      	subs	r5, #16
   85b6e:	f844 6c10 	str.w	r6, [r4, #-16]
   85b72:	f853 6c0c 	ldr.w	r6, [r3, #-12]
   85b76:	2d0f      	cmp	r5, #15
   85b78:	f844 6c0c 	str.w	r6, [r4, #-12]
   85b7c:	f853 6c08 	ldr.w	r6, [r3, #-8]
   85b80:	f104 0410 	add.w	r4, r4, #16
   85b84:	f844 6c18 	str.w	r6, [r4, #-24]
   85b88:	f853 6c04 	ldr.w	r6, [r3, #-4]
   85b8c:	f103 0310 	add.w	r3, r3, #16
   85b90:	f844 6c14 	str.w	r6, [r4, #-20]
   85b94:	d8e8      	bhi.n	85b68 <memmove+0x38>
   85b96:	f1a2 0310 	sub.w	r3, r2, #16
   85b9a:	f023 030f 	bic.w	r3, r3, #15
   85b9e:	f002 0e0f 	and.w	lr, r2, #15
   85ba2:	3310      	adds	r3, #16
   85ba4:	f1be 0f03 	cmp.w	lr, #3
   85ba8:	4419      	add	r1, r3
   85baa:	4403      	add	r3, r0
   85bac:	d921      	bls.n	85bf2 <memmove+0xc2>
   85bae:	460e      	mov	r6, r1
   85bb0:	4674      	mov	r4, lr
   85bb2:	1f1d      	subs	r5, r3, #4
   85bb4:	f856 7b04 	ldr.w	r7, [r6], #4
   85bb8:	3c04      	subs	r4, #4
   85bba:	2c03      	cmp	r4, #3
   85bbc:	f845 7f04 	str.w	r7, [r5, #4]!
   85bc0:	d8f8      	bhi.n	85bb4 <memmove+0x84>
   85bc2:	f1ae 0404 	sub.w	r4, lr, #4
   85bc6:	f024 0403 	bic.w	r4, r4, #3
   85bca:	3404      	adds	r4, #4
   85bcc:	4423      	add	r3, r4
   85bce:	4421      	add	r1, r4
   85bd0:	f002 0203 	and.w	r2, r2, #3
   85bd4:	b162      	cbz	r2, 85bf0 <memmove+0xc0>
   85bd6:	3b01      	subs	r3, #1
   85bd8:	440a      	add	r2, r1
   85bda:	f811 4b01 	ldrb.w	r4, [r1], #1
   85bde:	428a      	cmp	r2, r1
   85be0:	f803 4f01 	strb.w	r4, [r3, #1]!
   85be4:	d1f9      	bne.n	85bda <memmove+0xaa>
   85be6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85be8:	4603      	mov	r3, r0
   85bea:	e7f3      	b.n	85bd4 <memmove+0xa4>
   85bec:	4603      	mov	r3, r0
   85bee:	e7f2      	b.n	85bd6 <memmove+0xa6>
   85bf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85bf2:	4672      	mov	r2, lr
   85bf4:	e7ee      	b.n	85bd4 <memmove+0xa4>
   85bf6:	bf00      	nop

00085bf8 <__malloc_lock>:
   85bf8:	4770      	bx	lr
   85bfa:	bf00      	nop

00085bfc <__malloc_unlock>:
   85bfc:	4770      	bx	lr
   85bfe:	bf00      	nop

00085c00 <_realloc_r>:
   85c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85c04:	4617      	mov	r7, r2
   85c06:	b083      	sub	sp, #12
   85c08:	2900      	cmp	r1, #0
   85c0a:	f000 808f 	beq.w	85d2c <_realloc_r+0x12c>
   85c0e:	460d      	mov	r5, r1
   85c10:	4681      	mov	r9, r0
   85c12:	f107 040b 	add.w	r4, r7, #11
   85c16:	f7ff ffef 	bl	85bf8 <__malloc_lock>
   85c1a:	f855 ec04 	ldr.w	lr, [r5, #-4]
   85c1e:	2c16      	cmp	r4, #22
   85c20:	f02e 0603 	bic.w	r6, lr, #3
   85c24:	f1a5 0808 	sub.w	r8, r5, #8
   85c28:	d83c      	bhi.n	85ca4 <_realloc_r+0xa4>
   85c2a:	2210      	movs	r2, #16
   85c2c:	4614      	mov	r4, r2
   85c2e:	42a7      	cmp	r7, r4
   85c30:	d83d      	bhi.n	85cae <_realloc_r+0xae>
   85c32:	4296      	cmp	r6, r2
   85c34:	da42      	bge.n	85cbc <_realloc_r+0xbc>
   85c36:	4bc6      	ldr	r3, [pc, #792]	; (85f50 <_realloc_r+0x350>)
   85c38:	eb08 0006 	add.w	r0, r8, r6
   85c3c:	6899      	ldr	r1, [r3, #8]
   85c3e:	4288      	cmp	r0, r1
   85c40:	6841      	ldr	r1, [r0, #4]
   85c42:	f000 80d7 	beq.w	85df4 <_realloc_r+0x1f4>
   85c46:	f021 0301 	bic.w	r3, r1, #1
   85c4a:	4403      	add	r3, r0
   85c4c:	685b      	ldr	r3, [r3, #4]
   85c4e:	07db      	lsls	r3, r3, #31
   85c50:	d54c      	bpl.n	85cec <_realloc_r+0xec>
   85c52:	f01e 0f01 	tst.w	lr, #1
   85c56:	f000 809d 	beq.w	85d94 <_realloc_r+0x194>
   85c5a:	4639      	mov	r1, r7
   85c5c:	4648      	mov	r0, r9
   85c5e:	f7ff fc75 	bl	8554c <_malloc_r>
   85c62:	4607      	mov	r7, r0
   85c64:	2800      	cmp	r0, #0
   85c66:	d03a      	beq.n	85cde <_realloc_r+0xde>
   85c68:	f855 3c04 	ldr.w	r3, [r5, #-4]
   85c6c:	f1a0 0208 	sub.w	r2, r0, #8
   85c70:	f023 0301 	bic.w	r3, r3, #1
   85c74:	4443      	add	r3, r8
   85c76:	429a      	cmp	r2, r3
   85c78:	f000 813e 	beq.w	85ef8 <_realloc_r+0x2f8>
   85c7c:	1f32      	subs	r2, r6, #4
   85c7e:	2a24      	cmp	r2, #36	; 0x24
   85c80:	f200 812b 	bhi.w	85eda <_realloc_r+0x2da>
   85c84:	2a13      	cmp	r2, #19
   85c86:	f200 80ff 	bhi.w	85e88 <_realloc_r+0x288>
   85c8a:	4603      	mov	r3, r0
   85c8c:	462a      	mov	r2, r5
   85c8e:	6811      	ldr	r1, [r2, #0]
   85c90:	6019      	str	r1, [r3, #0]
   85c92:	6851      	ldr	r1, [r2, #4]
   85c94:	6059      	str	r1, [r3, #4]
   85c96:	6892      	ldr	r2, [r2, #8]
   85c98:	609a      	str	r2, [r3, #8]
   85c9a:	4629      	mov	r1, r5
   85c9c:	4648      	mov	r0, r9
   85c9e:	f7ff f93b 	bl	84f18 <_free_r>
   85ca2:	e01c      	b.n	85cde <_realloc_r+0xde>
   85ca4:	f024 0407 	bic.w	r4, r4, #7
   85ca8:	2c00      	cmp	r4, #0
   85caa:	4622      	mov	r2, r4
   85cac:	dabf      	bge.n	85c2e <_realloc_r+0x2e>
   85cae:	230c      	movs	r3, #12
   85cb0:	2000      	movs	r0, #0
   85cb2:	f8c9 3000 	str.w	r3, [r9]
   85cb6:	b003      	add	sp, #12
   85cb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85cbc:	462f      	mov	r7, r5
   85cbe:	1b33      	subs	r3, r6, r4
   85cc0:	2b0f      	cmp	r3, #15
   85cc2:	f8d8 2004 	ldr.w	r2, [r8, #4]
   85cc6:	d81d      	bhi.n	85d04 <_realloc_r+0x104>
   85cc8:	f002 0201 	and.w	r2, r2, #1
   85ccc:	4332      	orrs	r2, r6
   85cce:	eb08 0106 	add.w	r1, r8, r6
   85cd2:	f8c8 2004 	str.w	r2, [r8, #4]
   85cd6:	684b      	ldr	r3, [r1, #4]
   85cd8:	f043 0301 	orr.w	r3, r3, #1
   85cdc:	604b      	str	r3, [r1, #4]
   85cde:	4648      	mov	r0, r9
   85ce0:	f7ff ff8c 	bl	85bfc <__malloc_unlock>
   85ce4:	4638      	mov	r0, r7
   85ce6:	b003      	add	sp, #12
   85ce8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85cec:	f021 0103 	bic.w	r1, r1, #3
   85cf0:	4431      	add	r1, r6
   85cf2:	4291      	cmp	r1, r2
   85cf4:	db20      	blt.n	85d38 <_realloc_r+0x138>
   85cf6:	68c3      	ldr	r3, [r0, #12]
   85cf8:	6882      	ldr	r2, [r0, #8]
   85cfa:	462f      	mov	r7, r5
   85cfc:	60d3      	str	r3, [r2, #12]
   85cfe:	460e      	mov	r6, r1
   85d00:	609a      	str	r2, [r3, #8]
   85d02:	e7dc      	b.n	85cbe <_realloc_r+0xbe>
   85d04:	f002 0201 	and.w	r2, r2, #1
   85d08:	eb08 0104 	add.w	r1, r8, r4
   85d0c:	4314      	orrs	r4, r2
   85d0e:	f043 0201 	orr.w	r2, r3, #1
   85d12:	f8c8 4004 	str.w	r4, [r8, #4]
   85d16:	440b      	add	r3, r1
   85d18:	604a      	str	r2, [r1, #4]
   85d1a:	685a      	ldr	r2, [r3, #4]
   85d1c:	3108      	adds	r1, #8
   85d1e:	f042 0201 	orr.w	r2, r2, #1
   85d22:	605a      	str	r2, [r3, #4]
   85d24:	4648      	mov	r0, r9
   85d26:	f7ff f8f7 	bl	84f18 <_free_r>
   85d2a:	e7d8      	b.n	85cde <_realloc_r+0xde>
   85d2c:	4611      	mov	r1, r2
   85d2e:	b003      	add	sp, #12
   85d30:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85d34:	f7ff bc0a 	b.w	8554c <_malloc_r>
   85d38:	f01e 0f01 	tst.w	lr, #1
   85d3c:	d18d      	bne.n	85c5a <_realloc_r+0x5a>
   85d3e:	f855 3c08 	ldr.w	r3, [r5, #-8]
   85d42:	ebc3 0a08 	rsb	sl, r3, r8
   85d46:	f8da 3004 	ldr.w	r3, [sl, #4]
   85d4a:	f023 0c03 	bic.w	ip, r3, #3
   85d4e:	eb01 0e0c 	add.w	lr, r1, ip
   85d52:	4596      	cmp	lr, r2
   85d54:	db26      	blt.n	85da4 <_realloc_r+0x1a4>
   85d56:	4657      	mov	r7, sl
   85d58:	68c3      	ldr	r3, [r0, #12]
   85d5a:	6881      	ldr	r1, [r0, #8]
   85d5c:	1f32      	subs	r2, r6, #4
   85d5e:	60cb      	str	r3, [r1, #12]
   85d60:	6099      	str	r1, [r3, #8]
   85d62:	f857 1f08 	ldr.w	r1, [r7, #8]!
   85d66:	f8da 300c 	ldr.w	r3, [sl, #12]
   85d6a:	2a24      	cmp	r2, #36	; 0x24
   85d6c:	60cb      	str	r3, [r1, #12]
   85d6e:	6099      	str	r1, [r3, #8]
   85d70:	f200 80c9 	bhi.w	85f06 <_realloc_r+0x306>
   85d74:	2a13      	cmp	r2, #19
   85d76:	f240 8092 	bls.w	85e9e <_realloc_r+0x29e>
   85d7a:	682b      	ldr	r3, [r5, #0]
   85d7c:	2a1b      	cmp	r2, #27
   85d7e:	f8ca 3008 	str.w	r3, [sl, #8]
   85d82:	686b      	ldr	r3, [r5, #4]
   85d84:	f8ca 300c 	str.w	r3, [sl, #12]
   85d88:	f200 80cd 	bhi.w	85f26 <_realloc_r+0x326>
   85d8c:	3508      	adds	r5, #8
   85d8e:	f10a 0310 	add.w	r3, sl, #16
   85d92:	e085      	b.n	85ea0 <_realloc_r+0x2a0>
   85d94:	f855 3c08 	ldr.w	r3, [r5, #-8]
   85d98:	ebc3 0a08 	rsb	sl, r3, r8
   85d9c:	f8da 3004 	ldr.w	r3, [sl, #4]
   85da0:	f023 0c03 	bic.w	ip, r3, #3
   85da4:	eb06 030c 	add.w	r3, r6, ip
   85da8:	4293      	cmp	r3, r2
   85daa:	f6ff af56 	blt.w	85c5a <_realloc_r+0x5a>
   85dae:	4657      	mov	r7, sl
   85db0:	f8da 100c 	ldr.w	r1, [sl, #12]
   85db4:	f857 0f08 	ldr.w	r0, [r7, #8]!
   85db8:	1f32      	subs	r2, r6, #4
   85dba:	2a24      	cmp	r2, #36	; 0x24
   85dbc:	60c1      	str	r1, [r0, #12]
   85dbe:	6088      	str	r0, [r1, #8]
   85dc0:	f200 80aa 	bhi.w	85f18 <_realloc_r+0x318>
   85dc4:	2a13      	cmp	r2, #19
   85dc6:	f240 80a5 	bls.w	85f14 <_realloc_r+0x314>
   85dca:	6829      	ldr	r1, [r5, #0]
   85dcc:	2a1b      	cmp	r2, #27
   85dce:	f8ca 1008 	str.w	r1, [sl, #8]
   85dd2:	6869      	ldr	r1, [r5, #4]
   85dd4:	f8ca 100c 	str.w	r1, [sl, #12]
   85dd8:	f200 80bc 	bhi.w	85f54 <_realloc_r+0x354>
   85ddc:	3508      	adds	r5, #8
   85dde:	f10a 0210 	add.w	r2, sl, #16
   85de2:	6829      	ldr	r1, [r5, #0]
   85de4:	461e      	mov	r6, r3
   85de6:	6011      	str	r1, [r2, #0]
   85de8:	6869      	ldr	r1, [r5, #4]
   85dea:	46d0      	mov	r8, sl
   85dec:	6051      	str	r1, [r2, #4]
   85dee:	68ab      	ldr	r3, [r5, #8]
   85df0:	6093      	str	r3, [r2, #8]
   85df2:	e764      	b.n	85cbe <_realloc_r+0xbe>
   85df4:	f021 0b03 	bic.w	fp, r1, #3
   85df8:	f104 0010 	add.w	r0, r4, #16
   85dfc:	44b3      	add	fp, r6
   85dfe:	4583      	cmp	fp, r0
   85e00:	da57      	bge.n	85eb2 <_realloc_r+0x2b2>
   85e02:	f01e 0f01 	tst.w	lr, #1
   85e06:	f47f af28 	bne.w	85c5a <_realloc_r+0x5a>
   85e0a:	f855 1c08 	ldr.w	r1, [r5, #-8]
   85e0e:	ebc1 0a08 	rsb	sl, r1, r8
   85e12:	f8da 1004 	ldr.w	r1, [sl, #4]
   85e16:	f021 0c03 	bic.w	ip, r1, #3
   85e1a:	44e3      	add	fp, ip
   85e1c:	4558      	cmp	r0, fp
   85e1e:	dcc1      	bgt.n	85da4 <_realloc_r+0x1a4>
   85e20:	4657      	mov	r7, sl
   85e22:	f8da 100c 	ldr.w	r1, [sl, #12]
   85e26:	f857 0f08 	ldr.w	r0, [r7, #8]!
   85e2a:	1f32      	subs	r2, r6, #4
   85e2c:	2a24      	cmp	r2, #36	; 0x24
   85e2e:	60c1      	str	r1, [r0, #12]
   85e30:	6088      	str	r0, [r1, #8]
   85e32:	f200 80b1 	bhi.w	85f98 <_realloc_r+0x398>
   85e36:	2a13      	cmp	r2, #19
   85e38:	f240 80a2 	bls.w	85f80 <_realloc_r+0x380>
   85e3c:	6829      	ldr	r1, [r5, #0]
   85e3e:	2a1b      	cmp	r2, #27
   85e40:	f8ca 1008 	str.w	r1, [sl, #8]
   85e44:	6869      	ldr	r1, [r5, #4]
   85e46:	f8ca 100c 	str.w	r1, [sl, #12]
   85e4a:	f200 80ac 	bhi.w	85fa6 <_realloc_r+0x3a6>
   85e4e:	3508      	adds	r5, #8
   85e50:	f10a 0210 	add.w	r2, sl, #16
   85e54:	6829      	ldr	r1, [r5, #0]
   85e56:	6011      	str	r1, [r2, #0]
   85e58:	6869      	ldr	r1, [r5, #4]
   85e5a:	6051      	str	r1, [r2, #4]
   85e5c:	68a9      	ldr	r1, [r5, #8]
   85e5e:	6091      	str	r1, [r2, #8]
   85e60:	ebc4 020b 	rsb	r2, r4, fp
   85e64:	eb0a 0104 	add.w	r1, sl, r4
   85e68:	f042 0201 	orr.w	r2, r2, #1
   85e6c:	6099      	str	r1, [r3, #8]
   85e6e:	604a      	str	r2, [r1, #4]
   85e70:	f8da 3004 	ldr.w	r3, [sl, #4]
   85e74:	4648      	mov	r0, r9
   85e76:	f003 0301 	and.w	r3, r3, #1
   85e7a:	431c      	orrs	r4, r3
   85e7c:	f8ca 4004 	str.w	r4, [sl, #4]
   85e80:	f7ff febc 	bl	85bfc <__malloc_unlock>
   85e84:	4638      	mov	r0, r7
   85e86:	e72e      	b.n	85ce6 <_realloc_r+0xe6>
   85e88:	682b      	ldr	r3, [r5, #0]
   85e8a:	2a1b      	cmp	r2, #27
   85e8c:	6003      	str	r3, [r0, #0]
   85e8e:	686b      	ldr	r3, [r5, #4]
   85e90:	6043      	str	r3, [r0, #4]
   85e92:	d826      	bhi.n	85ee2 <_realloc_r+0x2e2>
   85e94:	f100 0308 	add.w	r3, r0, #8
   85e98:	f105 0208 	add.w	r2, r5, #8
   85e9c:	e6f7      	b.n	85c8e <_realloc_r+0x8e>
   85e9e:	463b      	mov	r3, r7
   85ea0:	682a      	ldr	r2, [r5, #0]
   85ea2:	4676      	mov	r6, lr
   85ea4:	601a      	str	r2, [r3, #0]
   85ea6:	686a      	ldr	r2, [r5, #4]
   85ea8:	46d0      	mov	r8, sl
   85eaa:	605a      	str	r2, [r3, #4]
   85eac:	68aa      	ldr	r2, [r5, #8]
   85eae:	609a      	str	r2, [r3, #8]
   85eb0:	e705      	b.n	85cbe <_realloc_r+0xbe>
   85eb2:	ebc4 0b0b 	rsb	fp, r4, fp
   85eb6:	eb08 0104 	add.w	r1, r8, r4
   85eba:	f04b 0201 	orr.w	r2, fp, #1
   85ebe:	6099      	str	r1, [r3, #8]
   85ec0:	604a      	str	r2, [r1, #4]
   85ec2:	f855 3c04 	ldr.w	r3, [r5, #-4]
   85ec6:	4648      	mov	r0, r9
   85ec8:	f003 0301 	and.w	r3, r3, #1
   85ecc:	431c      	orrs	r4, r3
   85ece:	f845 4c04 	str.w	r4, [r5, #-4]
   85ed2:	f7ff fe93 	bl	85bfc <__malloc_unlock>
   85ed6:	4628      	mov	r0, r5
   85ed8:	e705      	b.n	85ce6 <_realloc_r+0xe6>
   85eda:	4629      	mov	r1, r5
   85edc:	f7ff fe28 	bl	85b30 <memmove>
   85ee0:	e6db      	b.n	85c9a <_realloc_r+0x9a>
   85ee2:	68ab      	ldr	r3, [r5, #8]
   85ee4:	2a24      	cmp	r2, #36	; 0x24
   85ee6:	6083      	str	r3, [r0, #8]
   85ee8:	68eb      	ldr	r3, [r5, #12]
   85eea:	60c3      	str	r3, [r0, #12]
   85eec:	d027      	beq.n	85f3e <_realloc_r+0x33e>
   85eee:	f100 0310 	add.w	r3, r0, #16
   85ef2:	f105 0210 	add.w	r2, r5, #16
   85ef6:	e6ca      	b.n	85c8e <_realloc_r+0x8e>
   85ef8:	f850 3c04 	ldr.w	r3, [r0, #-4]
   85efc:	462f      	mov	r7, r5
   85efe:	f023 0303 	bic.w	r3, r3, #3
   85f02:	441e      	add	r6, r3
   85f04:	e6db      	b.n	85cbe <_realloc_r+0xbe>
   85f06:	4629      	mov	r1, r5
   85f08:	4638      	mov	r0, r7
   85f0a:	4676      	mov	r6, lr
   85f0c:	46d0      	mov	r8, sl
   85f0e:	f7ff fe0f 	bl	85b30 <memmove>
   85f12:	e6d4      	b.n	85cbe <_realloc_r+0xbe>
   85f14:	463a      	mov	r2, r7
   85f16:	e764      	b.n	85de2 <_realloc_r+0x1e2>
   85f18:	4629      	mov	r1, r5
   85f1a:	4638      	mov	r0, r7
   85f1c:	461e      	mov	r6, r3
   85f1e:	46d0      	mov	r8, sl
   85f20:	f7ff fe06 	bl	85b30 <memmove>
   85f24:	e6cb      	b.n	85cbe <_realloc_r+0xbe>
   85f26:	68ab      	ldr	r3, [r5, #8]
   85f28:	2a24      	cmp	r2, #36	; 0x24
   85f2a:	f8ca 3010 	str.w	r3, [sl, #16]
   85f2e:	68eb      	ldr	r3, [r5, #12]
   85f30:	f8ca 3014 	str.w	r3, [sl, #20]
   85f34:	d01a      	beq.n	85f6c <_realloc_r+0x36c>
   85f36:	3510      	adds	r5, #16
   85f38:	f10a 0318 	add.w	r3, sl, #24
   85f3c:	e7b0      	b.n	85ea0 <_realloc_r+0x2a0>
   85f3e:	692a      	ldr	r2, [r5, #16]
   85f40:	f100 0318 	add.w	r3, r0, #24
   85f44:	6102      	str	r2, [r0, #16]
   85f46:	6969      	ldr	r1, [r5, #20]
   85f48:	f105 0218 	add.w	r2, r5, #24
   85f4c:	6141      	str	r1, [r0, #20]
   85f4e:	e69e      	b.n	85c8e <_realloc_r+0x8e>
   85f50:	20070598 	.word	0x20070598
   85f54:	68a9      	ldr	r1, [r5, #8]
   85f56:	2a24      	cmp	r2, #36	; 0x24
   85f58:	f8ca 1010 	str.w	r1, [sl, #16]
   85f5c:	68e9      	ldr	r1, [r5, #12]
   85f5e:	f8ca 1014 	str.w	r1, [sl, #20]
   85f62:	d00f      	beq.n	85f84 <_realloc_r+0x384>
   85f64:	3510      	adds	r5, #16
   85f66:	f10a 0218 	add.w	r2, sl, #24
   85f6a:	e73a      	b.n	85de2 <_realloc_r+0x1e2>
   85f6c:	692a      	ldr	r2, [r5, #16]
   85f6e:	f10a 0320 	add.w	r3, sl, #32
   85f72:	f8ca 2018 	str.w	r2, [sl, #24]
   85f76:	696a      	ldr	r2, [r5, #20]
   85f78:	3518      	adds	r5, #24
   85f7a:	f8ca 201c 	str.w	r2, [sl, #28]
   85f7e:	e78f      	b.n	85ea0 <_realloc_r+0x2a0>
   85f80:	463a      	mov	r2, r7
   85f82:	e767      	b.n	85e54 <_realloc_r+0x254>
   85f84:	6929      	ldr	r1, [r5, #16]
   85f86:	f10a 0220 	add.w	r2, sl, #32
   85f8a:	f8ca 1018 	str.w	r1, [sl, #24]
   85f8e:	6969      	ldr	r1, [r5, #20]
   85f90:	3518      	adds	r5, #24
   85f92:	f8ca 101c 	str.w	r1, [sl, #28]
   85f96:	e724      	b.n	85de2 <_realloc_r+0x1e2>
   85f98:	4629      	mov	r1, r5
   85f9a:	4638      	mov	r0, r7
   85f9c:	9301      	str	r3, [sp, #4]
   85f9e:	f7ff fdc7 	bl	85b30 <memmove>
   85fa2:	9b01      	ldr	r3, [sp, #4]
   85fa4:	e75c      	b.n	85e60 <_realloc_r+0x260>
   85fa6:	68a9      	ldr	r1, [r5, #8]
   85fa8:	2a24      	cmp	r2, #36	; 0x24
   85faa:	f8ca 1010 	str.w	r1, [sl, #16]
   85fae:	68e9      	ldr	r1, [r5, #12]
   85fb0:	f8ca 1014 	str.w	r1, [sl, #20]
   85fb4:	d003      	beq.n	85fbe <_realloc_r+0x3be>
   85fb6:	3510      	adds	r5, #16
   85fb8:	f10a 0218 	add.w	r2, sl, #24
   85fbc:	e74a      	b.n	85e54 <_realloc_r+0x254>
   85fbe:	6929      	ldr	r1, [r5, #16]
   85fc0:	f10a 0220 	add.w	r2, sl, #32
   85fc4:	f8ca 1018 	str.w	r1, [sl, #24]
   85fc8:	6969      	ldr	r1, [r5, #20]
   85fca:	3518      	adds	r5, #24
   85fcc:	f8ca 101c 	str.w	r1, [sl, #28]
   85fd0:	e740      	b.n	85e54 <_realloc_r+0x254>
   85fd2:	bf00      	nop

00085fd4 <_sbrk_r>:
   85fd4:	b538      	push	{r3, r4, r5, lr}
   85fd6:	4c07      	ldr	r4, [pc, #28]	; (85ff4 <_sbrk_r+0x20>)
   85fd8:	2300      	movs	r3, #0
   85fda:	4605      	mov	r5, r0
   85fdc:	4608      	mov	r0, r1
   85fde:	6023      	str	r3, [r4, #0]
   85fe0:	f7fd f9f4 	bl	833cc <_sbrk>
   85fe4:	1c43      	adds	r3, r0, #1
   85fe6:	d000      	beq.n	85fea <_sbrk_r+0x16>
   85fe8:	bd38      	pop	{r3, r4, r5, pc}
   85fea:	6823      	ldr	r3, [r4, #0]
   85fec:	2b00      	cmp	r3, #0
   85fee:	d0fb      	beq.n	85fe8 <_sbrk_r+0x14>
   85ff0:	602b      	str	r3, [r5, #0]
   85ff2:	bd38      	pop	{r3, r4, r5, pc}
   85ff4:	2007c47c 	.word	0x2007c47c

00085ff8 <__sread>:
   85ff8:	b510      	push	{r4, lr}
   85ffa:	460c      	mov	r4, r1
   85ffc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   86000:	f000 f9c4 	bl	8638c <_read_r>
   86004:	2800      	cmp	r0, #0
   86006:	db03      	blt.n	86010 <__sread+0x18>
   86008:	6d23      	ldr	r3, [r4, #80]	; 0x50
   8600a:	4403      	add	r3, r0
   8600c:	6523      	str	r3, [r4, #80]	; 0x50
   8600e:	bd10      	pop	{r4, pc}
   86010:	89a3      	ldrh	r3, [r4, #12]
   86012:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   86016:	81a3      	strh	r3, [r4, #12]
   86018:	bd10      	pop	{r4, pc}
   8601a:	bf00      	nop

0008601c <__swrite>:
   8601c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   86020:	460c      	mov	r4, r1
   86022:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
   86026:	461f      	mov	r7, r3
   86028:	05cb      	lsls	r3, r1, #23
   8602a:	4616      	mov	r6, r2
   8602c:	4605      	mov	r5, r0
   8602e:	d507      	bpl.n	86040 <__swrite+0x24>
   86030:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   86034:	2302      	movs	r3, #2
   86036:	2200      	movs	r2, #0
   86038:	f000 f992 	bl	86360 <_lseek_r>
   8603c:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
   86040:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   86044:	81a1      	strh	r1, [r4, #12]
   86046:	463b      	mov	r3, r7
   86048:	4632      	mov	r2, r6
   8604a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8604e:	4628      	mov	r0, r5
   86050:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   86054:	f000 b8a2 	b.w	8619c <_write_r>

00086058 <__sseek>:
   86058:	b510      	push	{r4, lr}
   8605a:	460c      	mov	r4, r1
   8605c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   86060:	f000 f97e 	bl	86360 <_lseek_r>
   86064:	89a3      	ldrh	r3, [r4, #12]
   86066:	1c42      	adds	r2, r0, #1
   86068:	bf0e      	itee	eq
   8606a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   8606e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   86072:	6520      	strne	r0, [r4, #80]	; 0x50
   86074:	81a3      	strh	r3, [r4, #12]
   86076:	bd10      	pop	{r4, pc}

00086078 <__sclose>:
   86078:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8607c:	f000 b8f6 	b.w	8626c <_close_r>

00086080 <__swbuf_r>:
   86080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   86082:	460e      	mov	r6, r1
   86084:	4614      	mov	r4, r2
   86086:	4607      	mov	r7, r0
   86088:	b110      	cbz	r0, 86090 <__swbuf_r+0x10>
   8608a:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8608c:	2b00      	cmp	r3, #0
   8608e:	d04a      	beq.n	86126 <__swbuf_r+0xa6>
   86090:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   86094:	69a3      	ldr	r3, [r4, #24]
   86096:	b291      	uxth	r1, r2
   86098:	0708      	lsls	r0, r1, #28
   8609a:	60a3      	str	r3, [r4, #8]
   8609c:	d538      	bpl.n	86110 <__swbuf_r+0x90>
   8609e:	6923      	ldr	r3, [r4, #16]
   860a0:	2b00      	cmp	r3, #0
   860a2:	d035      	beq.n	86110 <__swbuf_r+0x90>
   860a4:	0489      	lsls	r1, r1, #18
   860a6:	b2f5      	uxtb	r5, r6
   860a8:	d515      	bpl.n	860d6 <__swbuf_r+0x56>
   860aa:	6822      	ldr	r2, [r4, #0]
   860ac:	6961      	ldr	r1, [r4, #20]
   860ae:	1ad3      	subs	r3, r2, r3
   860b0:	428b      	cmp	r3, r1
   860b2:	da1c      	bge.n	860ee <__swbuf_r+0x6e>
   860b4:	3301      	adds	r3, #1
   860b6:	68a1      	ldr	r1, [r4, #8]
   860b8:	1c50      	adds	r0, r2, #1
   860ba:	3901      	subs	r1, #1
   860bc:	60a1      	str	r1, [r4, #8]
   860be:	6020      	str	r0, [r4, #0]
   860c0:	7016      	strb	r6, [r2, #0]
   860c2:	6962      	ldr	r2, [r4, #20]
   860c4:	429a      	cmp	r2, r3
   860c6:	d01a      	beq.n	860fe <__swbuf_r+0x7e>
   860c8:	89a3      	ldrh	r3, [r4, #12]
   860ca:	07db      	lsls	r3, r3, #31
   860cc:	d501      	bpl.n	860d2 <__swbuf_r+0x52>
   860ce:	2d0a      	cmp	r5, #10
   860d0:	d015      	beq.n	860fe <__swbuf_r+0x7e>
   860d2:	4628      	mov	r0, r5
   860d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   860d6:	6e61      	ldr	r1, [r4, #100]	; 0x64
   860d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   860dc:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
   860e0:	81a2      	strh	r2, [r4, #12]
   860e2:	6822      	ldr	r2, [r4, #0]
   860e4:	6661      	str	r1, [r4, #100]	; 0x64
   860e6:	6961      	ldr	r1, [r4, #20]
   860e8:	1ad3      	subs	r3, r2, r3
   860ea:	428b      	cmp	r3, r1
   860ec:	dbe2      	blt.n	860b4 <__swbuf_r+0x34>
   860ee:	4621      	mov	r1, r4
   860f0:	4638      	mov	r0, r7
   860f2:	f7fe fdb5 	bl	84c60 <_fflush_r>
   860f6:	b940      	cbnz	r0, 8610a <__swbuf_r+0x8a>
   860f8:	6822      	ldr	r2, [r4, #0]
   860fa:	2301      	movs	r3, #1
   860fc:	e7db      	b.n	860b6 <__swbuf_r+0x36>
   860fe:	4621      	mov	r1, r4
   86100:	4638      	mov	r0, r7
   86102:	f7fe fdad 	bl	84c60 <_fflush_r>
   86106:	2800      	cmp	r0, #0
   86108:	d0e3      	beq.n	860d2 <__swbuf_r+0x52>
   8610a:	f04f 30ff 	mov.w	r0, #4294967295
   8610e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   86110:	4621      	mov	r1, r4
   86112:	4638      	mov	r0, r7
   86114:	f7fe fc8c 	bl	84a30 <__swsetup_r>
   86118:	2800      	cmp	r0, #0
   8611a:	d1f6      	bne.n	8610a <__swbuf_r+0x8a>
   8611c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   86120:	6923      	ldr	r3, [r4, #16]
   86122:	b291      	uxth	r1, r2
   86124:	e7be      	b.n	860a4 <__swbuf_r+0x24>
   86126:	f7fe fe2f 	bl	84d88 <__sinit>
   8612a:	e7b1      	b.n	86090 <__swbuf_r+0x10>

0008612c <_wcrtomb_r>:
   8612c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   86130:	4605      	mov	r5, r0
   86132:	b086      	sub	sp, #24
   86134:	461e      	mov	r6, r3
   86136:	460c      	mov	r4, r1
   86138:	b1a1      	cbz	r1, 86164 <_wcrtomb_r+0x38>
   8613a:	4b10      	ldr	r3, [pc, #64]	; (8617c <_wcrtomb_r+0x50>)
   8613c:	4617      	mov	r7, r2
   8613e:	f8d3 8000 	ldr.w	r8, [r3]
   86142:	f7ff f97d 	bl	85440 <__locale_charset>
   86146:	9600      	str	r6, [sp, #0]
   86148:	4603      	mov	r3, r0
   8614a:	463a      	mov	r2, r7
   8614c:	4621      	mov	r1, r4
   8614e:	4628      	mov	r0, r5
   86150:	47c0      	blx	r8
   86152:	1c43      	adds	r3, r0, #1
   86154:	d103      	bne.n	8615e <_wcrtomb_r+0x32>
   86156:	2200      	movs	r2, #0
   86158:	238a      	movs	r3, #138	; 0x8a
   8615a:	6032      	str	r2, [r6, #0]
   8615c:	602b      	str	r3, [r5, #0]
   8615e:	b006      	add	sp, #24
   86160:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   86164:	4b05      	ldr	r3, [pc, #20]	; (8617c <_wcrtomb_r+0x50>)
   86166:	681f      	ldr	r7, [r3, #0]
   86168:	f7ff f96a 	bl	85440 <__locale_charset>
   8616c:	9600      	str	r6, [sp, #0]
   8616e:	4603      	mov	r3, r0
   86170:	4622      	mov	r2, r4
   86172:	a903      	add	r1, sp, #12
   86174:	4628      	mov	r0, r5
   86176:	47b8      	blx	r7
   86178:	e7eb      	b.n	86152 <_wcrtomb_r+0x26>
   8617a:	bf00      	nop
   8617c:	200709a8 	.word	0x200709a8

00086180 <__ascii_wctomb>:
   86180:	b121      	cbz	r1, 8618c <__ascii_wctomb+0xc>
   86182:	2aff      	cmp	r2, #255	; 0xff
   86184:	d804      	bhi.n	86190 <__ascii_wctomb+0x10>
   86186:	700a      	strb	r2, [r1, #0]
   86188:	2001      	movs	r0, #1
   8618a:	4770      	bx	lr
   8618c:	4608      	mov	r0, r1
   8618e:	4770      	bx	lr
   86190:	238a      	movs	r3, #138	; 0x8a
   86192:	6003      	str	r3, [r0, #0]
   86194:	f04f 30ff 	mov.w	r0, #4294967295
   86198:	4770      	bx	lr
   8619a:	bf00      	nop

0008619c <_write_r>:
   8619c:	b570      	push	{r4, r5, r6, lr}
   8619e:	460d      	mov	r5, r1
   861a0:	4c08      	ldr	r4, [pc, #32]	; (861c4 <_write_r+0x28>)
   861a2:	4611      	mov	r1, r2
   861a4:	4606      	mov	r6, r0
   861a6:	461a      	mov	r2, r3
   861a8:	4628      	mov	r0, r5
   861aa:	2300      	movs	r3, #0
   861ac:	6023      	str	r3, [r4, #0]
   861ae:	f7fc fd63 	bl	82c78 <_write>
   861b2:	1c43      	adds	r3, r0, #1
   861b4:	d000      	beq.n	861b8 <_write_r+0x1c>
   861b6:	bd70      	pop	{r4, r5, r6, pc}
   861b8:	6823      	ldr	r3, [r4, #0]
   861ba:	2b00      	cmp	r3, #0
   861bc:	d0fb      	beq.n	861b6 <_write_r+0x1a>
   861be:	6033      	str	r3, [r6, #0]
   861c0:	bd70      	pop	{r4, r5, r6, pc}
   861c2:	bf00      	nop
   861c4:	2007c47c 	.word	0x2007c47c

000861c8 <__register_exitproc>:
   861c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   861cc:	4c25      	ldr	r4, [pc, #148]	; (86264 <__register_exitproc+0x9c>)
   861ce:	4606      	mov	r6, r0
   861d0:	6825      	ldr	r5, [r4, #0]
   861d2:	4688      	mov	r8, r1
   861d4:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
   861d8:	4692      	mov	sl, r2
   861da:	4699      	mov	r9, r3
   861dc:	b3c4      	cbz	r4, 86250 <__register_exitproc+0x88>
   861de:	6860      	ldr	r0, [r4, #4]
   861e0:	281f      	cmp	r0, #31
   861e2:	dc17      	bgt.n	86214 <__register_exitproc+0x4c>
   861e4:	1c41      	adds	r1, r0, #1
   861e6:	b176      	cbz	r6, 86206 <__register_exitproc+0x3e>
   861e8:	eb04 0380 	add.w	r3, r4, r0, lsl #2
   861ec:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
   861f0:	f8d4 5188 	ldr.w	r5, [r4, #392]	; 0x188
   861f4:	2201      	movs	r2, #1
   861f6:	4082      	lsls	r2, r0
   861f8:	4315      	orrs	r5, r2
   861fa:	2e02      	cmp	r6, #2
   861fc:	f8c4 5188 	str.w	r5, [r4, #392]	; 0x188
   86200:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
   86204:	d01e      	beq.n	86244 <__register_exitproc+0x7c>
   86206:	1c83      	adds	r3, r0, #2
   86208:	6061      	str	r1, [r4, #4]
   8620a:	2000      	movs	r0, #0
   8620c:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
   86210:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   86214:	4b14      	ldr	r3, [pc, #80]	; (86268 <__register_exitproc+0xa0>)
   86216:	b303      	cbz	r3, 8625a <__register_exitproc+0x92>
   86218:	f44f 70c8 	mov.w	r0, #400	; 0x190
   8621c:	f7ff f98e 	bl	8553c <malloc>
   86220:	4604      	mov	r4, r0
   86222:	b1d0      	cbz	r0, 8625a <__register_exitproc+0x92>
   86224:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
   86228:	2700      	movs	r7, #0
   8622a:	e884 0088 	stmia.w	r4, {r3, r7}
   8622e:	4638      	mov	r0, r7
   86230:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   86234:	2101      	movs	r1, #1
   86236:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
   8623a:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
   8623e:	2e00      	cmp	r6, #0
   86240:	d0e1      	beq.n	86206 <__register_exitproc+0x3e>
   86242:	e7d1      	b.n	861e8 <__register_exitproc+0x20>
   86244:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   86248:	431a      	orrs	r2, r3
   8624a:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
   8624e:	e7da      	b.n	86206 <__register_exitproc+0x3e>
   86250:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
   86254:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   86258:	e7c1      	b.n	861de <__register_exitproc+0x16>
   8625a:	f04f 30ff 	mov.w	r0, #4294967295
   8625e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   86262:	bf00      	nop
   86264:	00087a84 	.word	0x00087a84
   86268:	0008553d 	.word	0x0008553d

0008626c <_close_r>:
   8626c:	b538      	push	{r3, r4, r5, lr}
   8626e:	4c07      	ldr	r4, [pc, #28]	; (8628c <_close_r+0x20>)
   86270:	2300      	movs	r3, #0
   86272:	4605      	mov	r5, r0
   86274:	4608      	mov	r0, r1
   86276:	6023      	str	r3, [r4, #0]
   86278:	f7fd f8c2 	bl	83400 <_close>
   8627c:	1c43      	adds	r3, r0, #1
   8627e:	d000      	beq.n	86282 <_close_r+0x16>
   86280:	bd38      	pop	{r3, r4, r5, pc}
   86282:	6823      	ldr	r3, [r4, #0]
   86284:	2b00      	cmp	r3, #0
   86286:	d0fb      	beq.n	86280 <_close_r+0x14>
   86288:	602b      	str	r3, [r5, #0]
   8628a:	bd38      	pop	{r3, r4, r5, pc}
   8628c:	2007c47c 	.word	0x2007c47c

00086290 <_fclose_r>:
   86290:	2900      	cmp	r1, #0
   86292:	d03d      	beq.n	86310 <_fclose_r+0x80>
   86294:	b570      	push	{r4, r5, r6, lr}
   86296:	4605      	mov	r5, r0
   86298:	460c      	mov	r4, r1
   8629a:	b108      	cbz	r0, 862a0 <_fclose_r+0x10>
   8629c:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8629e:	b37b      	cbz	r3, 86300 <_fclose_r+0x70>
   862a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   862a4:	b90b      	cbnz	r3, 862aa <_fclose_r+0x1a>
   862a6:	2000      	movs	r0, #0
   862a8:	bd70      	pop	{r4, r5, r6, pc}
   862aa:	4621      	mov	r1, r4
   862ac:	4628      	mov	r0, r5
   862ae:	f7fe fc33 	bl	84b18 <__sflush_r>
   862b2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   862b4:	4606      	mov	r6, r0
   862b6:	b133      	cbz	r3, 862c6 <_fclose_r+0x36>
   862b8:	69e1      	ldr	r1, [r4, #28]
   862ba:	4628      	mov	r0, r5
   862bc:	4798      	blx	r3
   862be:	2800      	cmp	r0, #0
   862c0:	bfb8      	it	lt
   862c2:	f04f 36ff 	movlt.w	r6, #4294967295
   862c6:	89a3      	ldrh	r3, [r4, #12]
   862c8:	061b      	lsls	r3, r3, #24
   862ca:	d41c      	bmi.n	86306 <_fclose_r+0x76>
   862cc:	6b21      	ldr	r1, [r4, #48]	; 0x30
   862ce:	b141      	cbz	r1, 862e2 <_fclose_r+0x52>
   862d0:	f104 0340 	add.w	r3, r4, #64	; 0x40
   862d4:	4299      	cmp	r1, r3
   862d6:	d002      	beq.n	862de <_fclose_r+0x4e>
   862d8:	4628      	mov	r0, r5
   862da:	f7fe fe1d 	bl	84f18 <_free_r>
   862de:	2300      	movs	r3, #0
   862e0:	6323      	str	r3, [r4, #48]	; 0x30
   862e2:	6c61      	ldr	r1, [r4, #68]	; 0x44
   862e4:	b121      	cbz	r1, 862f0 <_fclose_r+0x60>
   862e6:	4628      	mov	r0, r5
   862e8:	f7fe fe16 	bl	84f18 <_free_r>
   862ec:	2300      	movs	r3, #0
   862ee:	6463      	str	r3, [r4, #68]	; 0x44
   862f0:	f7fe fd50 	bl	84d94 <__sfp_lock_acquire>
   862f4:	2300      	movs	r3, #0
   862f6:	81a3      	strh	r3, [r4, #12]
   862f8:	f7fe fd4e 	bl	84d98 <__sfp_lock_release>
   862fc:	4630      	mov	r0, r6
   862fe:	bd70      	pop	{r4, r5, r6, pc}
   86300:	f7fe fd42 	bl	84d88 <__sinit>
   86304:	e7cc      	b.n	862a0 <_fclose_r+0x10>
   86306:	6921      	ldr	r1, [r4, #16]
   86308:	4628      	mov	r0, r5
   8630a:	f7fe fe05 	bl	84f18 <_free_r>
   8630e:	e7dd      	b.n	862cc <_fclose_r+0x3c>
   86310:	2000      	movs	r0, #0
   86312:	4770      	bx	lr

00086314 <_fstat_r>:
   86314:	b538      	push	{r3, r4, r5, lr}
   86316:	460b      	mov	r3, r1
   86318:	4c07      	ldr	r4, [pc, #28]	; (86338 <_fstat_r+0x24>)
   8631a:	4605      	mov	r5, r0
   8631c:	4611      	mov	r1, r2
   8631e:	4618      	mov	r0, r3
   86320:	2300      	movs	r3, #0
   86322:	6023      	str	r3, [r4, #0]
   86324:	f7fd f870 	bl	83408 <_fstat>
   86328:	1c43      	adds	r3, r0, #1
   8632a:	d000      	beq.n	8632e <_fstat_r+0x1a>
   8632c:	bd38      	pop	{r3, r4, r5, pc}
   8632e:	6823      	ldr	r3, [r4, #0]
   86330:	2b00      	cmp	r3, #0
   86332:	d0fb      	beq.n	8632c <_fstat_r+0x18>
   86334:	602b      	str	r3, [r5, #0]
   86336:	bd38      	pop	{r3, r4, r5, pc}
   86338:	2007c47c 	.word	0x2007c47c

0008633c <_isatty_r>:
   8633c:	b538      	push	{r3, r4, r5, lr}
   8633e:	4c07      	ldr	r4, [pc, #28]	; (8635c <_isatty_r+0x20>)
   86340:	2300      	movs	r3, #0
   86342:	4605      	mov	r5, r0
   86344:	4608      	mov	r0, r1
   86346:	6023      	str	r3, [r4, #0]
   86348:	f7fd f864 	bl	83414 <_isatty>
   8634c:	1c43      	adds	r3, r0, #1
   8634e:	d000      	beq.n	86352 <_isatty_r+0x16>
   86350:	bd38      	pop	{r3, r4, r5, pc}
   86352:	6823      	ldr	r3, [r4, #0]
   86354:	2b00      	cmp	r3, #0
   86356:	d0fb      	beq.n	86350 <_isatty_r+0x14>
   86358:	602b      	str	r3, [r5, #0]
   8635a:	bd38      	pop	{r3, r4, r5, pc}
   8635c:	2007c47c 	.word	0x2007c47c

00086360 <_lseek_r>:
   86360:	b570      	push	{r4, r5, r6, lr}
   86362:	460d      	mov	r5, r1
   86364:	4c08      	ldr	r4, [pc, #32]	; (86388 <_lseek_r+0x28>)
   86366:	4611      	mov	r1, r2
   86368:	4606      	mov	r6, r0
   8636a:	461a      	mov	r2, r3
   8636c:	4628      	mov	r0, r5
   8636e:	2300      	movs	r3, #0
   86370:	6023      	str	r3, [r4, #0]
   86372:	f7fd f851 	bl	83418 <_lseek>
   86376:	1c43      	adds	r3, r0, #1
   86378:	d000      	beq.n	8637c <_lseek_r+0x1c>
   8637a:	bd70      	pop	{r4, r5, r6, pc}
   8637c:	6823      	ldr	r3, [r4, #0]
   8637e:	2b00      	cmp	r3, #0
   86380:	d0fb      	beq.n	8637a <_lseek_r+0x1a>
   86382:	6033      	str	r3, [r6, #0]
   86384:	bd70      	pop	{r4, r5, r6, pc}
   86386:	bf00      	nop
   86388:	2007c47c 	.word	0x2007c47c

0008638c <_read_r>:
   8638c:	b570      	push	{r4, r5, r6, lr}
   8638e:	460d      	mov	r5, r1
   86390:	4c08      	ldr	r4, [pc, #32]	; (863b4 <_read_r+0x28>)
   86392:	4611      	mov	r1, r2
   86394:	4606      	mov	r6, r0
   86396:	461a      	mov	r2, r3
   86398:	4628      	mov	r0, r5
   8639a:	2300      	movs	r3, #0
   8639c:	6023      	str	r3, [r4, #0]
   8639e:	f7f9 fed7 	bl	80150 <_read>
   863a2:	1c43      	adds	r3, r0, #1
   863a4:	d000      	beq.n	863a8 <_read_r+0x1c>
   863a6:	bd70      	pop	{r4, r5, r6, pc}
   863a8:	6823      	ldr	r3, [r4, #0]
   863aa:	2b00      	cmp	r3, #0
   863ac:	d0fb      	beq.n	863a6 <_read_r+0x1a>
   863ae:	6033      	str	r3, [r6, #0]
   863b0:	bd70      	pop	{r4, r5, r6, pc}
   863b2:	bf00      	nop
   863b4:	2007c47c 	.word	0x2007c47c

000863b8 <__aeabi_uldivmod>:
   863b8:	b953      	cbnz	r3, 863d0 <__aeabi_uldivmod+0x18>
   863ba:	b94a      	cbnz	r2, 863d0 <__aeabi_uldivmod+0x18>
   863bc:	2900      	cmp	r1, #0
   863be:	bf08      	it	eq
   863c0:	2800      	cmpeq	r0, #0
   863c2:	bf1c      	itt	ne
   863c4:	f04f 31ff 	movne.w	r1, #4294967295
   863c8:	f04f 30ff 	movne.w	r0, #4294967295
   863cc:	f000 b982 	b.w	866d4 <__aeabi_idiv0>
   863d0:	f1ad 0c08 	sub.w	ip, sp, #8
   863d4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   863d8:	f000 f806 	bl	863e8 <__udivmoddi4>
   863dc:	f8dd e004 	ldr.w	lr, [sp, #4]
   863e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   863e4:	b004      	add	sp, #16
   863e6:	4770      	bx	lr

000863e8 <__udivmoddi4>:
   863e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   863ec:	468c      	mov	ip, r1
   863ee:	460c      	mov	r4, r1
   863f0:	4605      	mov	r5, r0
   863f2:	9e09      	ldr	r6, [sp, #36]	; 0x24
   863f4:	2b00      	cmp	r3, #0
   863f6:	d14f      	bne.n	86498 <__udivmoddi4+0xb0>
   863f8:	428a      	cmp	r2, r1
   863fa:	4617      	mov	r7, r2
   863fc:	d96b      	bls.n	864d6 <__udivmoddi4+0xee>
   863fe:	fab2 fe82 	clz	lr, r2
   86402:	f1be 0f00 	cmp.w	lr, #0
   86406:	d00b      	beq.n	86420 <__udivmoddi4+0x38>
   86408:	f1ce 0520 	rsb	r5, lr, #32
   8640c:	fa20 f505 	lsr.w	r5, r0, r5
   86410:	fa01 f30e 	lsl.w	r3, r1, lr
   86414:	ea45 0c03 	orr.w	ip, r5, r3
   86418:	fa02 f70e 	lsl.w	r7, r2, lr
   8641c:	fa00 f50e 	lsl.w	r5, r0, lr
   86420:	0c39      	lsrs	r1, r7, #16
   86422:	fbbc f0f1 	udiv	r0, ip, r1
   86426:	b2ba      	uxth	r2, r7
   86428:	fb01 c310 	mls	r3, r1, r0, ip
   8642c:	fb00 f802 	mul.w	r8, r0, r2
   86430:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   86434:	ea4c 4403 	orr.w	r4, ip, r3, lsl #16
   86438:	45a0      	cmp	r8, r4
   8643a:	d909      	bls.n	86450 <__udivmoddi4+0x68>
   8643c:	19e4      	adds	r4, r4, r7
   8643e:	f100 33ff 	add.w	r3, r0, #4294967295
   86442:	f080 8128 	bcs.w	86696 <__udivmoddi4+0x2ae>
   86446:	45a0      	cmp	r8, r4
   86448:	f240 8125 	bls.w	86696 <__udivmoddi4+0x2ae>
   8644c:	3802      	subs	r0, #2
   8644e:	443c      	add	r4, r7
   86450:	ebc8 0404 	rsb	r4, r8, r4
   86454:	fbb4 f3f1 	udiv	r3, r4, r1
   86458:	fb01 4c13 	mls	ip, r1, r3, r4
   8645c:	fb03 f202 	mul.w	r2, r3, r2
   86460:	b2ac      	uxth	r4, r5
   86462:	ea44 410c 	orr.w	r1, r4, ip, lsl #16
   86466:	428a      	cmp	r2, r1
   86468:	d909      	bls.n	8647e <__udivmoddi4+0x96>
   8646a:	19c9      	adds	r1, r1, r7
   8646c:	f103 34ff 	add.w	r4, r3, #4294967295
   86470:	f080 810f 	bcs.w	86692 <__udivmoddi4+0x2aa>
   86474:	428a      	cmp	r2, r1
   86476:	f240 810c 	bls.w	86692 <__udivmoddi4+0x2aa>
   8647a:	3b02      	subs	r3, #2
   8647c:	4439      	add	r1, r7
   8647e:	1a8a      	subs	r2, r1, r2
   86480:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
   86484:	2100      	movs	r1, #0
   86486:	2e00      	cmp	r6, #0
   86488:	d063      	beq.n	86552 <__udivmoddi4+0x16a>
   8648a:	fa22 f20e 	lsr.w	r2, r2, lr
   8648e:	2300      	movs	r3, #0
   86490:	e886 000c 	stmia.w	r6, {r2, r3}
   86494:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86498:	428b      	cmp	r3, r1
   8649a:	d907      	bls.n	864ac <__udivmoddi4+0xc4>
   8649c:	2e00      	cmp	r6, #0
   8649e:	d056      	beq.n	8654e <__udivmoddi4+0x166>
   864a0:	2100      	movs	r1, #0
   864a2:	e886 0011 	stmia.w	r6, {r0, r4}
   864a6:	4608      	mov	r0, r1
   864a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   864ac:	fab3 f183 	clz	r1, r3
   864b0:	2900      	cmp	r1, #0
   864b2:	f040 8093 	bne.w	865dc <__udivmoddi4+0x1f4>
   864b6:	42a3      	cmp	r3, r4
   864b8:	d302      	bcc.n	864c0 <__udivmoddi4+0xd8>
   864ba:	4282      	cmp	r2, r0
   864bc:	f200 80fe 	bhi.w	866bc <__udivmoddi4+0x2d4>
   864c0:	1a85      	subs	r5, r0, r2
   864c2:	eb64 0303 	sbc.w	r3, r4, r3
   864c6:	469c      	mov	ip, r3
   864c8:	2001      	movs	r0, #1
   864ca:	2e00      	cmp	r6, #0
   864cc:	d041      	beq.n	86552 <__udivmoddi4+0x16a>
   864ce:	e886 1020 	stmia.w	r6, {r5, ip}
   864d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   864d6:	b912      	cbnz	r2, 864de <__udivmoddi4+0xf6>
   864d8:	2701      	movs	r7, #1
   864da:	fbb7 f7f2 	udiv	r7, r7, r2
   864de:	fab7 fe87 	clz	lr, r7
   864e2:	f1be 0f00 	cmp.w	lr, #0
   864e6:	d136      	bne.n	86556 <__udivmoddi4+0x16e>
   864e8:	1be4      	subs	r4, r4, r7
   864ea:	ea4f 4817 	mov.w	r8, r7, lsr #16
   864ee:	fa1f f987 	uxth.w	r9, r7
   864f2:	2101      	movs	r1, #1
   864f4:	fbb4 f3f8 	udiv	r3, r4, r8
   864f8:	fb08 4413 	mls	r4, r8, r3, r4
   864fc:	fb09 f203 	mul.w	r2, r9, r3
   86500:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   86504:	ea4c 4404 	orr.w	r4, ip, r4, lsl #16
   86508:	42a2      	cmp	r2, r4
   8650a:	d907      	bls.n	8651c <__udivmoddi4+0x134>
   8650c:	19e4      	adds	r4, r4, r7
   8650e:	f103 30ff 	add.w	r0, r3, #4294967295
   86512:	d202      	bcs.n	8651a <__udivmoddi4+0x132>
   86514:	42a2      	cmp	r2, r4
   86516:	f200 80d3 	bhi.w	866c0 <__udivmoddi4+0x2d8>
   8651a:	4603      	mov	r3, r0
   8651c:	1aa4      	subs	r4, r4, r2
   8651e:	fbb4 f0f8 	udiv	r0, r4, r8
   86522:	fb08 4810 	mls	r8, r8, r0, r4
   86526:	fb09 f900 	mul.w	r9, r9, r0
   8652a:	b2ac      	uxth	r4, r5
   8652c:	ea44 4208 	orr.w	r2, r4, r8, lsl #16
   86530:	4591      	cmp	r9, r2
   86532:	d907      	bls.n	86544 <__udivmoddi4+0x15c>
   86534:	19d2      	adds	r2, r2, r7
   86536:	f100 34ff 	add.w	r4, r0, #4294967295
   8653a:	d202      	bcs.n	86542 <__udivmoddi4+0x15a>
   8653c:	4591      	cmp	r9, r2
   8653e:	f200 80ba 	bhi.w	866b6 <__udivmoddi4+0x2ce>
   86542:	4620      	mov	r0, r4
   86544:	ebc9 0202 	rsb	r2, r9, r2
   86548:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
   8654c:	e79b      	b.n	86486 <__udivmoddi4+0x9e>
   8654e:	4631      	mov	r1, r6
   86550:	4630      	mov	r0, r6
   86552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86556:	fa07 f70e 	lsl.w	r7, r7, lr
   8655a:	f1ce 0c20 	rsb	ip, lr, #32
   8655e:	fa24 f30c 	lsr.w	r3, r4, ip
   86562:	ea4f 4817 	mov.w	r8, r7, lsr #16
   86566:	fbb3 faf8 	udiv	sl, r3, r8
   8656a:	fa1f f987 	uxth.w	r9, r7
   8656e:	fb08 351a 	mls	r5, r8, sl, r3
   86572:	fa20 fc0c 	lsr.w	ip, r0, ip
   86576:	fa04 f40e 	lsl.w	r4, r4, lr
   8657a:	fb0a fb09 	mul.w	fp, sl, r9
   8657e:	ea4c 0c04 	orr.w	ip, ip, r4
   86582:	ea4f 421c 	mov.w	r2, ip, lsr #16
   86586:	ea42 4305 	orr.w	r3, r2, r5, lsl #16
   8658a:	459b      	cmp	fp, r3
   8658c:	fa00 f50e 	lsl.w	r5, r0, lr
   86590:	d90a      	bls.n	865a8 <__udivmoddi4+0x1c0>
   86592:	19db      	adds	r3, r3, r7
   86594:	f10a 32ff 	add.w	r2, sl, #4294967295
   86598:	f080 808b 	bcs.w	866b2 <__udivmoddi4+0x2ca>
   8659c:	459b      	cmp	fp, r3
   8659e:	f240 8088 	bls.w	866b2 <__udivmoddi4+0x2ca>
   865a2:	f1aa 0a02 	sub.w	sl, sl, #2
   865a6:	443b      	add	r3, r7
   865a8:	ebcb 0303 	rsb	r3, fp, r3
   865ac:	fbb3 f0f8 	udiv	r0, r3, r8
   865b0:	fb08 3310 	mls	r3, r8, r0, r3
   865b4:	fb00 f409 	mul.w	r4, r0, r9
   865b8:	fa1f fc8c 	uxth.w	ip, ip
   865bc:	ea4c 4303 	orr.w	r3, ip, r3, lsl #16
   865c0:	429c      	cmp	r4, r3
   865c2:	d907      	bls.n	865d4 <__udivmoddi4+0x1ec>
   865c4:	19db      	adds	r3, r3, r7
   865c6:	f100 32ff 	add.w	r2, r0, #4294967295
   865ca:	d26e      	bcs.n	866aa <__udivmoddi4+0x2c2>
   865cc:	429c      	cmp	r4, r3
   865ce:	d96c      	bls.n	866aa <__udivmoddi4+0x2c2>
   865d0:	3802      	subs	r0, #2
   865d2:	443b      	add	r3, r7
   865d4:	1b1c      	subs	r4, r3, r4
   865d6:	ea40 410a 	orr.w	r1, r0, sl, lsl #16
   865da:	e78b      	b.n	864f4 <__udivmoddi4+0x10c>
   865dc:	f1c1 0e20 	rsb	lr, r1, #32
   865e0:	408b      	lsls	r3, r1
   865e2:	fa22 fc0e 	lsr.w	ip, r2, lr
   865e6:	ea4c 0c03 	orr.w	ip, ip, r3
   865ea:	fa24 f70e 	lsr.w	r7, r4, lr
   865ee:	ea4f 491c 	mov.w	r9, ip, lsr #16
   865f2:	fbb7 faf9 	udiv	sl, r7, r9
   865f6:	fa1f f38c 	uxth.w	r3, ip
   865fa:	fb09 771a 	mls	r7, r9, sl, r7
   865fe:	fa20 f80e 	lsr.w	r8, r0, lr
   86602:	408c      	lsls	r4, r1
   86604:	fb0a f503 	mul.w	r5, sl, r3
   86608:	ea48 0404 	orr.w	r4, r8, r4
   8660c:	ea4f 4814 	mov.w	r8, r4, lsr #16
   86610:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   86614:	42bd      	cmp	r5, r7
   86616:	fa02 f201 	lsl.w	r2, r2, r1
   8661a:	fa00 fb01 	lsl.w	fp, r0, r1
   8661e:	d909      	bls.n	86634 <__udivmoddi4+0x24c>
   86620:	eb17 070c 	adds.w	r7, r7, ip
   86624:	f10a 30ff 	add.w	r0, sl, #4294967295
   86628:	d241      	bcs.n	866ae <__udivmoddi4+0x2c6>
   8662a:	42bd      	cmp	r5, r7
   8662c:	d93f      	bls.n	866ae <__udivmoddi4+0x2c6>
   8662e:	f1aa 0a02 	sub.w	sl, sl, #2
   86632:	4467      	add	r7, ip
   86634:	1b7f      	subs	r7, r7, r5
   86636:	fbb7 f5f9 	udiv	r5, r7, r9
   8663a:	fb09 7715 	mls	r7, r9, r5, r7
   8663e:	fb05 f303 	mul.w	r3, r5, r3
   86642:	b2a4      	uxth	r4, r4
   86644:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
   86648:	42bb      	cmp	r3, r7
   8664a:	d908      	bls.n	8665e <__udivmoddi4+0x276>
   8664c:	eb17 070c 	adds.w	r7, r7, ip
   86650:	f105 30ff 	add.w	r0, r5, #4294967295
   86654:	d227      	bcs.n	866a6 <__udivmoddi4+0x2be>
   86656:	42bb      	cmp	r3, r7
   86658:	d925      	bls.n	866a6 <__udivmoddi4+0x2be>
   8665a:	3d02      	subs	r5, #2
   8665c:	4467      	add	r7, ip
   8665e:	ea45 400a 	orr.w	r0, r5, sl, lsl #16
   86662:	fba0 8902 	umull	r8, r9, r0, r2
   86666:	1aff      	subs	r7, r7, r3
   86668:	454f      	cmp	r7, r9
   8666a:	4645      	mov	r5, r8
   8666c:	464c      	mov	r4, r9
   8666e:	d314      	bcc.n	8669a <__udivmoddi4+0x2b2>
   86670:	d029      	beq.n	866c6 <__udivmoddi4+0x2de>
   86672:	b366      	cbz	r6, 866ce <__udivmoddi4+0x2e6>
   86674:	ebbb 0305 	subs.w	r3, fp, r5
   86678:	eb67 0704 	sbc.w	r7, r7, r4
   8667c:	fa07 fe0e 	lsl.w	lr, r7, lr
   86680:	40cb      	lsrs	r3, r1
   86682:	40cf      	lsrs	r7, r1
   86684:	ea4e 0303 	orr.w	r3, lr, r3
   86688:	e886 0088 	stmia.w	r6, {r3, r7}
   8668c:	2100      	movs	r1, #0
   8668e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86692:	4623      	mov	r3, r4
   86694:	e6f3      	b.n	8647e <__udivmoddi4+0x96>
   86696:	4618      	mov	r0, r3
   86698:	e6da      	b.n	86450 <__udivmoddi4+0x68>
   8669a:	ebb8 0502 	subs.w	r5, r8, r2
   8669e:	eb69 040c 	sbc.w	r4, r9, ip
   866a2:	3801      	subs	r0, #1
   866a4:	e7e5      	b.n	86672 <__udivmoddi4+0x28a>
   866a6:	4605      	mov	r5, r0
   866a8:	e7d9      	b.n	8665e <__udivmoddi4+0x276>
   866aa:	4610      	mov	r0, r2
   866ac:	e792      	b.n	865d4 <__udivmoddi4+0x1ec>
   866ae:	4682      	mov	sl, r0
   866b0:	e7c0      	b.n	86634 <__udivmoddi4+0x24c>
   866b2:	4692      	mov	sl, r2
   866b4:	e778      	b.n	865a8 <__udivmoddi4+0x1c0>
   866b6:	3802      	subs	r0, #2
   866b8:	443a      	add	r2, r7
   866ba:	e743      	b.n	86544 <__udivmoddi4+0x15c>
   866bc:	4608      	mov	r0, r1
   866be:	e704      	b.n	864ca <__udivmoddi4+0xe2>
   866c0:	3b02      	subs	r3, #2
   866c2:	443c      	add	r4, r7
   866c4:	e72a      	b.n	8651c <__udivmoddi4+0x134>
   866c6:	45c3      	cmp	fp, r8
   866c8:	d3e7      	bcc.n	8669a <__udivmoddi4+0x2b2>
   866ca:	463c      	mov	r4, r7
   866cc:	e7d1      	b.n	86672 <__udivmoddi4+0x28a>
   866ce:	4631      	mov	r1, r6
   866d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

000866d4 <__aeabi_idiv0>:
   866d4:	4770      	bx	lr
   866d6:	bf00      	nop
   866d8:	43415254 	.word	0x43415254
   866dc:	53415f45 	.word	0x53415f45
   866e0:	54524553 	.word	0x54524553
   866e4:	5476203a 	.word	0x5476203a
   866e8:	65636172 	.word	0x65636172
   866ec:	6f727245 	.word	0x6f727245
   866f0:	6d203a72 	.word	0x6d203a72
   866f4:	3d206773 	.word	0x3d206773
   866f8:	554e203d 	.word	0x554e203d
   866fc:	00004c4c 	.word	0x00004c4c
   86700:	43415254 	.word	0x43415254
   86704:	53415f45 	.word	0x53415f45
   86708:	54524553 	.word	0x54524553
   8670c:	5476203a 	.word	0x5476203a
   86710:	65636172 	.word	0x65636172
   86714:	6f727245 	.word	0x6f727245
   86718:	52203a72 	.word	0x52203a72
   8671c:	726f6365 	.word	0x726f6365
   86720:	44726564 	.word	0x44726564
   86724:	50617461 	.word	0x50617461
   86728:	3d207274 	.word	0x3d207274
   8672c:	554e203d 	.word	0x554e203d
   86730:	00004c4c 	.word	0x00004c4c
   86734:	63617254 	.word	0x63617254
   86738:	65522065 	.word	0x65522065
   8673c:	64726f63 	.word	0x64726f63
   86740:	44207265 	.word	0x44207265
   86744:	006f6d65 	.word	0x006f6d65
   86748:	63617254 	.word	0x63617254
   8674c:	74732065 	.word	0x74732065
   86750:	20747261 	.word	0x20747261
   86754:	6b72616d 	.word	0x6b72616d
   86758:	20737265 	.word	0x20737265
   8675c:	65726c61 	.word	0x65726c61
   86760:	20796461 	.word	0x20796461
   86764:	74696e69 	.word	0x74696e69
   86768:	696c6169 	.word	0x696c6169
   8676c:	2164657a 	.word	0x2164657a
   86770:	00000000 	.word	0x00000000
   86774:	65747441 	.word	0x65747441
   86778:	2074706d 	.word	0x2074706d
   8677c:	69206f74 	.word	0x69206f74
   86780:	7865646e 	.word	0x7865646e
   86784:	74756f20 	.word	0x74756f20
   86788:	65646973 	.word	0x65646973
   8678c:	65766520 	.word	0x65766520
   86790:	6220746e 	.word	0x6220746e
   86794:	65666675 	.word	0x65666675
   86798:	00002172 	.word	0x00002172
   8679c:	43415254 	.word	0x43415254
   867a0:	53415f45 	.word	0x53415f45
   867a4:	54524553 	.word	0x54524553
   867a8:	6975203a 	.word	0x6975203a
   867ac:	65646e49 	.word	0x65646e49
   867b0:	4f664f78 	.word	0x4f664f78
   867b4:	63656a62 	.word	0x63656a62
   867b8:	49203a74 	.word	0x49203a74
   867bc:	6c61766e 	.word	0x6c61766e
   867c0:	76206469 	.word	0x76206469
   867c4:	65756c61 	.word	0x65756c61
   867c8:	726f6620 	.word	0x726f6620
   867cc:	6a626f20 	.word	0x6a626f20
   867d0:	63746365 	.word	0x63746365
   867d4:	7373616c 	.word	0x7373616c
   867d8:	00000000 	.word	0x00000000
   867dc:	43415254 	.word	0x43415254
   867e0:	53415f45 	.word	0x53415f45
   867e4:	54524553 	.word	0x54524553
   867e8:	6975203a 	.word	0x6975203a
   867ec:	65646e49 	.word	0x65646e49
   867f0:	4f664f78 	.word	0x4f664f78
   867f4:	63656a62 	.word	0x63656a62
   867f8:	49203a74 	.word	0x49203a74
   867fc:	6c61766e 	.word	0x6c61766e
   86800:	76206469 	.word	0x76206469
   86804:	65756c61 	.word	0x65756c61
   86808:	726f6620 	.word	0x726f6620
   8680c:	6a626f20 	.word	0x6a626f20
   86810:	68746365 	.word	0x68746365
   86814:	6c646e61 	.word	0x6c646e61
   86818:	00000065 	.word	0x00000065
   8681c:	43415254 	.word	0x43415254
   86820:	53415f45 	.word	0x53415f45
   86824:	54524553 	.word	0x54524553
   86828:	5478203a 	.word	0x5478203a
   8682c:	65636172 	.word	0x65636172
   86830:	4f746547 	.word	0x4f746547
   86834:	63656a62 	.word	0x63656a62
   86838:	6e614874 	.word	0x6e614874
   8683c:	3a656c64 	.word	0x3a656c64
   86840:	766e4920 	.word	0x766e4920
   86844:	64696c61 	.word	0x64696c61
   86848:	6c617620 	.word	0x6c617620
   8684c:	66206575 	.word	0x66206575
   86850:	6f20726f 	.word	0x6f20726f
   86854:	63656a62 	.word	0x63656a62
   86858:	616c6374 	.word	0x616c6374
   8685c:	00007373 	.word	0x00007373
   86860:	43415254 	.word	0x43415254
   86864:	53415f45 	.word	0x53415f45
   86868:	54524553 	.word	0x54524553
   8686c:	5476203a 	.word	0x5476203a
   86870:	65636172 	.word	0x65636172
   86874:	65657246 	.word	0x65657246
   86878:	656a624f 	.word	0x656a624f
   8687c:	61487463 	.word	0x61487463
   86880:	656c646e 	.word	0x656c646e
   86884:	6e49203a 	.word	0x6e49203a
   86888:	696c6176 	.word	0x696c6176
   8688c:	61762064 	.word	0x61762064
   86890:	2065756c 	.word	0x2065756c
   86894:	20726f66 	.word	0x20726f66
   86898:	656a626f 	.word	0x656a626f
   8689c:	6c637463 	.word	0x6c637463
   868a0:	00737361 	.word	0x00737361
   868a4:	43415254 	.word	0x43415254
   868a8:	53415f45 	.word	0x53415f45
   868ac:	54524553 	.word	0x54524553
   868b0:	5476203a 	.word	0x5476203a
   868b4:	65636172 	.word	0x65636172
   868b8:	65657246 	.word	0x65657246
   868bc:	656a624f 	.word	0x656a624f
   868c0:	61487463 	.word	0x61487463
   868c4:	656c646e 	.word	0x656c646e
   868c8:	6e49203a 	.word	0x6e49203a
   868cc:	696c6176 	.word	0x696c6176
   868d0:	61762064 	.word	0x61762064
   868d4:	2065756c 	.word	0x2065756c
   868d8:	20726f66 	.word	0x20726f66
   868dc:	646e6168 	.word	0x646e6168
   868e0:	0000656c 	.word	0x0000656c
   868e4:	65747441 	.word	0x65747441
   868e8:	2074706d 	.word	0x2074706d
   868ec:	66206f74 	.word	0x66206f74
   868f0:	20656572 	.word	0x20656572
   868f4:	65726f6d 	.word	0x65726f6d
   868f8:	6e616820 	.word	0x6e616820
   868fc:	73656c64 	.word	0x73656c64
   86900:	61687420 	.word	0x61687420
   86904:	6c61206e 	.word	0x6c61206e
   86908:	61636f6c 	.word	0x61636f6c
   8690c:	21646574 	.word	0x21646574
   86910:	00000000 	.word	0x00000000
   86914:	43415254 	.word	0x43415254
   86918:	53415f45 	.word	0x53415f45
   8691c:	54524553 	.word	0x54524553
   86920:	5476203a 	.word	0x5476203a
   86924:	65636172 	.word	0x65636172
   86928:	4f746553 	.word	0x4f746553
   8692c:	63656a62 	.word	0x63656a62
   86930:	6d614e74 	.word	0x6d614e74
   86934:	6e203a65 	.word	0x6e203a65
   86938:	20656d61 	.word	0x20656d61
   8693c:	4e203d3d 	.word	0x4e203d3d
   86940:	004c4c55 	.word	0x004c4c55
   86944:	656c6c49 	.word	0x656c6c49
   86948:	206c6167 	.word	0x206c6167
   8694c:	656a626f 	.word	0x656a626f
   86950:	63207463 	.word	0x63207463
   86954:	7373616c 	.word	0x7373616c
   86958:	206e6920 	.word	0x206e6920
   8695c:	61725476 	.word	0x61725476
   86960:	65536563 	.word	0x65536563
   86964:	6a624f74 	.word	0x6a624f74
   86968:	4e746365 	.word	0x4e746365
   8696c:	00656d61 	.word	0x00656d61
   86970:	656c6c49 	.word	0x656c6c49
   86974:	206c6167 	.word	0x206c6167
   86978:	646e6168 	.word	0x646e6168
   8697c:	2820656c 	.word	0x2820656c
   86980:	69202930 	.word	0x69202930
   86984:	5476206e 	.word	0x5476206e
   86988:	65636172 	.word	0x65636172
   8698c:	4f746553 	.word	0x4f746553
   86990:	63656a62 	.word	0x63656a62
   86994:	6d614e74 	.word	0x6d614e74
   86998:	00002e65 	.word	0x00002e65
   8699c:	43415254 	.word	0x43415254
   869a0:	53415f45 	.word	0x53415f45
   869a4:	54524553 	.word	0x54524553
   869a8:	7270203a 	.word	0x7270203a
   869ac:	65684376 	.word	0x65684376
   869b0:	61446b63 	.word	0x61446b63
   869b4:	6f546174 	.word	0x6f546174
   869b8:	764f6542 	.word	0x764f6542
   869bc:	72777265 	.word	0x72777265
   869c0:	65747469 	.word	0x65747469
   869c4:	726f466e 	.word	0x726f466e
   869c8:	746c754d 	.word	0x746c754d
   869cc:	746e4569 	.word	0x746e4569
   869d0:	76457972 	.word	0x76457972
   869d4:	73746e65 	.word	0x73746e65
   869d8:	6f6e203a 	.word	0x6f6e203a
   869dc:	746e4566 	.word	0x746e4566
   869e0:	73656972 	.word	0x73656972
   869e4:	68436f54 	.word	0x68436f54
   869e8:	206b6365 	.word	0x206b6365
   869ec:	30203d3d 	.word	0x30203d3d
   869f0:	00000000 	.word	0x00000000
   869f4:	43415254 	.word	0x43415254
   869f8:	53415f45 	.word	0x53415f45
   869fc:	54524553 	.word	0x54524553
   86a00:	7270203a 	.word	0x7270203a
   86a04:	61725476 	.word	0x61725476
   86a08:	65476563 	.word	0x65476563
   86a0c:	53544474 	.word	0x53544474
   86a10:	6e49203a 	.word	0x6e49203a
   86a14:	696c6176 	.word	0x696c6176
   86a18:	61762064 	.word	0x61762064
   86a1c:	2065756c 	.word	0x2065756c
   86a20:	20726f66 	.word	0x20726f66
   86a24:	61726170 	.word	0x61726170
   86a28:	616d5f6d 	.word	0x616d5f6d
   86a2c:	53544478 	.word	0x53544478
   86a30:	00000000 	.word	0x00000000
   86a34:	20646142 	.word	0x20646142
   86a38:	61726170 	.word	0x61726170
   86a3c:	616d5f6d 	.word	0x616d5f6d
   86a40:	53544478 	.word	0x53544478
   86a44:	206e6920 	.word	0x206e6920
   86a48:	54767270 	.word	0x54767270
   86a4c:	65636172 	.word	0x65636172
   86a50:	44746547 	.word	0x44746547
   86a54:	00005354 	.word	0x00005354
   86a58:	43415254 	.word	0x43415254
   86a5c:	53415f45 	.word	0x53415f45
   86a60:	54524553 	.word	0x54524553
   86a64:	7270203a 	.word	0x7270203a
   86a68:	61725476 	.word	0x61725476
   86a6c:	6f4c6563 	.word	0x6f4c6563
   86a70:	70756b6f 	.word	0x70756b6f
   86a74:	626d7953 	.word	0x626d7953
   86a78:	61546c6f 	.word	0x61546c6f
   86a7c:	45656c62 	.word	0x45656c62
   86a80:	7972746e 	.word	0x7972746e
   86a84:	616e203a 	.word	0x616e203a
   86a88:	3d20656d 	.word	0x3d20656d
   86a8c:	554e203d 	.word	0x554e203d
   86a90:	00004c4c 	.word	0x00004c4c
   86a94:	43415254 	.word	0x43415254
   86a98:	53415f45 	.word	0x53415f45
   86a9c:	54524553 	.word	0x54524553
   86aa0:	7270203a 	.word	0x7270203a
   86aa4:	61725476 	.word	0x61725476
   86aa8:	6f4c6563 	.word	0x6f4c6563
   86aac:	70756b6f 	.word	0x70756b6f
   86ab0:	626d7953 	.word	0x626d7953
   86ab4:	61546c6f 	.word	0x61546c6f
   86ab8:	45656c62 	.word	0x45656c62
   86abc:	7972746e 	.word	0x7972746e
   86ac0:	656c203a 	.word	0x656c203a
   86ac4:	3d3d206e 	.word	0x3d3d206e
   86ac8:	00003020 	.word	0x00003020
   86acc:	43415254 	.word	0x43415254
   86ad0:	53415f45 	.word	0x53415f45
   86ad4:	54524553 	.word	0x54524553
   86ad8:	7270203a 	.word	0x7270203a
   86adc:	61725476 	.word	0x61725476
   86ae0:	72436563 	.word	0x72436563
   86ae4:	65746165 	.word	0x65746165
   86ae8:	626d7953 	.word	0x626d7953
   86aec:	61546c6f 	.word	0x61546c6f
   86af0:	45656c62 	.word	0x45656c62
   86af4:	7972746e 	.word	0x7972746e
   86af8:	616e203a 	.word	0x616e203a
   86afc:	3d20656d 	.word	0x3d20656d
   86b00:	554e203d 	.word	0x554e203d
   86b04:	00004c4c 	.word	0x00004c4c
   86b08:	43415254 	.word	0x43415254
   86b0c:	53415f45 	.word	0x53415f45
   86b10:	54524553 	.word	0x54524553
   86b14:	7270203a 	.word	0x7270203a
   86b18:	61725476 	.word	0x61725476
   86b1c:	72436563 	.word	0x72436563
   86b20:	65746165 	.word	0x65746165
   86b24:	626d7953 	.word	0x626d7953
   86b28:	61546c6f 	.word	0x61546c6f
   86b2c:	45656c62 	.word	0x45656c62
   86b30:	7972746e 	.word	0x7972746e
   86b34:	656c203a 	.word	0x656c203a
   86b38:	3d3d206e 	.word	0x3d3d206e
   86b3c:	00003020 	.word	0x00003020
   86b40:	626d7953 	.word	0x626d7953
   86b44:	74206c6f 	.word	0x74206c6f
   86b48:	656c6261 	.word	0x656c6261
   86b4c:	6c756620 	.word	0x6c756620
   86b50:	49202e6c 	.word	0x49202e6c
   86b54:	6572636e 	.word	0x6572636e
   86b58:	20657361 	.word	0x20657361
   86b5c:	424d5953 	.word	0x424d5953
   86b60:	545f4c4f 	.word	0x545f4c4f
   86b64:	454c4241 	.word	0x454c4241
   86b68:	5a49535f 	.word	0x5a49535f
   86b6c:	6e692045 	.word	0x6e692045
   86b70:	63727420 	.word	0x63727420
   86b74:	666e6f43 	.word	0x666e6f43
   86b78:	682e6769 	.word	0x682e6769
   86b7c:	00000000 	.word	0x00000000
   86b80:	43415254 	.word	0x43415254
   86b84:	53415f45 	.word	0x53415f45
   86b88:	54524553 	.word	0x54524553
   86b8c:	7270203a 	.word	0x7270203a
   86b90:	61725476 	.word	0x61725476
   86b94:	65476563 	.word	0x65476563
   86b98:	65684374 	.word	0x65684374
   86b9c:	75736b63 	.word	0x75736b63
   86ba0:	70203a6d 	.word	0x70203a6d
   86ba4:	656d616e 	.word	0x656d616e
   86ba8:	203d3d20 	.word	0x203d3d20
   86bac:	4c4c554e 	.word	0x4c4c554e
   86bb0:	00000000 	.word	0x00000000
   86bb4:	43415254 	.word	0x43415254
   86bb8:	53415f45 	.word	0x53415f45
   86bbc:	54524553 	.word	0x54524553
   86bc0:	7270203a 	.word	0x7270203a
   86bc4:	61725476 	.word	0x61725476
   86bc8:	65476563 	.word	0x65476563
   86bcc:	65684374 	.word	0x65684374
   86bd0:	75736b63 	.word	0x75736b63
   86bd4:	70203a6d 	.word	0x70203a6d
   86bd8:	20637263 	.word	0x20637263
   86bdc:	4e203d3d 	.word	0x4e203d3d
   86be0:	004c4c55 	.word	0x004c4c55
   86be4:	43415254 	.word	0x43415254
   86be8:	53415f45 	.word	0x53415f45
   86bec:	54524553 	.word	0x54524553
   86bf0:	7270203a 	.word	0x7270203a
   86bf4:	61725476 	.word	0x61725476
   86bf8:	65476563 	.word	0x65476563
   86bfc:	65684374 	.word	0x65684374
   86c00:	75736b63 	.word	0x75736b63
   86c04:	70203a6d 	.word	0x70203a6d
   86c08:	676e656c 	.word	0x676e656c
   86c0c:	3d206874 	.word	0x3d206874
   86c10:	554e203d 	.word	0x554e203d
   86c14:	00004c4c 	.word	0x00004c4c
   86c18:	43415254 	.word	0x43415254
   86c1c:	53415f45 	.word	0x53415f45
   86c20:	54524553 	.word	0x54524553
   86c24:	7270203a 	.word	0x7270203a
   86c28:	61725476 	.word	0x61725476
   86c2c:	704f6563 	.word	0x704f6563
   86c30:	79536e65 	.word	0x79536e65
   86c34:	6c6f626d 	.word	0x6c6f626d
   86c38:	616e203a 	.word	0x616e203a
   86c3c:	3d20656d 	.word	0x3d20656d
   86c40:	554e203d 	.word	0x554e203d
   86c44:	00004c4c 	.word	0x00004c4c
   86c48:	20545744 	.word	0x20545744
   86c4c:	20746f6e 	.word	0x20746f6e
   86c50:	70707573 	.word	0x70707573
   86c54:	6574726f 	.word	0x6574726f
   86c58:	79622064 	.word	0x79622064
   86c5c:	69687420 	.word	0x69687420
   86c60:	68632073 	.word	0x68632073
   86c64:	00217069 	.word	0x00217069
   86c68:	5f545744 	.word	0x5f545744
   86c6c:	43435943 	.word	0x43435943
   86c70:	6e20544e 	.word	0x6e20544e
   86c74:	7320746f 	.word	0x7320746f
   86c78:	6f707075 	.word	0x6f707075
   86c7c:	64657472 	.word	0x64657472
   86c80:	20796220 	.word	0x20796220
   86c84:	73696874 	.word	0x73696874
   86c88:	69686320 	.word	0x69686320
   86c8c:	00002170 	.word	0x00002170
   86c90:	43415254 	.word	0x43415254
   86c94:	53415f45 	.word	0x53415f45
   86c98:	54524553 	.word	0x54524553
   86c9c:	7270203a 	.word	0x7270203a
   86ca0:	61725476 	.word	0x61725476
   86ca4:	65476563 	.word	0x65476563
   86ca8:	72615074 	.word	0x72615074
   86cac:	203a6d61 	.word	0x203a6d61
   86cb0:	61766e49 	.word	0x61766e49
   86cb4:	2064696c 	.word	0x2064696c
   86cb8:	756c6176 	.word	0x756c6176
   86cbc:	6f662065 	.word	0x6f662065
   86cc0:	61702072 	.word	0x61702072
   86cc4:	5f6d6172 	.word	0x5f6d6172
   86cc8:	0078616d 	.word	0x0078616d
   86ccc:	43415254 	.word	0x43415254
   86cd0:	53415f45 	.word	0x53415f45
   86cd4:	54524553 	.word	0x54524553
   86cd8:	5476203a 	.word	0x5476203a
   86cdc:	65636172 	.word	0x65636172
   86ce0:	726f7453 	.word	0x726f7453
   86ce4:	73615465 	.word	0x73615465
   86ce8:	6165526b 	.word	0x6165526b
   86cec:	203a7964 	.word	0x203a7964
   86cf0:	61766e49 	.word	0x61766e49
   86cf4:	2064696c 	.word	0x2064696c
   86cf8:	756c6176 	.word	0x756c6176
   86cfc:	6f662065 	.word	0x6f662065
   86d00:	61682072 	.word	0x61682072
   86d04:	656c646e 	.word	0x656c646e
   86d08:	00000000 	.word	0x00000000
   86d0c:	6f636552 	.word	0x6f636552
   86d10:	72656472 	.word	0x72656472
   86d14:	73756220 	.word	0x73756220
   86d18:	202d2079 	.word	0x202d2079
   86d1c:	68676968 	.word	0x68676968
   86d20:	69727020 	.word	0x69727020
   86d24:	7469726f 	.word	0x7469726f
   86d28:	53492079 	.word	0x53492079
   86d2c:	73752052 	.word	0x73752052
   86d30:	20676e69 	.word	0x20676e69
   86d34:	63737973 	.word	0x63737973
   86d38:	3f6c6c61 	.word	0x3f6c6c61
   86d3c:	29312820 	.word	0x29312820
   86d40:	00000000 	.word	0x00000000
   86d44:	43415254 	.word	0x43415254
   86d48:	53415f45 	.word	0x53415f45
   86d4c:	54524553 	.word	0x54524553
   86d50:	5476203a 	.word	0x5476203a
   86d54:	65636172 	.word	0x65636172
   86d58:	726f7453 	.word	0x726f7453
   86d5c:	776f4c65 	.word	0x776f4c65
   86d60:	65776f50 	.word	0x65776f50
   86d64:	49203a72 	.word	0x49203a72
   86d68:	6c61766e 	.word	0x6c61766e
   86d6c:	66206469 	.word	0x66206469
   86d70:	2067616c 	.word	0x2067616c
   86d74:	756c6176 	.word	0x756c6176
   86d78:	00000065 	.word	0x00000065
   86d7c:	43415254 	.word	0x43415254
   86d80:	53415f45 	.word	0x53415f45
   86d84:	54524553 	.word	0x54524553
   86d88:	5476203a 	.word	0x5476203a
   86d8c:	65636172 	.word	0x65636172
   86d90:	726f7453 	.word	0x726f7453
   86d94:	72654b65 	.word	0x72654b65
   86d98:	436c656e 	.word	0x436c656e
   86d9c:	3a6c6c61 	.word	0x3a6c6c61
   86da0:	6f636520 	.word	0x6f636520
   86da4:	3e206564 	.word	0x3e206564
   86da8:	7830203d 	.word	0x7830203d
   86dac:	00004646 	.word	0x00004646
   86db0:	43415254 	.word	0x43415254
   86db4:	53415f45 	.word	0x53415f45
   86db8:	54524553 	.word	0x54524553
   86dbc:	5476203a 	.word	0x5476203a
   86dc0:	65636172 	.word	0x65636172
   86dc4:	726f7453 	.word	0x726f7453
   86dc8:	72654b65 	.word	0x72654b65
   86dcc:	436c656e 	.word	0x436c656e
   86dd0:	3a6c6c61 	.word	0x3a6c6c61
   86dd4:	6a626f20 	.word	0x6a626f20
   86dd8:	43746365 	.word	0x43746365
   86ddc:	7373616c 	.word	0x7373616c
   86de0:	203d3e20 	.word	0x203d3e20
   86de4:	43415254 	.word	0x43415254
   86de8:	434e5f45 	.word	0x434e5f45
   86dec:	5353414c 	.word	0x5353414c
   86df0:	00005345 	.word	0x00005345
   86df4:	43415254 	.word	0x43415254
   86df8:	53415f45 	.word	0x53415f45
   86dfc:	54524553 	.word	0x54524553
   86e00:	5476203a 	.word	0x5476203a
   86e04:	65636172 	.word	0x65636172
   86e08:	726f7453 	.word	0x726f7453
   86e0c:	72654b65 	.word	0x72654b65
   86e10:	436c656e 	.word	0x436c656e
   86e14:	3a6c6c61 	.word	0x3a6c6c61
   86e18:	766e4920 	.word	0x766e4920
   86e1c:	64696c61 	.word	0x64696c61
   86e20:	6c617620 	.word	0x6c617620
   86e24:	66206575 	.word	0x66206575
   86e28:	6f20726f 	.word	0x6f20726f
   86e2c:	63656a62 	.word	0x63656a62
   86e30:	6d754e74 	.word	0x6d754e74
   86e34:	00726562 	.word	0x00726562
   86e38:	6f636552 	.word	0x6f636552
   86e3c:	72656472 	.word	0x72656472
   86e40:	73756220 	.word	0x73756220
   86e44:	202d2079 	.word	0x202d2079
   86e48:	68676968 	.word	0x68676968
   86e4c:	69727020 	.word	0x69727020
   86e50:	7469726f 	.word	0x7469726f
   86e54:	53492079 	.word	0x53492079
   86e58:	73752052 	.word	0x73752052
   86e5c:	20676e69 	.word	0x20676e69
   86e60:	63737973 	.word	0x63737973
   86e64:	3f6c6c61 	.word	0x3f6c6c61
   86e68:	29322820 	.word	0x29322820
   86e6c:	00000000 	.word	0x00000000
   86e70:	43415254 	.word	0x43415254
   86e74:	53415f45 	.word	0x53415f45
   86e78:	54524553 	.word	0x54524553
   86e7c:	5476203a 	.word	0x5476203a
   86e80:	65636172 	.word	0x65636172
   86e84:	726f7453 	.word	0x726f7453
   86e88:	72654b65 	.word	0x72654b65
   86e8c:	436c656e 	.word	0x436c656e
   86e90:	3a6c6c61 	.word	0x3a6c6c61
   86e94:	74766520 	.word	0x74766520
   86e98:	65646f63 	.word	0x65646f63
   86e9c:	203d3e20 	.word	0x203d3e20
   86ea0:	46467830 	.word	0x46467830
   86ea4:	00000000 	.word	0x00000000
   86ea8:	43415254 	.word	0x43415254
   86eac:	53415f45 	.word	0x53415f45
   86eb0:	54524553 	.word	0x54524553
   86eb4:	5476203a 	.word	0x5476203a
   86eb8:	65636172 	.word	0x65636172
   86ebc:	726f7453 	.word	0x726f7453
   86ec0:	72654b65 	.word	0x72654b65
   86ec4:	436c656e 	.word	0x436c656e
   86ec8:	576c6c61 	.word	0x576c6c61
   86ecc:	50687469 	.word	0x50687469
   86ed0:	6d617261 	.word	0x6d617261
   86ed4:	626f203a 	.word	0x626f203a
   86ed8:	7463656a 	.word	0x7463656a
   86edc:	73616c43 	.word	0x73616c43
   86ee0:	3d3e2073 	.word	0x3d3e2073
   86ee4:	41525420 	.word	0x41525420
   86ee8:	4e5f4543 	.word	0x4e5f4543
   86eec:	53414c43 	.word	0x53414c43
   86ef0:	00534553 	.word	0x00534553
   86ef4:	43415254 	.word	0x43415254
   86ef8:	53415f45 	.word	0x53415f45
   86efc:	54524553 	.word	0x54524553
   86f00:	5476203a 	.word	0x5476203a
   86f04:	65636172 	.word	0x65636172
   86f08:	726f7453 	.word	0x726f7453
   86f0c:	72654b65 	.word	0x72654b65
   86f10:	436c656e 	.word	0x436c656e
   86f14:	576c6c61 	.word	0x576c6c61
   86f18:	50687469 	.word	0x50687469
   86f1c:	6d617261 	.word	0x6d617261
   86f20:	6e49203a 	.word	0x6e49203a
   86f24:	696c6176 	.word	0x696c6176
   86f28:	61762064 	.word	0x61762064
   86f2c:	2065756c 	.word	0x2065756c
   86f30:	20726f66 	.word	0x20726f66
   86f34:	656a626f 	.word	0x656a626f
   86f38:	754e7463 	.word	0x754e7463
   86f3c:	7265626d 	.word	0x7265626d
   86f40:	00000000 	.word	0x00000000
   86f44:	6f636552 	.word	0x6f636552
   86f48:	72656472 	.word	0x72656472
   86f4c:	73756220 	.word	0x73756220
   86f50:	202d2079 	.word	0x202d2079
   86f54:	68676968 	.word	0x68676968
   86f58:	69727020 	.word	0x69727020
   86f5c:	7469726f 	.word	0x7469726f
   86f60:	53492079 	.word	0x53492079
   86f64:	73752052 	.word	0x73752052
   86f68:	20676e69 	.word	0x20676e69
   86f6c:	63737973 	.word	0x63737973
   86f70:	3f6c6c61 	.word	0x3f6c6c61
   86f74:	29332820 	.word	0x29332820
   86f78:	00000000 	.word	0x00000000
   86f7c:	43415254 	.word	0x43415254
   86f80:	53415f45 	.word	0x53415f45
   86f84:	54524553 	.word	0x54524553
   86f88:	5476203a 	.word	0x5476203a
   86f8c:	65636172 	.word	0x65636172
   86f90:	726f7453 	.word	0x726f7453
   86f94:	72654b65 	.word	0x72654b65
   86f98:	436c656e 	.word	0x436c656e
   86f9c:	576c6c61 	.word	0x576c6c61
   86fa0:	4e687469 	.word	0x4e687469
   86fa4:	72656d75 	.word	0x72656d75
   86fa8:	61506369 	.word	0x61506369
   86fac:	4f6d6172 	.word	0x4f6d6172
   86fb0:	3a796c6e 	.word	0x3a796c6e
   86fb4:	766e4920 	.word	0x766e4920
   86fb8:	64696c61 	.word	0x64696c61
   86fbc:	6c617620 	.word	0x6c617620
   86fc0:	66206575 	.word	0x66206575
   86fc4:	6520726f 	.word	0x6520726f
   86fc8:	6f637476 	.word	0x6f637476
   86fcc:	00006564 	.word	0x00006564
   86fd0:	6f636552 	.word	0x6f636552
   86fd4:	72656472 	.word	0x72656472
   86fd8:	73756220 	.word	0x73756220
   86fdc:	202d2079 	.word	0x202d2079
   86fe0:	68676968 	.word	0x68676968
   86fe4:	69727020 	.word	0x69727020
   86fe8:	7469726f 	.word	0x7469726f
   86fec:	53492079 	.word	0x53492079
   86ff0:	73752052 	.word	0x73752052
   86ff4:	20676e69 	.word	0x20676e69
   86ff8:	63737973 	.word	0x63737973
   86ffc:	3f6c6c61 	.word	0x3f6c6c61
   87000:	29342820 	.word	0x29342820
   87004:	00000000 	.word	0x00000000
   87008:	43415254 	.word	0x43415254
   8700c:	53415f45 	.word	0x53415f45
   87010:	54524553 	.word	0x54524553
   87014:	5476203a 	.word	0x5476203a
   87018:	65636172 	.word	0x65636172
   8701c:	726f7453 	.word	0x726f7453
   87020:	6a624f65 	.word	0x6a624f65
   87024:	4e746365 	.word	0x4e746365
   87028:	4f656d61 	.word	0x4f656d61
   8702c:	6f6c436e 	.word	0x6f6c436e
   87030:	76456573 	.word	0x76456573
   87034:	3a746e65 	.word	0x3a746e65
   87038:	6a626f20 	.word	0x6a626f20
   8703c:	63746365 	.word	0x63746365
   87040:	7373616c 	.word	0x7373616c
   87044:	203d3e20 	.word	0x203d3e20
   87048:	43415254 	.word	0x43415254
   8704c:	434e5f45 	.word	0x434e5f45
   87050:	5353414c 	.word	0x5353414c
   87054:	00005345 	.word	0x00005345
   87058:	43415254 	.word	0x43415254
   8705c:	53415f45 	.word	0x53415f45
   87060:	54524553 	.word	0x54524553
   87064:	5476203a 	.word	0x5476203a
   87068:	65636172 	.word	0x65636172
   8706c:	726f7453 	.word	0x726f7453
   87070:	6a624f65 	.word	0x6a624f65
   87074:	4e746365 	.word	0x4e746365
   87078:	4f656d61 	.word	0x4f656d61
   8707c:	6f6c436e 	.word	0x6f6c436e
   87080:	76456573 	.word	0x76456573
   87084:	3a746e65 	.word	0x3a746e65
   87088:	766e4920 	.word	0x766e4920
   8708c:	64696c61 	.word	0x64696c61
   87090:	6c617620 	.word	0x6c617620
   87094:	66206575 	.word	0x66206575
   87098:	6820726f 	.word	0x6820726f
   8709c:	6c646e61 	.word	0x6c646e61
   870a0:	00000065 	.word	0x00000065
   870a4:	43415254 	.word	0x43415254
   870a8:	53415f45 	.word	0x53415f45
   870ac:	54524553 	.word	0x54524553
   870b0:	5476203a 	.word	0x5476203a
   870b4:	65636172 	.word	0x65636172
   870b8:	726f7453 	.word	0x726f7453
   870bc:	6a624f65 	.word	0x6a624f65
   870c0:	50746365 	.word	0x50746365
   870c4:	65706f72 	.word	0x65706f72
   870c8:	65697472 	.word	0x65697472
   870cc:	436e4f73 	.word	0x436e4f73
   870d0:	65736f6c 	.word	0x65736f6c
   870d4:	6e657645 	.word	0x6e657645
   870d8:	6f203a74 	.word	0x6f203a74
   870dc:	63656a62 	.word	0x63656a62
   870e0:	616c6374 	.word	0x616c6374
   870e4:	3e207373 	.word	0x3e207373
   870e8:	5254203d 	.word	0x5254203d
   870ec:	5f454341 	.word	0x5f454341
   870f0:	414c434e 	.word	0x414c434e
   870f4:	53455353 	.word	0x53455353
   870f8:	00000000 	.word	0x00000000
   870fc:	43415254 	.word	0x43415254
   87100:	53415f45 	.word	0x53415f45
   87104:	54524553 	.word	0x54524553
   87108:	5476203a 	.word	0x5476203a
   8710c:	65636172 	.word	0x65636172
   87110:	726f7453 	.word	0x726f7453
   87114:	6a624f65 	.word	0x6a624f65
   87118:	50746365 	.word	0x50746365
   8711c:	65706f72 	.word	0x65706f72
   87120:	65697472 	.word	0x65697472
   87124:	436e4f73 	.word	0x436e4f73
   87128:	65736f6c 	.word	0x65736f6c
   8712c:	6e657645 	.word	0x6e657645
   87130:	49203a74 	.word	0x49203a74
   87134:	6c61766e 	.word	0x6c61766e
   87138:	76206469 	.word	0x76206469
   8713c:	65756c61 	.word	0x65756c61
   87140:	726f6620 	.word	0x726f6620
   87144:	6e616820 	.word	0x6e616820
   87148:	00656c64 	.word	0x00656c64
   8714c:	43415254 	.word	0x43415254
   87150:	53415f45 	.word	0x53415f45
   87154:	54524553 	.word	0x54524553
   87158:	5476203a 	.word	0x5476203a
   8715c:	65636172 	.word	0x65636172
   87160:	50746553 	.word	0x50746553
   87164:	726f6972 	.word	0x726f6972
   87168:	50797469 	.word	0x50797469
   8716c:	65706f72 	.word	0x65706f72
   87170:	3a797472 	.word	0x3a797472
   87174:	6a626f20 	.word	0x6a626f20
   87178:	63746365 	.word	0x63746365
   8717c:	7373616c 	.word	0x7373616c
   87180:	203d3e20 	.word	0x203d3e20
   87184:	43415254 	.word	0x43415254
   87188:	434e5f45 	.word	0x434e5f45
   8718c:	5353414c 	.word	0x5353414c
   87190:	00005345 	.word	0x00005345
   87194:	43415254 	.word	0x43415254
   87198:	53415f45 	.word	0x53415f45
   8719c:	54524553 	.word	0x54524553
   871a0:	5476203a 	.word	0x5476203a
   871a4:	65636172 	.word	0x65636172
   871a8:	50746553 	.word	0x50746553
   871ac:	726f6972 	.word	0x726f6972
   871b0:	50797469 	.word	0x50797469
   871b4:	65706f72 	.word	0x65706f72
   871b8:	3a797472 	.word	0x3a797472
   871bc:	766e4920 	.word	0x766e4920
   871c0:	64696c61 	.word	0x64696c61
   871c4:	6c617620 	.word	0x6c617620
   871c8:	66206575 	.word	0x66206575
   871cc:	6920726f 	.word	0x6920726f
   871d0:	00000064 	.word	0x00000064
   871d4:	43415254 	.word	0x43415254
   871d8:	53415f45 	.word	0x53415f45
   871dc:	54524553 	.word	0x54524553
   871e0:	6975203a 	.word	0x6975203a
   871e4:	63617254 	.word	0x63617254
   871e8:	74654765 	.word	0x74654765
   871ec:	6f697250 	.word	0x6f697250
   871f0:	79746972 	.word	0x79746972
   871f4:	706f7250 	.word	0x706f7250
   871f8:	79747265 	.word	0x79747265
   871fc:	626f203a 	.word	0x626f203a
   87200:	7463656a 	.word	0x7463656a
   87204:	73616c63 	.word	0x73616c63
   87208:	3d3e2073 	.word	0x3d3e2073
   8720c:	41525420 	.word	0x41525420
   87210:	4e5f4543 	.word	0x4e5f4543
   87214:	53414c43 	.word	0x53414c43
   87218:	00534553 	.word	0x00534553
   8721c:	43415254 	.word	0x43415254
   87220:	53415f45 	.word	0x53415f45
   87224:	54524553 	.word	0x54524553
   87228:	6975203a 	.word	0x6975203a
   8722c:	63617254 	.word	0x63617254
   87230:	74654765 	.word	0x74654765
   87234:	6f697250 	.word	0x6f697250
   87238:	79746972 	.word	0x79746972
   8723c:	706f7250 	.word	0x706f7250
   87240:	79747265 	.word	0x79747265
   87244:	6e49203a 	.word	0x6e49203a
   87248:	696c6176 	.word	0x696c6176
   8724c:	61762064 	.word	0x61762064
   87250:	2065756c 	.word	0x2065756c
   87254:	20726f66 	.word	0x20726f66
   87258:	00006469 	.word	0x00006469
   8725c:	43415254 	.word	0x43415254
   87260:	53415f45 	.word	0x53415f45
   87264:	54524553 	.word	0x54524553
   87268:	5476203a 	.word	0x5476203a
   8726c:	65636172 	.word	0x65636172
   87270:	4f746553 	.word	0x4f746553
   87274:	63656a62 	.word	0x63656a62
   87278:	61745374 	.word	0x61745374
   8727c:	203a6574 	.word	0x203a6574
   87280:	656a626f 	.word	0x656a626f
   87284:	6c637463 	.word	0x6c637463
   87288:	20737361 	.word	0x20737361
   8728c:	54203d3e 	.word	0x54203d3e
   87290:	45434152 	.word	0x45434152
   87294:	4c434e5f 	.word	0x4c434e5f
   87298:	45535341 	.word	0x45535341
   8729c:	00000053 	.word	0x00000053
   872a0:	43415254 	.word	0x43415254
   872a4:	53415f45 	.word	0x53415f45
   872a8:	54524553 	.word	0x54524553
   872ac:	5476203a 	.word	0x5476203a
   872b0:	65636172 	.word	0x65636172
   872b4:	4f746553 	.word	0x4f746553
   872b8:	63656a62 	.word	0x63656a62
   872bc:	61745374 	.word	0x61745374
   872c0:	203a6574 	.word	0x203a6574
   872c4:	61766e49 	.word	0x61766e49
   872c8:	2064696c 	.word	0x2064696c
   872cc:	756c6176 	.word	0x756c6176
   872d0:	6f662065 	.word	0x6f662065
   872d4:	64692072 	.word	0x64692072
   872d8:	00000000 	.word	0x00000000
   872dc:	43415254 	.word	0x43415254
   872e0:	53415f45 	.word	0x53415f45
   872e4:	54524553 	.word	0x54524553
   872e8:	6975203a 	.word	0x6975203a
   872ec:	63617254 	.word	0x63617254
   872f0:	74654765 	.word	0x74654765
   872f4:	656a624f 	.word	0x656a624f
   872f8:	74537463 	.word	0x74537463
   872fc:	3a657461 	.word	0x3a657461
   87300:	6a626f20 	.word	0x6a626f20
   87304:	63746365 	.word	0x63746365
   87308:	7373616c 	.word	0x7373616c
   8730c:	203d3e20 	.word	0x203d3e20
   87310:	43415254 	.word	0x43415254
   87314:	434e5f45 	.word	0x434e5f45
   87318:	5353414c 	.word	0x5353414c
   8731c:	00005345 	.word	0x00005345
   87320:	43415254 	.word	0x43415254
   87324:	53415f45 	.word	0x53415f45
   87328:	54524553 	.word	0x54524553
   8732c:	6975203a 	.word	0x6975203a
   87330:	63617254 	.word	0x63617254
   87334:	74654765 	.word	0x74654765
   87338:	656a624f 	.word	0x656a624f
   8733c:	74537463 	.word	0x74537463
   87340:	3a657461 	.word	0x3a657461
   87344:	766e4920 	.word	0x766e4920
   87348:	64696c61 	.word	0x64696c61
   8734c:	6c617620 	.word	0x6c617620
   87350:	66206575 	.word	0x66206575
   87354:	6920726f 	.word	0x6920726f
   87358:	00000064 	.word	0x00000064
   8735c:	43415254 	.word	0x43415254
   87360:	53415f45 	.word	0x53415f45
   87364:	54524553 	.word	0x54524553
   87368:	5476203a 	.word	0x5476203a
   8736c:	65636172 	.word	0x65636172
   87370:	726f7453 	.word	0x726f7453
   87374:	73615465 	.word	0x73615465
   87378:	6977736b 	.word	0x6977736b
   8737c:	3a686374 	.word	0x3a686374
   87380:	766e4920 	.word	0x766e4920
   87384:	64696c61 	.word	0x64696c61
   87388:	6c617620 	.word	0x6c617620
   8738c:	66206575 	.word	0x66206575
   87390:	7420726f 	.word	0x7420726f
   87394:	5f6b7361 	.word	0x5f6b7361
   87398:	646e6168 	.word	0x646e6168
   8739c:	0000656c 	.word	0x0000656c
   873a0:	43415254 	.word	0x43415254
   873a4:	53415f45 	.word	0x53415f45
   873a8:	54524553 	.word	0x54524553
   873ac:	5476203a 	.word	0x5476203a
   873b0:	65636172 	.word	0x65636172
   873b4:	54746553 	.word	0x54746553
   873b8:	496b7361 	.word	0x496b7361
   873bc:	6174736e 	.word	0x6174736e
   873c0:	4665636e 	.word	0x4665636e
   873c4:	73696e69 	.word	0x73696e69
   873c8:	3a646568 	.word	0x3a646568
   873cc:	766e4920 	.word	0x766e4920
   873d0:	64696c61 	.word	0x64696c61
   873d4:	6c617620 	.word	0x6c617620
   873d8:	66206575 	.word	0x66206575
   873dc:	6820726f 	.word	0x6820726f
   873e0:	6c646e61 	.word	0x6c646e61
   873e4:	00000065 	.word	0x00000065
   873e8:	20746f4e 	.word	0x20746f4e
   873ec:	756f6e65 	.word	0x756f6e65
   873f0:	54206867 	.word	0x54206867
   873f4:	204b5341 	.word	0x204b5341
   873f8:	646e6168 	.word	0x646e6168
   873fc:	2073656c 	.word	0x2073656c
   87400:	6e69202d 	.word	0x6e69202d
   87404:	61657263 	.word	0x61657263
   87408:	4e206573 	.word	0x4e206573
   8740c:	6b736154 	.word	0x6b736154
   87410:	206e6920 	.word	0x206e6920
   87414:	43637274 	.word	0x43637274
   87418:	69666e6f 	.word	0x69666e6f
   8741c:	00682e67 	.word	0x00682e67
   87420:	20746f4e 	.word	0x20746f4e
   87424:	756f6e65 	.word	0x756f6e65
   87428:	49206867 	.word	0x49206867
   8742c:	68205253 	.word	0x68205253
   87430:	6c646e61 	.word	0x6c646e61
   87434:	2d207365 	.word	0x2d207365
   87438:	636e6920 	.word	0x636e6920
   8743c:	73616572 	.word	0x73616572
   87440:	494e2065 	.word	0x494e2065
   87444:	69205253 	.word	0x69205253
   87448:	7274206e 	.word	0x7274206e
   8744c:	6e6f4363 	.word	0x6e6f4363
   87450:	2e676966 	.word	0x2e676966
   87454:	00000068 	.word	0x00000068
   87458:	20746f4e 	.word	0x20746f4e
   8745c:	756f6e65 	.word	0x756f6e65
   87460:	53206867 	.word	0x53206867
   87464:	50414d45 	.word	0x50414d45
   87468:	45524f48 	.word	0x45524f48
   8746c:	6e616820 	.word	0x6e616820
   87470:	73656c64 	.word	0x73656c64
   87474:	69202d20 	.word	0x69202d20
   87478:	6572636e 	.word	0x6572636e
   8747c:	20657361 	.word	0x20657361
   87480:	6d65534e 	.word	0x6d65534e
   87484:	6f687061 	.word	0x6f687061
   87488:	69206572 	.word	0x69206572
   8748c:	7274206e 	.word	0x7274206e
   87490:	6e6f4363 	.word	0x6e6f4363
   87494:	2e676966 	.word	0x2e676966
   87498:	00000068 	.word	0x00000068
   8749c:	20746f4e 	.word	0x20746f4e
   874a0:	756f6e65 	.word	0x756f6e65
   874a4:	4d206867 	.word	0x4d206867
   874a8:	58455455 	.word	0x58455455
   874ac:	6e616820 	.word	0x6e616820
   874b0:	73656c64 	.word	0x73656c64
   874b4:	69202d20 	.word	0x69202d20
   874b8:	6572636e 	.word	0x6572636e
   874bc:	20657361 	.word	0x20657361
   874c0:	74754d4e 	.word	0x74754d4e
   874c4:	69207865 	.word	0x69207865
   874c8:	7274206e 	.word	0x7274206e
   874cc:	6e6f4363 	.word	0x6e6f4363
   874d0:	2e676966 	.word	0x2e676966
   874d4:	00000068 	.word	0x00000068
   874d8:	20746f4e 	.word	0x20746f4e
   874dc:	756f6e65 	.word	0x756f6e65
   874e0:	51206867 	.word	0x51206867
   874e4:	45554555 	.word	0x45554555
   874e8:	6e616820 	.word	0x6e616820
   874ec:	73656c64 	.word	0x73656c64
   874f0:	69202d20 	.word	0x69202d20
   874f4:	6572636e 	.word	0x6572636e
   874f8:	20657361 	.word	0x20657361
   874fc:	6575514e 	.word	0x6575514e
   87500:	69206575 	.word	0x69206575
   87504:	7274206e 	.word	0x7274206e
   87508:	6e6f4363 	.word	0x6e6f4363
   8750c:	2e676966 	.word	0x2e676966
   87510:	00000068 	.word	0x00000068
   87514:	20746f4e 	.word	0x20746f4e
   87518:	756f6e65 	.word	0x756f6e65
   8751c:	54206867 	.word	0x54206867
   87520:	52454d49 	.word	0x52454d49
   87524:	6e616820 	.word	0x6e616820
   87528:	73656c64 	.word	0x73656c64
   8752c:	69202d20 	.word	0x69202d20
   87530:	6572636e 	.word	0x6572636e
   87534:	20657361 	.word	0x20657361
   87538:	6d69544e 	.word	0x6d69544e
   8753c:	69207265 	.word	0x69207265
   87540:	7274206e 	.word	0x7274206e
   87544:	6e6f4363 	.word	0x6e6f4363
   87548:	2e676966 	.word	0x2e676966
   8754c:	00000068 	.word	0x00000068
   87550:	20746f4e 	.word	0x20746f4e
   87554:	756f6e65 	.word	0x756f6e65
   87558:	45206867 	.word	0x45206867
   8755c:	544e4556 	.word	0x544e4556
   87560:	554f5247 	.word	0x554f5247
   87564:	61682050 	.word	0x61682050
   87568:	656c646e 	.word	0x656c646e
   8756c:	202d2073 	.word	0x202d2073
   87570:	72636e69 	.word	0x72636e69
   87574:	65736165 	.word	0x65736165
   87578:	76454e20 	.word	0x76454e20
   8757c:	47746e65 	.word	0x47746e65
   87580:	70756f72 	.word	0x70756f72
   87584:	206e6920 	.word	0x206e6920
   87588:	43637274 	.word	0x43637274
   8758c:	69666e6f 	.word	0x69666e6f
   87590:	00682e67 	.word	0x00682e67
   87594:	547a7370 	.word	0x547a7370
   87598:	65636172 	.word	0x65636172
   8759c:	45746547 	.word	0x45746547
   875a0:	726f7272 	.word	0x726f7272
   875a4:	646e6148 	.word	0x646e6148
   875a8:	3a73656c 	.word	0x3a73656c
   875ac:	766e4920 	.word	0x766e4920
   875b0:	64696c61 	.word	0x64696c61
   875b4:	6a626f20 	.word	0x6a626f20
   875b8:	63746365 	.word	0x63746365
   875bc:	7373616c 	.word	0x7373616c
   875c0:	00000021 	.word	0x00000021
   875c4:	43415254 	.word	0x43415254
   875c8:	53415f45 	.word	0x53415f45
   875cc:	54524553 	.word	0x54524553
   875d0:	7270203a 	.word	0x7270203a
   875d4:	61725476 	.word	0x61725476
   875d8:	73496563 	.word	0x73496563
   875dc:	656a624f 	.word	0x656a624f
   875e0:	78457463 	.word	0x78457463
   875e4:	64756c63 	.word	0x64756c63
   875e8:	203a6465 	.word	0x203a6465
   875ec:	656a626f 	.word	0x656a626f
   875f0:	6c637463 	.word	0x6c637463
   875f4:	20737361 	.word	0x20737361
   875f8:	54203d3e 	.word	0x54203d3e
   875fc:	45434152 	.word	0x45434152
   87600:	4c434e5f 	.word	0x4c434e5f
   87604:	45535341 	.word	0x45535341
   87608:	00000053 	.word	0x00000053
   8760c:	43415254 	.word	0x43415254
   87610:	53415f45 	.word	0x53415f45
   87614:	54524553 	.word	0x54524553
   87618:	6975203a 	.word	0x6975203a
   8761c:	63617254 	.word	0x63617254
   87620:	4f734965 	.word	0x4f734965
   87624:	63656a62 	.word	0x63656a62
   87628:	63784574 	.word	0x63784574
   8762c:	6564756c 	.word	0x6564756c
   87630:	49203a64 	.word	0x49203a64
   87634:	6c61766e 	.word	0x6c61766e
   87638:	76206469 	.word	0x76206469
   8763c:	65756c61 	.word	0x65756c61
   87640:	726f6620 	.word	0x726f6620
   87644:	6e616820 	.word	0x6e616820
   87648:	00656c64 	.word	0x00656c64
   8764c:	61766e49 	.word	0x61766e49
   87650:	2064696c 	.word	0x2064696c
   87654:	656a626f 	.word	0x656a626f
   87658:	63207463 	.word	0x63207463
   8765c:	7373616c 	.word	0x7373616c
   87660:	20444920 	.word	0x20444920
   87664:	75206e69 	.word	0x75206e69
   87668:	61725469 	.word	0x61725469
   8766c:	73496563 	.word	0x73496563
   87670:	656a624f 	.word	0x656a624f
   87674:	78457463 	.word	0x78457463
   87678:	64756c63 	.word	0x64756c63
   8767c:	00216465 	.word	0x00216465
   87680:	43415254 	.word	0x43415254
   87684:	53415f45 	.word	0x53415f45
   87688:	54524553 	.word	0x54524553
   8768c:	7277203a 	.word	0x7277203a
   87690:	49657469 	.word	0x49657469
   87694:	3233746e 	.word	0x3233746e
   87698:	7562203a 	.word	0x7562203a
   8769c:	72656666 	.word	0x72656666
   876a0:	203d3d20 	.word	0x203d3d20
   876a4:	4c4c554e 	.word	0x4c4c554e
   876a8:	00000000 	.word	0x00000000
   876ac:	43415254 	.word	0x43415254
   876b0:	53415f45 	.word	0x53415f45
   876b4:	54524553 	.word	0x54524553
   876b8:	7277203a 	.word	0x7277203a
   876bc:	49657469 	.word	0x49657469
   876c0:	3631746e 	.word	0x3631746e
   876c4:	7562203a 	.word	0x7562203a
   876c8:	72656666 	.word	0x72656666
   876cc:	203d3d20 	.word	0x203d3d20
   876d0:	4c4c554e 	.word	0x4c4c554e
   876d4:	00000000 	.word	0x00000000
   876d8:	6f636552 	.word	0x6f636552
   876dc:	72656472 	.word	0x72656472
   876e0:	61746144 	.word	0x61746144
   876e4:	20727450 	.word	0x20727450
   876e8:	4e207369 	.word	0x4e207369
   876ec:	2e4c4c55 	.word	0x2e4c4c55
   876f0:	6c614320 	.word	0x6c614320
   876f4:	5476206c 	.word	0x5476206c
   876f8:	65636172 	.word	0x65636172
   876fc:	74696e49 	.word	0x74696e49
   87700:	63617254 	.word	0x63617254
   87704:	74614465 	.word	0x74614465
   87708:	20292861 	.word	0x20292861
   8770c:	6f666562 	.word	0x6f666562
   87710:	73206572 	.word	0x73206572
   87714:	74726174 	.word	0x74726174
   87718:	20676e69 	.word	0x20676e69
   8771c:	63617274 	.word	0x63617274
   87720:	00002e65 	.word	0x00002e65
   87724:	61747328 	.word	0x61747328
   87728:	70757472 	.word	0x70757472
   8772c:	00000029 	.word	0x00000029
   87730:	43415254 	.word	0x43415254
   87734:	53415f45 	.word	0x53415f45
   87738:	54524553 	.word	0x54524553
   8773c:	5476203a 	.word	0x5476203a
   87740:	65636172 	.word	0x65636172
   87744:	49746553 	.word	0x49746553
   87748:	72505253 	.word	0x72505253
   8774c:	7265706f 	.word	0x7265706f
   87750:	73656974 	.word	0x73656974
   87754:	6e49203a 	.word	0x6e49203a
   87758:	696c6176 	.word	0x696c6176
   8775c:	61762064 	.word	0x61762064
   87760:	2065756c 	.word	0x2065756c
   87764:	20726f66 	.word	0x20726f66
   87768:	646e6168 	.word	0x646e6168
   8776c:	0000656c 	.word	0x0000656c
   87770:	43415254 	.word	0x43415254
   87774:	53415f45 	.word	0x53415f45
   87778:	54524553 	.word	0x54524553
   8777c:	5476203a 	.word	0x5476203a
   87780:	65636172 	.word	0x65636172
   87784:	49746553 	.word	0x49746553
   87788:	72505253 	.word	0x72505253
   8778c:	7265706f 	.word	0x7265706f
   87790:	73656974 	.word	0x73656974
   87794:	616e203a 	.word	0x616e203a
   87798:	3d20656d 	.word	0x3d20656d
   8779c:	554e203d 	.word	0x554e203d
   877a0:	00004c4c 	.word	0x00004c4c
   877a4:	656c6c49 	.word	0x656c6c49
   877a8:	206c6167 	.word	0x206c6167
   877ac:	6c6c6163 	.word	0x6c6c6163
   877b0:	206f7420 	.word	0x206f7420
   877b4:	61725476 	.word	0x61725476
   877b8:	74536563 	.word	0x74536563
   877bc:	4965726f 	.word	0x4965726f
   877c0:	65425253 	.word	0x65425253
   877c4:	2c6e6967 	.word	0x2c6e6967
   877c8:	63657220 	.word	0x63657220
   877cc:	6564726f 	.word	0x6564726f
   877d0:	75622072 	.word	0x75622072
   877d4:	00217973 	.word	0x00217973
   877d8:	43415254 	.word	0x43415254
   877dc:	53415f45 	.word	0x53415f45
   877e0:	54524553 	.word	0x54524553
   877e4:	5476203a 	.word	0x5476203a
   877e8:	65636172 	.word	0x65636172
   877ec:	726f7453 	.word	0x726f7453
   877f0:	52534965 	.word	0x52534965
   877f4:	69676542 	.word	0x69676542
   877f8:	49203a6e 	.word	0x49203a6e
   877fc:	6c61766e 	.word	0x6c61766e
   87800:	76206469 	.word	0x76206469
   87804:	65756c61 	.word	0x65756c61
   87808:	726f6620 	.word	0x726f6620
   8780c:	6e616820 	.word	0x6e616820
   87810:	00656c64 	.word	0x00656c64
   87814:	206f6f54 	.word	0x206f6f54
   87818:	796e616d 	.word	0x796e616d
   8781c:	73656e20 	.word	0x73656e20
   87820:	20646574 	.word	0x20646574
   87824:	65746e69 	.word	0x65746e69
   87828:	70757272 	.word	0x70757272
   8782c:	00217374 	.word	0x00217374
   87830:	656c6c49 	.word	0x656c6c49
   87834:	206c6167 	.word	0x206c6167
   87838:	6c6c6163 	.word	0x6c6c6163
   8783c:	206f7420 	.word	0x206f7420
   87840:	61725476 	.word	0x61725476
   87844:	74536563 	.word	0x74536563
   87848:	4965726f 	.word	0x4965726f
   8784c:	6e455253 	.word	0x6e455253
   87850:	72202c64 	.word	0x72202c64
   87854:	726f6365 	.word	0x726f6365
   87858:	20726564 	.word	0x20726564
   8785c:	79737562 	.word	0x79737562
   87860:	00000021 	.word	0x00000021
   87864:	616d6e55 	.word	0x616d6e55
   87868:	65686374 	.word	0x65686374
   8786c:	61632064 	.word	0x61632064
   87870:	74206c6c 	.word	0x74206c6c
   87874:	5476206f 	.word	0x5476206f
   87878:	65636172 	.word	0x65636172
   8787c:	726f7453 	.word	0x726f7453
   87880:	52534965 	.word	0x52534965
   87884:	20646e45 	.word	0x20646e45
   87888:	53496e28 	.word	0x53496e28
   8788c:	74636152 	.word	0x74636152
   87890:	20657669 	.word	0x20657669
   87894:	30203d3d 	.word	0x30203d3d
   87898:	7865202c 	.word	0x7865202c
   8789c:	74636570 	.word	0x74636570
   878a0:	3e206465 	.word	0x3e206465
   878a4:	00293020 	.word	0x00293020
   878a8:	43415254 	.word	0x43415254
   878ac:	53415f45 	.word	0x53415f45
   878b0:	54524553 	.word	0x54524553
   878b4:	5476203a 	.word	0x5476203a
   878b8:	65636172 	.word	0x65636172
   878bc:	72657355 	.word	0x72657355
   878c0:	6e657645 	.word	0x6e657645
   878c4:	49203a74 	.word	0x49203a74
   878c8:	6c61766e 	.word	0x6c61766e
   878cc:	76206469 	.word	0x76206469
   878d0:	65756c61 	.word	0x65756c61
   878d4:	726f6620 	.word	0x726f6620
   878d8:	65766520 	.word	0x65766520
   878dc:	614c746e 	.word	0x614c746e
   878e0:	006c6562 	.word	0x006c6562
   878e4:	43415254 	.word	0x43415254
   878e8:	53415f45 	.word	0x53415f45
   878ec:	54524553 	.word	0x54524553
   878f0:	5478203a 	.word	0x5478203a
   878f4:	65636172 	.word	0x65636172
   878f8:	6e65704f 	.word	0x6e65704f
   878fc:	6562614c 	.word	0x6562614c
   87900:	6c203a6c 	.word	0x6c203a6c
   87904:	6c656261 	.word	0x6c656261
   87908:	203d3d20 	.word	0x203d3d20
   8790c:	4c4c554e 	.word	0x4c4c554e
   87910:	00000000 	.word	0x00000000
   87914:	43415254 	.word	0x43415254
   87918:	53415f45 	.word	0x53415f45
   8791c:	54524553 	.word	0x54524553
   87920:	5476203a 	.word	0x5476203a
   87924:	65636172 	.word	0x65636172
   87928:	6e697250 	.word	0x6e697250
   8792c:	203a4674 	.word	0x203a4674
   87930:	6d726f66 	.word	0x6d726f66
   87934:	74537461 	.word	0x74537461
   87938:	3d3d2072 	.word	0x3d3d2072
   8793c:	4c554e20 	.word	0x4c554e20
   87940:	0000004c 	.word	0x0000004c
   87944:	61725476 	.word	0x61725476
   87948:	72506563 	.word	0x72506563
   8794c:	46746e69 	.word	0x46746e69
   87950:	54202d20 	.word	0x54202d20
   87954:	6d206f6f 	.word	0x6d206f6f
   87958:	20796e61 	.word	0x20796e61
   8795c:	75677261 	.word	0x75677261
   87960:	746e656d 	.word	0x746e656d
   87964:	6d202c73 	.word	0x6d202c73
   87968:	31207861 	.word	0x31207861
   8796c:	6c612035 	.word	0x6c612035
   87970:	65776f6c 	.word	0x65776f6c
   87974:	00002164 	.word	0x00002164
   87978:	61725476 	.word	0x61725476
   8797c:	72506563 	.word	0x72506563
   87980:	46746e69 	.word	0x46746e69
   87984:	54202d20 	.word	0x54202d20
   87988:	6c206f6f 	.word	0x6c206f6f
   8798c:	65677261 	.word	0x65677261
   87990:	67726120 	.word	0x67726120
   87994:	6e656d75 	.word	0x6e656d75
   87998:	202c7374 	.word	0x202c7374
   8799c:	2078616d 	.word	0x2078616d
   879a0:	62203233 	.word	0x62203233
   879a4:	20657479 	.word	0x20657479
   879a8:	6f6c6c61 	.word	0x6f6c6c61
   879ac:	21646577 	.word	0x21646577
   879b0:	00000000 	.word	0x00000000
   879b4:	09097325 	.word	0x09097325
   879b8:	25096325 	.word	0x25096325
   879bc:	75250975 	.word	0x75250975
   879c0:	0d752509 	.word	0x0d752509
   879c4:	0000000a 	.word	0x0000000a
   879c8:	454c4449 	.word	0x454c4449
   879cc:	00000000 	.word	0x00000000
   879d0:	00000a0d 	.word	0x00000a0d
   879d4:	20726d54 	.word	0x20726d54
   879d8:	00637653 	.word	0x00637653
   879dc:	69726550 	.word	0x69726550
   879e0:	6369646f 	.word	0x6369646f
   879e4:	73617420 	.word	0x73617420
   879e8:	202d206b 	.word	0x202d206b
   879ec:	756f6241 	.word	0x756f6241
   879f0:	6f742074 	.word	0x6f742074
   879f4:	6e656720 	.word	0x6e656720
   879f8:	74617265 	.word	0x74617265
   879fc:	6e612065 	.word	0x6e612065
   87a00:	746e6920 	.word	0x746e6920
   87a04:	75727265 	.word	0x75727265
   87a08:	0a2e7470 	.word	0x0a2e7470
   87a0c:	00000000 	.word	0x00000000
   87a10:	69726550 	.word	0x69726550
   87a14:	6369646f 	.word	0x6369646f
   87a18:	73617420 	.word	0x73617420
   87a1c:	202d206b 	.word	0x202d206b
   87a20:	65746e49 	.word	0x65746e49
   87a24:	70757272 	.word	0x70757272
   87a28:	65672074 	.word	0x65672074
   87a2c:	6172656e 	.word	0x6172656e
   87a30:	2e646574 	.word	0x2e646574
   87a34:	00000a0a 	.word	0x00000a0a
   87a38:	646e6148 	.word	0x646e6148
   87a3c:	2072656c 	.word	0x2072656c
   87a40:	6b736174 	.word	0x6b736174
   87a44:	50202d20 	.word	0x50202d20
   87a48:	65636f72 	.word	0x65636f72
   87a4c:	6e697373 	.word	0x6e697373
   87a50:	76652067 	.word	0x76652067
   87a54:	2e746e65 	.word	0x2e746e65
   87a58:	0000000a 	.word	0x0000000a
   87a5c:	646e6148 	.word	0x646e6148
   87a60:	0072656c 	.word	0x0072656c
   87a64:	69726550 	.word	0x69726550
   87a68:	6369646f 	.word	0x6369646f
   87a6c:	00000000 	.word	0x00000000
   87a70:	573e3d3d 	.word	0x573e3d3d
   87a74:	485f5444 	.word	0x485f5444
   87a78:	6c646e61 	.word	0x6c646e61
   87a7c:	000a7265 	.word	0x000a7265
   87a80:	00000043 	.word	0x00000043

00087a84 <_global_impure_ptr>:
   87a84:	20070148                                H.. 

00087a88 <zeroes.6993>:
   87a88:	30303030 30303030 30303030 30303030     0000000000000000
   87a98:	33323130 37363534 42413938 46454443     0123456789ABCDEF
   87aa8:	00000000 33323130 37363534 62613938     ....0123456789ab
   87ab8:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

00087ac8 <blanks.6992>:
   87ac8:	20202020 20202020 20202020 20202020                     

00087ad8 <_init>:
   87ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   87ada:	bf00      	nop
   87adc:	bcf8      	pop	{r3, r4, r5, r6, r7}
   87ade:	bc08      	pop	{r3}
   87ae0:	469e      	mov	lr, r3
   87ae2:	4770      	bx	lr

00087ae4 <__init_array_start>:
   87ae4:	00084af9 	.word	0x00084af9

00087ae8 <__frame_dummy_init_array_entry>:
   87ae8:	00080119                                ....

00087aec <_fini>:
   87aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   87aee:	bf00      	nop
   87af0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   87af2:	bc08      	pop	{r3}
   87af4:	469e      	mov	lr, r3
   87af6:	4770      	bx	lr

00087af8 <__fini_array_start>:
   87af8:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4a14      	ldr	r2, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b13      	ldr	r3, [r2, #48]	; 0x30
2007003c:	f023 0303 	bic.w	r3, r3, #3
20070040:	f043 0301 	orr.w	r3, r3, #1
20070044:	6313      	str	r3, [r2, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070048:	f013 0f08 	tst.w	r3, #8
2007004c:	d0fb      	beq.n	20070046 <SystemInit+0x46>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007004e:	4a12      	ldr	r2, [pc, #72]	; (20070098 <SystemInit+0x98>)
20070050:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070052:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070054:	461a      	mov	r2, r3
20070056:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070058:	f013 0f02 	tst.w	r3, #2
2007005c:	d0fb      	beq.n	20070056 <SystemInit+0x56>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007005e:	2211      	movs	r2, #17
20070060:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070062:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070064:	461a      	mov	r2, r3
20070066:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070068:	f013 0f08 	tst.w	r3, #8
2007006c:	d0fb      	beq.n	20070066 <SystemInit+0x66>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007006e:	2212      	movs	r2, #18
20070070:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070072:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070074:	461a      	mov	r2, r3
20070076:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070078:	f013 0f08 	tst.w	r3, #8
2007007c:	d0fb      	beq.n	20070076 <SystemInit+0x76>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007007e:	4a07      	ldr	r2, [pc, #28]	; (2007009c <SystemInit+0x9c>)
20070080:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070082:	601a      	str	r2, [r3, #0]
20070084:	4770      	bx	lr
20070086:	bf00      	nop
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	20070144 	.word	0x20070144

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d806      	bhi.n	200700b8 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700aa:	2300      	movs	r3, #0
200700ac:	4a1a      	ldr	r2, [pc, #104]	; (20070118 <system_init_flash+0x74>)
200700ae:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700b0:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700b4:	6013      	str	r3, [r2, #0]
200700b6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b8:	4b18      	ldr	r3, [pc, #96]	; (2007011c <system_init_flash+0x78>)
200700ba:	4298      	cmp	r0, r3
200700bc:	d807      	bhi.n	200700ce <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700be:	f44f 7380 	mov.w	r3, #256	; 0x100
200700c2:	4a15      	ldr	r2, [pc, #84]	; (20070118 <system_init_flash+0x74>)
200700c4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700c6:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ca:	6013      	str	r3, [r2, #0]
200700cc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700ce:	4b14      	ldr	r3, [pc, #80]	; (20070120 <system_init_flash+0x7c>)
200700d0:	4298      	cmp	r0, r3
200700d2:	d807      	bhi.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700d4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700d8:	4a0f      	ldr	r2, [pc, #60]	; (20070118 <system_init_flash+0x74>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700e4:	4b0f      	ldr	r3, [pc, #60]	; (20070124 <system_init_flash+0x80>)
200700e6:	4298      	cmp	r0, r3
200700e8:	d807      	bhi.n	200700fa <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700ea:	f44f 7340 	mov.w	r3, #768	; 0x300
200700ee:	4a0a      	ldr	r2, [pc, #40]	; (20070118 <system_init_flash+0x74>)
200700f0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700f2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f6:	6013      	str	r3, [r2, #0]
200700f8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700fa:	4b0b      	ldr	r3, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fc:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700fe:	bf94      	ite	ls
20070100:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070104:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070108:	4a03      	ldr	r2, [pc, #12]	; (20070118 <system_init_flash+0x74>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	400e0a00 	.word	0x400e0a00
2007011c:	02faf07f 	.word	0x02faf07f
20070120:	03d08fff 	.word	0x03d08fff
20070124:	04c4b3ff 	.word	0x04c4b3ff
20070128:	055d4a7f 	.word	0x055d4a7f

2007012c <readyEventsEnabled>:
2007012c:	00000001                                ....

20070130 <TraceObjectClassTable>:
20070130:	01010200 00000002                       ........

20070138 <uxCriticalNesting>:
20070138:	aaaaaaaa                                ....

2007013c <xFreeBytesRemaining>:
2007013c:	0000a000                                ....

20070140 <xNextTaskUnblockTime>:
20070140:	ffffffff                                ....

20070144 <SystemCoreClock>:
20070144:	003d0900                                ..=.

20070148 <impure_data>:
20070148:	00000000 20070434 2007049c 20070504     ....4.. ... ... 
	...
2007017c:	00087a80 00000000 00000000 00000000     .z..............
	...
200701f0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070200:	0005deec 0000000b 00000000 00000000     ................
	...

20070570 <_impure_ptr>:
20070570:	20070148                                H.. 

20070574 <lc_ctype_charset>:
20070574:	49435341 00000049 00000000 00000000     ASCII...........
	...

20070594 <__mb_cur_max>:
20070594:	00000001                                ....

20070598 <__malloc_av_>:
	...
200705a0:	20070598 20070598 200705a0 200705a0     ... ... ... ... 
200705b0:	200705a8 200705a8 200705b0 200705b0     ... ... ... ... 
200705c0:	200705b8 200705b8 200705c0 200705c0     ... ... ... ... 
200705d0:	200705c8 200705c8 200705d0 200705d0     ... ... ... ... 
200705e0:	200705d8 200705d8 200705e0 200705e0     ... ... ... ... 
200705f0:	200705e8 200705e8 200705f0 200705f0     ... ... ... ... 
20070600:	200705f8 200705f8 20070600 20070600     ... ... ... ... 
20070610:	20070608 20070608 20070610 20070610     ... ... ... ... 
20070620:	20070618 20070618 20070620 20070620     ... ...  ..  .. 
20070630:	20070628 20070628 20070630 20070630     (.. (.. 0.. 0.. 
20070640:	20070638 20070638 20070640 20070640     8.. 8.. @.. @.. 
20070650:	20070648 20070648 20070650 20070650     H.. H.. P.. P.. 
20070660:	20070658 20070658 20070660 20070660     X.. X.. `.. `.. 
20070670:	20070668 20070668 20070670 20070670     h.. h.. p.. p.. 
20070680:	20070678 20070678 20070680 20070680     x.. x.. ... ... 
20070690:	20070688 20070688 20070690 20070690     ... ... ... ... 
200706a0:	20070698 20070698 200706a0 200706a0     ... ... ... ... 
200706b0:	200706a8 200706a8 200706b0 200706b0     ... ... ... ... 
200706c0:	200706b8 200706b8 200706c0 200706c0     ... ... ... ... 
200706d0:	200706c8 200706c8 200706d0 200706d0     ... ... ... ... 
200706e0:	200706d8 200706d8 200706e0 200706e0     ... ... ... ... 
200706f0:	200706e8 200706e8 200706f0 200706f0     ... ... ... ... 
20070700:	200706f8 200706f8 20070700 20070700     ... ... ... ... 
20070710:	20070708 20070708 20070710 20070710     ... ... ... ... 
20070720:	20070718 20070718 20070720 20070720     ... ...  ..  .. 
20070730:	20070728 20070728 20070730 20070730     (.. (.. 0.. 0.. 
20070740:	20070738 20070738 20070740 20070740     8.. 8.. @.. @.. 
20070750:	20070748 20070748 20070750 20070750     H.. H.. P.. P.. 
20070760:	20070758 20070758 20070760 20070760     X.. X.. `.. `.. 
20070770:	20070768 20070768 20070770 20070770     h.. h.. p.. p.. 
20070780:	20070778 20070778 20070780 20070780     x.. x.. ... ... 
20070790:	20070788 20070788 20070790 20070790     ... ... ... ... 
200707a0:	20070798 20070798 200707a0 200707a0     ... ... ... ... 
200707b0:	200707a8 200707a8 200707b0 200707b0     ... ... ... ... 
200707c0:	200707b8 200707b8 200707c0 200707c0     ... ... ... ... 
200707d0:	200707c8 200707c8 200707d0 200707d0     ... ... ... ... 
200707e0:	200707d8 200707d8 200707e0 200707e0     ... ... ... ... 
200707f0:	200707e8 200707e8 200707f0 200707f0     ... ... ... ... 
20070800:	200707f8 200707f8 20070800 20070800     ... ... ... ... 
20070810:	20070808 20070808 20070810 20070810     ... ... ... ... 
20070820:	20070818 20070818 20070820 20070820     ... ...  ..  .. 
20070830:	20070828 20070828 20070830 20070830     (.. (.. 0.. 0.. 
20070840:	20070838 20070838 20070840 20070840     8.. 8.. @.. @.. 
20070850:	20070848 20070848 20070850 20070850     H.. H.. P.. P.. 
20070860:	20070858 20070858 20070860 20070860     X.. X.. `.. `.. 
20070870:	20070868 20070868 20070870 20070870     h.. h.. p.. p.. 
20070880:	20070878 20070878 20070880 20070880     x.. x.. ... ... 
20070890:	20070888 20070888 20070890 20070890     ... ... ... ... 
200708a0:	20070898 20070898 200708a0 200708a0     ... ... ... ... 
200708b0:	200708a8 200708a8 200708b0 200708b0     ... ... ... ... 
200708c0:	200708b8 200708b8 200708c0 200708c0     ... ... ... ... 
200708d0:	200708c8 200708c8 200708d0 200708d0     ... ... ... ... 
200708e0:	200708d8 200708d8 200708e0 200708e0     ... ... ... ... 
200708f0:	200708e8 200708e8 200708f0 200708f0     ... ... ... ... 
20070900:	200708f8 200708f8 20070900 20070900     ... ... ... ... 
20070910:	20070908 20070908 20070910 20070910     ... ... ... ... 
20070920:	20070918 20070918 20070920 20070920     ... ...  ..  .. 
20070930:	20070928 20070928 20070930 20070930     (.. (.. 0.. 0.. 
20070940:	20070938 20070938 20070940 20070940     8.. 8.. @.. @.. 
20070950:	20070948 20070948 20070950 20070950     H.. H.. P.. P.. 
20070960:	20070958 20070958 20070960 20070960     X.. X.. `.. `.. 
20070970:	20070968 20070968 20070970 20070970     h.. h.. p.. p.. 
20070980:	20070978 20070978 20070980 20070980     x.. x.. ... ... 
20070990:	20070988 20070988 20070990 20070990     ... ... ... ... 

200709a0 <__malloc_trim_threshold>:
200709a0:	00020000                                ....

200709a4 <__malloc_sbrk_base>:
200709a4:	ffffffff                                ....

200709a8 <__wctomb>:
200709a8:	00086181                                .a..
