# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab_4.srcs/sources_1/imports/new/ALU_Comp.vhd" \
"../../../../lab_4.srcs/sources_1/imports/new/ALU_Logical.vhd" \
"../../../../lab_4.srcs/sources_1/imports/new/ALU_Mux.vhd" \
"../../../../lab_4.srcs/sources_1/imports/new/ALU_Shift.vhd" \
"../../../../lab_4.srcs/sources_1/imports/src/Arith_Unit.vhd" \
"../../../../lab_4.srcs/sources_1/new/CLO.vhd" \
"../../../../lab_4.srcs/sources_1/new/InstructionRegister.vhd" \
"../../../../lab_4.srcs/sources_1/imports/new/adder_subtractor.vhd" \
"../../../../lab_4.srcs/sources_1/imports/new/alu.vhd" \
"../../../../lab_4.srcs/sources_1/imports/new/control.vhd" \
"../../../../lab_4.srcs/sources_1/new/control_unit.vhd" \
"../../../../lab_4.srcs/sources_1/new/cpu_dataflow.vhd" \
"../../../../lab_4.srcs/sources_1/imports/new/fulladder.vhd" \
"../../../../lab_4.srcs/sources_1/imports/new/left_shift_reg.vhd" \
"../../../../lab_4.srcs/sources_1/imports/new/mult_dflow.vhd" \
"../../../../lab_4.srcs/sources_1/imports/new/multiplier.vhd" \
"../../../../lab_4.srcs/sources_1/new/program_counter.vhd" \
"../../../../lab_4.srcs/sources_1/new/register_file.vhd" \
"../../../../lab_4.srcs/sources_1/imports/new/right_reg.vhd" \
"../../../../lab_4.srcs/sources_1/new/sign_extend.vhd" \
"../../../../lab_4.srcs/sources_1/imports/new/sync_register.vhd" \
"../../../../lab_4.srcs/sources_1/new/CPU_no_mem.vhd" \

# Do not sort compile order
nosort
