// Seed: 3173367079
module module_0 #(
    parameter id_1 = 32'd11,
    parameter id_6 = 32'd42
);
  wire  _id_1;
  logic id_2;
  ;
  logic id_3;
  ;
  assign module_1.id_4 = 0;
  bit id_4;
  bit [id_1 : 1 'b0] id_5;
  logic _id_6;
  ;
  always @(1) id_5 <= -1'b0;
  wor id_7;
  wire id_8;
  logic id_9;
  wire [id_6  |  -1 : 1] id_10;
  assign id_7 = -1'b0;
  final begin : LABEL_0
    id_4 <= 1;
  end
endmodule
module module_1 (
    input  wand id_0,
    output tri0 id_1,
    input  wor  id_2,
    input  tri0 id_3,
    output tri0 id_4
);
  wire ["" : ""] id_6;
  module_0 modCall_1 ();
  logic [1 : -1] id_7;
endmodule
