// Generated by CIRCT 42e53322a
module RRArbiter_0(	// /tmp/tmp.xnHLggmaJv/11395_OpenABC_leaf_level_verilog_gf12_coyote_RRArbiter_0.cleaned.mlir:2:3
  input         clk,	// /tmp/tmp.xnHLggmaJv/11395_OpenABC_leaf_level_verilog_gf12_coyote_RRArbiter_0.cleaned.mlir:2:29
                reset,	// /tmp/tmp.xnHLggmaJv/11395_OpenABC_leaf_level_verilog_gf12_coyote_RRArbiter_0.cleaned.mlir:2:43
                io_in_0_valid,	// /tmp/tmp.xnHLggmaJv/11395_OpenABC_leaf_level_verilog_gf12_coyote_RRArbiter_0.cleaned.mlir:2:59
  input  [4:0]  io_in_0_bits_rd,	// /tmp/tmp.xnHLggmaJv/11395_OpenABC_leaf_level_verilog_gf12_coyote_RRArbiter_0.cleaned.mlir:2:83
  input  [63:0] io_in_0_bits_data,	// /tmp/tmp.xnHLggmaJv/11395_OpenABC_leaf_level_verilog_gf12_coyote_RRArbiter_0.cleaned.mlir:2:109
  input         io_out_ready,	// /tmp/tmp.xnHLggmaJv/11395_OpenABC_leaf_level_verilog_gf12_coyote_RRArbiter_0.cleaned.mlir:2:138
  output        io_in_0_ready,	// /tmp/tmp.xnHLggmaJv/11395_OpenABC_leaf_level_verilog_gf12_coyote_RRArbiter_0.cleaned.mlir:2:162
                io_out_valid,	// /tmp/tmp.xnHLggmaJv/11395_OpenABC_leaf_level_verilog_gf12_coyote_RRArbiter_0.cleaned.mlir:2:186
  output [4:0]  io_out_bits_rd,	// /tmp/tmp.xnHLggmaJv/11395_OpenABC_leaf_level_verilog_gf12_coyote_RRArbiter_0.cleaned.mlir:2:209
  output [63:0] io_out_bits_data,	// /tmp/tmp.xnHLggmaJv/11395_OpenABC_leaf_level_verilog_gf12_coyote_RRArbiter_0.cleaned.mlir:2:234
  output        io_chosen	// /tmp/tmp.xnHLggmaJv/11395_OpenABC_leaf_level_verilog_gf12_coyote_RRArbiter_0.cleaned.mlir:2:262
);

  assign io_in_0_ready = io_out_ready;	// /tmp/tmp.xnHLggmaJv/11395_OpenABC_leaf_level_verilog_gf12_coyote_RRArbiter_0.cleaned.mlir:4:5
  assign io_out_valid = io_in_0_valid;	// /tmp/tmp.xnHLggmaJv/11395_OpenABC_leaf_level_verilog_gf12_coyote_RRArbiter_0.cleaned.mlir:4:5
  assign io_out_bits_rd = io_in_0_bits_rd;	// /tmp/tmp.xnHLggmaJv/11395_OpenABC_leaf_level_verilog_gf12_coyote_RRArbiter_0.cleaned.mlir:4:5
  assign io_out_bits_data = io_in_0_bits_data;	// /tmp/tmp.xnHLggmaJv/11395_OpenABC_leaf_level_verilog_gf12_coyote_RRArbiter_0.cleaned.mlir:4:5
  assign io_chosen = 1'h0;	// /tmp/tmp.xnHLggmaJv/11395_OpenABC_leaf_level_verilog_gf12_coyote_RRArbiter_0.cleaned.mlir:3:14, :4:5
endmodule

