#! /usr/local/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55bca94bfb80 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
S_0x55bca94bfd10 .scope module, "dut" "top_module" 2 2, 3 1 0, S_0x55bca94bfb80;
 .timescale 0 0;
v0x55bca94e7830_0 .var "clk", 0 0;
v0x55bca94e78d0_0 .var "reset", 0 0;
S_0x55bca9476ef0 .scope module, "cu" "control" 3 12, 4 1 0, S_0x55bca94bfd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
P_0x55bca94770d0 .param/l "ADD1" 0 4 13, C4<1000>;
P_0x55bca9477110 .param/l "ADD2" 0 4 13, C4<1001>;
P_0x55bca9477150 .param/l "AND1" 0 4 13, C4<1010>;
P_0x55bca9477190 .param/l "AND2" 0 4 13, C4<1011>;
P_0x55bca94771d0 .param/l "CLR1" 0 4 13, C4<011>;
P_0x55bca9477210 .param/l "FETCH1" 0 4 13, C4<0000>;
P_0x55bca9477250 .param/l "FETCH2" 0 4 13, C4<0001>;
P_0x55bca9477290 .param/l "FETCH3" 0 4 13, C4<0010>;
P_0x55bca94772d0 .param/l "INC1" 0 4 13, C4<1110>;
P_0x55bca9477310 .param/l "JMP1" 0 4 13, C4<1100>;
L_0x55bca94e7f70 .functor OR 1, L_0x55bca94e7ce0, L_0x55bca94e7e10, C4<0>, C4<0>;
L_0x55bca94e8080 .functor BUFZ 1, L_0x55bca94e7ab0, C4<0>, C4<0>, C4<0>;
L_0x55bca94e8620 .functor OR 1, L_0x55bca94e83b0, L_0x55bca94e84a0, C4<0>, C4<0>;
L_0x55bca94e8910 .functor OR 1, L_0x55bca94e8d10, L_0x55bca94e8e40, C4<0>, C4<0>;
L_0x55bca94e9100 .functor OR 1, L_0x55bca94e8910, L_0x55bca94e8fc0, C4<0>, C4<0>;
v0x55bca94e46f0_0 .var "AC", 7 0;
v0x55bca94e47d0_0 .net "ADDR", 3 0, L_0x55bca94e7b50;  1 drivers
v0x55bca94e48b0_0 .var "ALU", 7 0;
v0x55bca94e4970_0 .var "AR", 5 0;
v0x55bca94e4a30_0 .var "DR", 7 0;
v0x55bca94e4b40_0 .var "IR", 1 0;
v0x55bca94e4c20_0 .net "M1", 2 0, L_0x55bca94e7a10;  1 drivers
v0x55bca94e4d00_0 .net "M2", 0 0, L_0x55bca94e7ab0;  1 drivers
v0x55bca94e4dc0_0 .var "PC", 5 0;
v0x55bca94e4ea0_0 .net "SEL", 0 0, L_0x55bca94e7970;  1 drivers
v0x55bca94e4f60_0 .net *"_ivl_101", 7 0, L_0x55bca94e9ba0;  1 drivers
v0x55bca94e5040_0 .net *"_ivl_103", 7 0, L_0x55bca94e9ce0;  1 drivers
v0x55bca94e5120_0 .net *"_ivl_11", 0 0, L_0x55bca94e7ce0;  1 drivers
L_0x7ff31e450018 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x55bca94e5200_0 .net/2u *"_ivl_12", 2 0, L_0x7ff31e450018;  1 drivers
v0x55bca94e52e0_0 .net *"_ivl_14", 0 0, L_0x55bca94e7e10;  1 drivers
v0x55bca94e53a0_0 .net *"_ivl_17", 0 0, L_0x55bca94e7f70;  1 drivers
v0x55bca94e5460_0 .net *"_ivl_21", 0 0, L_0x55bca94e8080;  1 drivers
L_0x7ff31e450060 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55bca94e5540_0 .net/2u *"_ivl_24", 2 0, L_0x7ff31e450060;  1 drivers
v0x55bca94e5620_0 .net *"_ivl_26", 0 0, L_0x55bca94e8140;  1 drivers
L_0x7ff31e4500a8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55bca94e56e0_0 .net/2u *"_ivl_30", 2 0, L_0x7ff31e4500a8;  1 drivers
v0x55bca94e57c0_0 .net *"_ivl_32", 0 0, L_0x55bca94e8230;  1 drivers
v0x55bca94e5880_0 .net *"_ivl_37", 0 0, L_0x55bca94e83b0;  1 drivers
L_0x7ff31e4500f0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x55bca94e5960_0 .net/2u *"_ivl_38", 2 0, L_0x7ff31e4500f0;  1 drivers
v0x55bca94e5a40_0 .net *"_ivl_40", 0 0, L_0x55bca94e84a0;  1 drivers
v0x55bca94e5b00_0 .net *"_ivl_43", 0 0, L_0x55bca94e8620;  1 drivers
L_0x7ff31e450138 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x55bca94e5bc0_0 .net/2u *"_ivl_46", 2 0, L_0x7ff31e450138;  1 drivers
v0x55bca94e5ca0_0 .net *"_ivl_48", 0 0, L_0x55bca94e8730;  1 drivers
L_0x7ff31e450180 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x55bca94e5d60_0 .net/2u *"_ivl_52", 2 0, L_0x7ff31e450180;  1 drivers
v0x55bca94e5e40_0 .net *"_ivl_54", 0 0, L_0x55bca94e8820;  1 drivers
L_0x7ff31e4501c8 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x55bca94e5f00_0 .net/2u *"_ivl_58", 2 0, L_0x7ff31e4501c8;  1 drivers
v0x55bca94e5fe0_0 .net *"_ivl_60", 0 0, L_0x55bca94e8980;  1 drivers
v0x55bca94e60a0_0 .net *"_ivl_65", 0 0, L_0x55bca94e8aa0;  1 drivers
L_0x7ff31e450210 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x55bca94e6180_0 .net/2u *"_ivl_68", 2 0, L_0x7ff31e450210;  1 drivers
v0x55bca94e6470_0 .net *"_ivl_70", 0 0, L_0x55bca94e8bf0;  1 drivers
v0x55bca94e6530_0 .net *"_ivl_75", 0 0, L_0x55bca94e8d10;  1 drivers
v0x55bca94e6610_0 .net *"_ivl_77", 0 0, L_0x55bca94e8e40;  1 drivers
v0x55bca94e66f0_0 .net *"_ivl_79", 0 0, L_0x55bca94e8910;  1 drivers
v0x55bca94e67b0_0 .net *"_ivl_81", 0 0, L_0x55bca94e8fc0;  1 drivers
v0x55bca94e6890_0 .net *"_ivl_83", 0 0, L_0x55bca94e9100;  1 drivers
v0x55bca94e6950_0 .net *"_ivl_88", 0 0, L_0x55bca94e9690;  1 drivers
v0x55bca94e6a30_0 .net *"_ivl_90", 0 0, L_0x55bca94e9060;  1 drivers
L_0x7ff31e450258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bca94e6b10_0 .net/2u *"_ivl_91", 1 0, L_0x7ff31e450258;  1 drivers
v0x55bca94e6bf0_0 .net *"_ivl_93", 7 0, L_0x55bca94e9830;  1 drivers
v0x55bca94e6cd0_0 .net *"_ivl_96", 0 0, L_0x55bca94e9990;  1 drivers
v0x55bca94e6db0_0 .net *"_ivl_98", 0 0, L_0x55bca94e9a30;  1 drivers
o0x7ff31e4999d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55bca94e6e90_0 name=_ivl_99
v0x55bca94e6f70_0 .net "bus", 7 0, L_0x55bca94e9f00;  1 drivers
v0x55bca94e7050_0 .net "clk", 0 0, v0x55bca94e7830_0;  1 drivers
v0x55bca94e7110_0 .net "control_signals", 11 0, L_0x55bca94e9210;  1 drivers
v0x55bca94e71f0_0 .net "mem_bus", 7 0, L_0x55bca94ea090;  1 drivers
v0x55bca94e72b0_0 .var "microcode", 12 0;
v0x55bca94e7370 .array "microcoded_memory", 15 0, 12 0;
v0x55bca94e7630_0 .net "reset", 0 0, v0x55bca94e78d0_0;  1 drivers
v0x55bca94e76f0_0 .var "state", 3 0;
E_0x55bca94b4230 .event anyedge, v0x55bca94e7110_0, v0x55bca94e6f70_0, v0x55bca94e46f0_0;
E_0x55bca94b16f0 .event negedge, v0x55bca94e7050_0;
E_0x55bca94b2f00 .event anyedge, v0x55bca94e7630_0;
v0x55bca94e7370_0 .array/port v0x55bca94e7370, 0;
v0x55bca94e7370_1 .array/port v0x55bca94e7370, 1;
v0x55bca94e7370_2 .array/port v0x55bca94e7370, 2;
E_0x55bca949a440/0 .event anyedge, v0x55bca94e76f0_0, v0x55bca94e7370_0, v0x55bca94e7370_1, v0x55bca94e7370_2;
v0x55bca94e7370_3 .array/port v0x55bca94e7370, 3;
v0x55bca94e7370_4 .array/port v0x55bca94e7370, 4;
v0x55bca94e7370_5 .array/port v0x55bca94e7370, 5;
v0x55bca94e7370_6 .array/port v0x55bca94e7370, 6;
E_0x55bca949a440/1 .event anyedge, v0x55bca94e7370_3, v0x55bca94e7370_4, v0x55bca94e7370_5, v0x55bca94e7370_6;
v0x55bca94e7370_7 .array/port v0x55bca94e7370, 7;
v0x55bca94e7370_8 .array/port v0x55bca94e7370, 8;
v0x55bca94e7370_9 .array/port v0x55bca94e7370, 9;
v0x55bca94e7370_10 .array/port v0x55bca94e7370, 10;
E_0x55bca949a440/2 .event anyedge, v0x55bca94e7370_7, v0x55bca94e7370_8, v0x55bca94e7370_9, v0x55bca94e7370_10;
v0x55bca94e7370_11 .array/port v0x55bca94e7370, 11;
v0x55bca94e7370_12 .array/port v0x55bca94e7370, 12;
v0x55bca94e7370_13 .array/port v0x55bca94e7370, 13;
v0x55bca94e7370_14 .array/port v0x55bca94e7370, 14;
E_0x55bca949a440/3 .event anyedge, v0x55bca94e7370_11, v0x55bca94e7370_12, v0x55bca94e7370_13, v0x55bca94e7370_14;
v0x55bca94e7370_15 .array/port v0x55bca94e7370, 15;
E_0x55bca949a440/4 .event anyedge, v0x55bca94e7370_15;
E_0x55bca949a440 .event/or E_0x55bca949a440/0, E_0x55bca949a440/1, E_0x55bca949a440/2, E_0x55bca949a440/3, E_0x55bca949a440/4;
E_0x55bca94c54f0 .event posedge, v0x55bca94e7050_0;
L_0x55bca94e7970 .part v0x55bca94e72b0_0, 12, 1;
L_0x55bca94e7a10 .part v0x55bca94e72b0_0, 6, 3;
L_0x55bca94e7ab0 .part v0x55bca94e72b0_0, 4, 1;
L_0x55bca94e7b50 .part v0x55bca94e72b0_0, 0, 4;
L_0x55bca94e7ce0 .part L_0x55bca94e9210, 9, 1;
L_0x55bca94e7e10 .cmp/eq 3, L_0x55bca94e7a10, L_0x7ff31e450018;
L_0x55bca94e8140 .cmp/eq 3, L_0x55bca94e7a10, L_0x7ff31e450060;
L_0x55bca94e8230 .cmp/eq 3, L_0x55bca94e7a10, L_0x7ff31e4500a8;
L_0x55bca94e83b0 .part L_0x55bca94e9210, 7, 1;
L_0x55bca94e84a0 .cmp/eq 3, L_0x55bca94e7a10, L_0x7ff31e4500f0;
L_0x55bca94e8730 .cmp/eq 3, L_0x55bca94e7a10, L_0x7ff31e450138;
L_0x55bca94e8820 .cmp/eq 3, L_0x55bca94e7a10, L_0x7ff31e450180;
L_0x55bca94e8980 .cmp/eq 3, L_0x55bca94e7a10, L_0x7ff31e4501c8;
L_0x55bca94e8aa0 .part L_0x55bca94e9210, 3, 1;
L_0x55bca94e8bf0 .cmp/eq 3, L_0x55bca94e7a10, L_0x7ff31e450210;
L_0x55bca94e8d10 .part L_0x55bca94e9210, 6, 1;
L_0x55bca94e8e40 .part L_0x55bca94e9210, 2, 1;
L_0x55bca94e8fc0 .part L_0x55bca94e9210, 4, 1;
LS_0x55bca94e9210_0_0 .concat8 [ 1 1 1 1], L_0x55bca94e7f70, L_0x55bca94e8080, L_0x55bca94e8140, L_0x55bca94e8230;
LS_0x55bca94e9210_0_4 .concat8 [ 1 1 1 1], L_0x55bca94e8620, L_0x55bca94e8730, L_0x55bca94e8820, L_0x55bca94e8980;
LS_0x55bca94e9210_0_8 .concat8 [ 1 1 1 1], L_0x55bca94e8aa0, L_0x55bca94e8bf0, L_0x55bca94e9100, L_0x55bca94e9690;
L_0x55bca94e9210 .concat8 [ 4 4 4 0], LS_0x55bca94e9210_0_0, LS_0x55bca94e9210_0_4, LS_0x55bca94e9210_0_8;
L_0x55bca94e9690 .part L_0x55bca94e9210, 3, 1;
L_0x55bca94e9060 .part L_0x55bca94e9210, 9, 1;
L_0x55bca94e9830 .concat [ 6 2 0 0], v0x55bca94e4dc0_0, L_0x7ff31e450258;
L_0x55bca94e9990 .part L_0x55bca94e9210, 10, 1;
L_0x55bca94e9a30 .part L_0x55bca94e9210, 8, 1;
L_0x55bca94e9ba0 .functor MUXZ 8, o0x7ff31e4999d8, L_0x55bca94ea090, L_0x55bca94e9a30, C4<>;
L_0x55bca94e9ce0 .functor MUXZ 8, L_0x55bca94e9ba0, v0x55bca94e4a30_0, L_0x55bca94e9990, C4<>;
L_0x55bca94e9f00 .functor MUXZ 8, L_0x55bca94e9ce0, L_0x55bca94e9830, L_0x55bca94e9060, C4<>;
L_0x55bca94ea130 .part L_0x55bca94e9210, 11, 1;
S_0x55bca94af590 .scope module, "mem0" "memory" 4 86, 5 1 0, S_0x55bca9476ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "address";
    .port_info 1 /INPUT 1 "READ";
    .port_info 2 /INOUT 8 "data";
v0x55bca94aa840_0 .net "READ", 0 0, L_0x55bca94ea130;  1 drivers
o0x7ff31e499048 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55bca94a18b0_0 name=_ivl_0
v0x55bca94e42e0_0 .net "address", 5 0, v0x55bca94e4970_0;  1 drivers
v0x55bca94e43a0_0 .net "data", 7 0, L_0x55bca94ea090;  alias, 1 drivers
v0x55bca94e4480_0 .var "data_out", 7 0;
v0x55bca94e45b0 .array "mem", 63 0, 7 0;
E_0x55bca94a0510 .event posedge, v0x55bca94aa840_0;
L_0x55bca94ea090 .functor MUXZ 8, o0x7ff31e499048, v0x55bca94e4480_0, L_0x55bca94ea130, C4<>;
    .scope S_0x55bca94af590;
T_0 ;
    %vpi_call 5 2 "$readmemh", "mem_hex.txt", v0x55bca94e45b0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55bca94af590;
T_1 ;
    %wait E_0x55bca94a0510;
    %load/vec4 v0x55bca94e42e0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x55bca94e45b0, 4;
    %assign/vec4 v0x55bca94e4480_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55bca9476ef0;
T_2 ;
    %vpi_call 4 20 "$readmemh", "microcoded_memory.txt", v0x55bca94e7370 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bca94e76f0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55bca94e7370, 4;
    %assign/vec4 v0x55bca94e72b0_0, 0;
    %pushi/vec4 0, 63, 6;
    %assign/vec4 v0x55bca94e4970_0, 0;
    %end;
    .thread T_2;
    .scope S_0x55bca9476ef0;
T_3 ;
    %wait E_0x55bca94c54f0;
    %load/vec4 v0x55bca94e4ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55bca94e4b40_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x55bca94e47d0_0;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0x55bca94e76f0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55bca9476ef0;
T_4 ;
    %wait E_0x55bca949a440;
    %load/vec4 v0x55bca94e76f0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55bca94e7370, 4;
    %assign/vec4 v0x55bca94e72b0_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55bca9476ef0;
T_5 ;
    %wait E_0x55bca94b2f00;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55bca94e4dc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bca94e48b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bca94e46f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bca94e4a30_0, 0;
    %pushi/vec4 0, 63, 6;
    %assign/vec4 v0x55bca94e4970_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55bca94e4b40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bca94e76f0_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55bca9476ef0;
T_6 ;
    %wait E_0x55bca94b16f0;
    %load/vec4 v0x55bca94e7110_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %load/vec4 v0x55bca94e6f70_0;
    %parti/s 2, 6, 4;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x55bca94e4b40_0;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %assign/vec4 v0x55bca94e4b40_0, 0;
    %load/vec4 v0x55bca94e7110_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0 T_6.2, 8;
    %load/vec4 v0x55bca94e48b0_0;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %load/vec4 v0x55bca94e46f0_0;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %assign/vec4 v0x55bca94e46f0_0, 0;
    %load/vec4 v0x55bca94e7110_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_6.4, 8;
    %load/vec4 v0x55bca94e46f0_0;
    %addi 1, 0, 8;
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %load/vec4 v0x55bca94e46f0_0;
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
    %assign/vec4 v0x55bca94e46f0_0, 0;
    %load/vec4 v0x55bca94e7110_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.6, 8;
    %load/vec4 v0x55bca94e6f70_0;
    %jmp/1 T_6.7, 8;
T_6.6 ; End of true expr.
    %load/vec4 v0x55bca94e4a30_0;
    %jmp/0 T_6.7, 8;
 ; End of false expr.
    %blend;
T_6.7;
    %assign/vec4 v0x55bca94e4a30_0, 0;
    %load/vec4 v0x55bca94e7110_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.8, 8;
    %load/vec4 v0x55bca94e4dc0_0;
    %addi 1, 0, 6;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %load/vec4 v0x55bca94e4dc0_0;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v0x55bca94e4dc0_0, 0;
    %load/vec4 v0x55bca94e7110_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.10, 8;
    %load/vec4 v0x55bca94e6f70_0;
    %jmp/1 T_6.11, 8;
T_6.10 ; End of true expr.
    %load/vec4 v0x55bca94e4dc0_0;
    %pad/u 8;
    %jmp/0 T_6.11, 8;
 ; End of false expr.
    %blend;
T_6.11;
    %pad/u 6;
    %assign/vec4 v0x55bca94e4dc0_0, 0;
    %load/vec4 v0x55bca94e7110_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.12, 8;
    %load/vec4 v0x55bca94e6f70_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %load/vec4 v0x55bca94e4970_0;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0x55bca94e4970_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55bca9476ef0;
T_7 ;
    %wait E_0x55bca94b4230;
    %load/vec4 v0x55bca94e7110_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %load/vec4 v0x55bca94e6f70_0;
    %load/vec4 v0x55bca94e46f0_0;
    %and;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x55bca94e6f70_0;
    %load/vec4 v0x55bca94e46f0_0;
    %add;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %assign/vec4 v0x55bca94e48b0_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55bca94bfd10;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca94e7830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bca94e78d0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x55bca94bfd10;
T_9 ;
    %delay 1, 0;
    %load/vec4 v0x55bca94e7830_0;
    %inv;
    %store/vec4 v0x55bca94e7830_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55bca94bfd10;
T_10 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bca94e78d0_0, 0, 1;
    %delay 46, 0;
    %vpi_call 3 9 "$stop" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x55bca94bfb80;
T_11 ;
    %vpi_call 2 5 "$dumpfile", "top_module.vcd" {0 0 0};
    %vpi_call 2 6 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55bca94bfd10 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench.v";
    "top_module.v";
    "control.v";
    "memory.v";
