INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/rom/sim/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
