{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705861863529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705861863531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 21 13:31:03 2024 " "Processing started: Sun Jan 21 13:31:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705861863531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861863531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_GHRD -c DE10_Standard_GHRD " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_GHRD -c DE10_Standard_GHRD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861863531 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705861871101 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705861871101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v 3 3 " "Found 3 design units, including 3 entities, in source file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_cycle_6_area_altfp_div_pst_jqj " "Found entity 1: div_cycle_6_area_altfp_div_pst_jqj" {  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880065 ""} { "Info" "ISGN_ENTITY_NAME" "2 div_cycle_6_area_altfp_div_9el " "Found entity 2: div_cycle_6_area_altfp_div_9el" {  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 1037 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880065 ""} { "Info" "ISGN_ENTITY_NAME" "3 div_cycle_6_area " "Found entity 3: div_cycle_6_area" {  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 1096 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE SystolicArray.sv(44) " "Verilog HDL Declaration information at SystolicArray.sv(44): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "SystolicArray.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/SystolicArray.sv" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705861880067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SystolicArray.sv 3 3 " "Found 3 design units, including 3 entities, in source file SystolicArray.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SystolicArray_SR " "Found entity 1: SystolicArray_SR" {  } { { "SystolicArray.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/SystolicArray.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880068 ""} { "Info" "ISGN_ENTITY_NAME" "2 SystolicArray_Driver " "Found entity 2: SystolicArray_Driver" {  } { { "SystolicArray.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/SystolicArray.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880068 ""} { "Info" "ISGN_ENTITY_NAME" "3 SystolicArray " "Found entity 3: SystolicArray" {  } { { "SystolicArray.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/SystolicArray.sv" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880068 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write WRITE MatMul_large.sv(71) " "Verilog HDL Declaration information at MatMul_large.sv(71): object \"write\" differs only in case from object \"WRITE\" in the same scope" {  } { { "MatMul_large.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/MatMul_large.sv" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705861880069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MatMul_large.sv 2 2 " "Found 2 design units, including 2 entities, in source file MatMul_large.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mult " "Found entity 1: Mult" {  } { { "MatMul_large.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/MatMul_large.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880070 ""} { "Info" "ISGN_ENTITY_NAME" "2 MultAddr_Driver " "Found entity 2: MultAddr_Driver" {  } { { "MatMul_large.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/MatMul_large.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COMPUTE compute basic_func.sv(17) " "Verilog HDL Declaration information at basic_func.sv(17): object \"COMPUTE\" differs only in case from object \"compute\" in the same scope" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705861880071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_func.sv 7 7 " "Found 7 design units, including 7 entities, in source file basic_func.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880072 ""} { "Info" "ISGN_ENTITY_NAME" "2 MatMem " "Found entity 2: MatMem" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880072 ""} { "Info" "ISGN_ENTITY_NAME" "3 MatMem_test " "Found entity 3: MatMem_test" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880072 ""} { "Info" "ISGN_ENTITY_NAME" "4 MatAdd " "Found entity 4: MatAdd" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880072 ""} { "Info" "ISGN_ENTITY_NAME" "5 MatScalMul " "Found entity 5: MatScalMul" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880072 ""} { "Info" "ISGN_ENTITY_NAME" "6 MatDiv " "Found entity 6: MatDiv" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 290 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880072 ""} { "Info" "ISGN_ENTITY_NAME" "7 MatMem_unpack " "Found entity 7: MatMem_unpack" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 309 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library.sv 3 3 " "Found 3 design units, including 3 entities, in source file library.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/library.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880074 ""} { "Info" "ISGN_ENTITY_NAME" "2 Counter " "Found entity 2: Counter" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/library.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880074 ""} { "Info" "ISGN_ENTITY_NAME" "3 Accum " "Found entity 3: Accum" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/library.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_cycle_7_area.v 22 22 " "Found 22 design units, including 22 entities, in source file add_cycle_7_area.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_cycle_7_area_altbarrel_shift_ltd " "Found entity 1: add_cycle_7_area_altbarrel_shift_ltd" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880112 ""} { "Info" "ISGN_ENTITY_NAME" "2 add_cycle_7_area_altbarrel_shift_aeb " "Found entity 2: add_cycle_7_area_altbarrel_shift_aeb" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880112 ""} { "Info" "ISGN_ENTITY_NAME" "3 add_cycle_7_area_altpriority_encoder_3v7 " "Found entity 3: add_cycle_7_area_altpriority_encoder_3v7" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880112 ""} { "Info" "ISGN_ENTITY_NAME" "4 add_cycle_7_area_altpriority_encoder_3e8 " "Found entity 4: add_cycle_7_area_altpriority_encoder_3e8" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880112 ""} { "Info" "ISGN_ENTITY_NAME" "5 add_cycle_7_area_altpriority_encoder_6v7 " "Found entity 5: add_cycle_7_area_altpriority_encoder_6v7" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880112 ""} { "Info" "ISGN_ENTITY_NAME" "6 add_cycle_7_area_altpriority_encoder_6e8 " "Found entity 6: add_cycle_7_area_altpriority_encoder_6e8" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880112 ""} { "Info" "ISGN_ENTITY_NAME" "7 add_cycle_7_area_altpriority_encoder_bv7 " "Found entity 7: add_cycle_7_area_altpriority_encoder_bv7" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880112 ""} { "Info" "ISGN_ENTITY_NAME" "8 add_cycle_7_area_altpriority_encoder_be8 " "Found entity 8: add_cycle_7_area_altpriority_encoder_be8" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880112 ""} { "Info" "ISGN_ENTITY_NAME" "9 add_cycle_7_area_altpriority_encoder_r08 " "Found entity 9: add_cycle_7_area_altpriority_encoder_r08" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880112 ""} { "Info" "ISGN_ENTITY_NAME" "10 add_cycle_7_area_altpriority_encoder_rf8 " "Found entity 10: add_cycle_7_area_altpriority_encoder_rf8" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880112 ""} { "Info" "ISGN_ENTITY_NAME" "11 add_cycle_7_area_altpriority_encoder_qb6 " "Found entity 11: add_cycle_7_area_altpriority_encoder_qb6" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 400 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880112 ""} { "Info" "ISGN_ENTITY_NAME" "12 add_cycle_7_area_altpriority_encoder_nh8 " "Found entity 12: add_cycle_7_area_altpriority_encoder_nh8" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880112 ""} { "Info" "ISGN_ENTITY_NAME" "13 add_cycle_7_area_altpriority_encoder_qh8 " "Found entity 13: add_cycle_7_area_altpriority_encoder_qh8" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 467 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880112 ""} { "Info" "ISGN_ENTITY_NAME" "14 add_cycle_7_area_altpriority_encoder_vh8 " "Found entity 14: add_cycle_7_area_altpriority_encoder_vh8" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880112 ""} { "Info" "ISGN_ENTITY_NAME" "15 add_cycle_7_area_altpriority_encoder_fj8 " "Found entity 15: add_cycle_7_area_altpriority_encoder_fj8" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 533 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880112 ""} { "Info" "ISGN_ENTITY_NAME" "16 add_cycle_7_area_altpriority_encoder_n28 " "Found entity 16: add_cycle_7_area_altpriority_encoder_n28" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 582 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880112 ""} { "Info" "ISGN_ENTITY_NAME" "17 add_cycle_7_area_altpriority_encoder_q28 " "Found entity 17: add_cycle_7_area_altpriority_encoder_q28" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 598 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880112 ""} { "Info" "ISGN_ENTITY_NAME" "18 add_cycle_7_area_altpriority_encoder_v28 " "Found entity 18: add_cycle_7_area_altpriority_encoder_v28" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 626 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880112 ""} { "Info" "ISGN_ENTITY_NAME" "19 add_cycle_7_area_altpriority_encoder_f48 " "Found entity 19: add_cycle_7_area_altpriority_encoder_f48" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 654 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880112 ""} { "Info" "ISGN_ENTITY_NAME" "20 add_cycle_7_area_altpriority_encoder_e48 " "Found entity 20: add_cycle_7_area_altpriority_encoder_e48" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880112 ""} { "Info" "ISGN_ENTITY_NAME" "21 add_cycle_7_area_altfp_add_sub_6gl " "Found entity 21: add_cycle_7_area_altfp_add_sub_6gl" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 710 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880112 ""} { "Info" "ISGN_ENTITY_NAME" "22 add_cycle_7_area " "Found entity 22: add_cycle_7_area" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 2581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7segmentDisplay.sv 2 2 " "Found 2 design units, including 2 entities, in source file 7segmentDisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCHtoSevenSegment " "Found entity 1: BCHtoSevenSegment" {  } { { "7segmentDisplay.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/7segmentDisplay.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880114 ""} { "Info" "ISGN_ENTITY_NAME" "2 SevenSegmentDisplay " "Found entity 2: SevenSegmentDisplay" {  } { { "7segmentDisplay.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/7segmentDisplay.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ip/debounce/debounce.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/ip/debounce/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/altsource_probe/hps_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset " "Found entity 1: hps_reset" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/edge_detect/altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/ip/edge_detect/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880117 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ip/intr_capturer/intr_capturer.v " "Can't analyze file -- file ip/intr_capturer/intr_capturer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1705861880119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880133 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880142 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880142 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880142 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880142 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880142 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705861880146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880148 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705861880149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880158 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880160 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705861880161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705861880161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880162 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_002 " "Found entity 2: soc_system_mm_interconnect_1_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705861880163 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705861880163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880163 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705861880183 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705861880183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880184 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705861880185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1705861880185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880185 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_led_pio " "Found entity 1: soc_system_led_pio" {  } { { "soc_system/synthesis/submodules/soc_system_led_pio.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_Instruction_Mem.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_Instruction_Mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_Instruction_Mem " "Found entity 1: soc_system_Instruction_Mem" {  } { { "soc_system/synthesis/submodules/soc_system_Instruction_Mem.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_Instruction_Mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_FPGA_Mem_C.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_FPGA_Mem_C.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_FPGA_Mem_C " "Found entity 1: soc_system_FPGA_Mem_C" {  } { { "soc_system/synthesis/submodules/soc_system_FPGA_Mem_C.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_FPGA_Mem_C.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_FPGA_Mem_B.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_FPGA_Mem_B.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_FPGA_Mem_B " "Found entity 1: soc_system_FPGA_Mem_B" {  } { { "soc_system/synthesis/submodules/soc_system_FPGA_Mem_B.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_FPGA_Mem_B.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_FPGA_Mem_A.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_FPGA_Mem_A.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_FPGA_Mem_A " "Found entity 1: soc_system_FPGA_Mem_A" {  } { { "soc_system/synthesis/submodules/soc_system_FPGA_Mem_A.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_FPGA_Mem_A.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_cycle_5.v 2 2 " "Found 2 design units, including 2 entities, in source file mult_cycle_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_cycle_5_altfp_mult_maq " "Found entity 1: mult_cycle_5_altfp_mult_maq" {  } { { "mult_cycle_5.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880296 ""} { "Info" "ISGN_ENTITY_NAME" "2 mult_cycle_5 " "Found entity 2: mult_cycle_5" {  } { { "mult_cycle_5.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 555 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861880296 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/ip/edge_detect/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861880296 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861880297 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE10_Standard_GHRD.v 1 1 " "Using design file DE10_Standard_GHRD.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_GHRD " "Found entity 1: DE10_Standard_GHRD" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861880719 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1705861880719 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fpga_mem_a_byteenable DE10_Standard_GHRD.v(371) " "Verilog HDL Implicit Net warning at DE10_Standard_GHRD.v(371): created implicit net for \"fpga_mem_a_byteenable\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 371 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861880719 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Standard_GHRD " "Elaborating entity \"DE10_Standard_GHRD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705861880731 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE10_Standard_GHRD.v(56) " "Output port \"HEX0\" at DE10_Standard_GHRD.v(56) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861880742 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE10_Standard_GHRD.v(57) " "Output port \"HEX1\" at DE10_Standard_GHRD.v(57) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861880742 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE10_Standard_GHRD.v(58) " "Output port \"HEX2\" at DE10_Standard_GHRD.v(58) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861880742 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE10_Standard_GHRD.v(59) " "Output port \"HEX3\" at DE10_Standard_GHRD.v(59) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861880742 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE10_Standard_GHRD.v(60) " "Output port \"HEX4\" at DE10_Standard_GHRD.v(60) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861880742 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE10_Standard_GHRD.v(61) " "Output port \"HEX5\" at DE10_Standard_GHRD.v(61) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861880742 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_Standard_GHRD.v(66) " "Output port \"DRAM_ADDR\" at DE10_Standard_GHRD.v(66) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861880742 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_Standard_GHRD.v(67) " "Output port \"DRAM_BA\" at DE10_Standard_GHRD.v(67) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861880742 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE10_Standard_GHRD.v(87) " "Output port \"VGA_R\" at DE10_Standard_GHRD.v(87) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861880742 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE10_Standard_GHRD.v(88) " "Output port \"VGA_G\" at DE10_Standard_GHRD.v(88) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861880742 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE10_Standard_GHRD.v(89) " "Output port \"VGA_B\" at DE10_Standard_GHRD.v(89) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861880743 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_Standard_GHRD.v(64) " "Output port \"DRAM_CLK\" at DE10_Standard_GHRD.v(64) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861880743 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_Standard_GHRD.v(65) " "Output port \"DRAM_CKE\" at DE10_Standard_GHRD.v(65) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861880743 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_Standard_GHRD.v(69) " "Output port \"DRAM_LDQM\" at DE10_Standard_GHRD.v(69) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861880743 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_Standard_GHRD.v(70) " "Output port \"DRAM_UDQM\" at DE10_Standard_GHRD.v(70) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861880743 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_Standard_GHRD.v(71) " "Output port \"DRAM_CS_N\" at DE10_Standard_GHRD.v(71) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861880743 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_Standard_GHRD.v(72) " "Output port \"DRAM_WE_N\" at DE10_Standard_GHRD.v(72) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861880743 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_Standard_GHRD.v(73) " "Output port \"DRAM_CAS_N\" at DE10_Standard_GHRD.v(73) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861880743 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_Standard_GHRD.v(74) " "Output port \"DRAM_RAS_N\" at DE10_Standard_GHRD.v(74) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861880743 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE10_Standard_GHRD.v(81) " "Output port \"TD_RESET_N\" at DE10_Standard_GHRD.v(81) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861880743 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK DE10_Standard_GHRD.v(84) " "Output port \"VGA_CLK\" at DE10_Standard_GHRD.v(84) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861880743 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE10_Standard_GHRD.v(85) " "Output port \"VGA_HS\" at DE10_Standard_GHRD.v(85) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861880743 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE10_Standard_GHRD.v(86) " "Output port \"VGA_VS\" at DE10_Standard_GHRD.v(86) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861880743 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N DE10_Standard_GHRD.v(90) " "Output port \"VGA_BLANK_N\" at DE10_Standard_GHRD.v(90) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861880743 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE10_Standard_GHRD.v(91) " "Output port \"VGA_SYNC_N\" at DE10_Standard_GHRD.v(91) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861880743 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE10_Standard_GHRD.v(95) " "Output port \"AUD_XCK\" at DE10_Standard_GHRD.v(95) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861880743 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE10_Standard_GHRD.v(99) " "Output port \"AUD_DACDAT\" at DE10_Standard_GHRD.v(99) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861880743 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE10_Standard_GHRD.v(108) " "Output port \"ADC_SCLK\" at DE10_Standard_GHRD.v(108) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861880743 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE10_Standard_GHRD.v(110) " "Output port \"ADC_DIN\" at DE10_Standard_GHRD.v(110) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861880743 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST DE10_Standard_GHRD.v(111) " "Output port \"ADC_CONVST\" at DE10_Standard_GHRD.v(111) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861880743 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK DE10_Standard_GHRD.v(114) " "Output port \"FPGA_I2C_SCLK\" at DE10_Standard_GHRD.v(114) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861880743 "|DE10_Standard_GHRD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE10_Standard_GHRD.v(204) " "Output port \"IRDA_TXD\" at DE10_Standard_GHRD.v(204) has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 204 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861880743 "|DE10_Standard_GHRD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "DE10_Standard_GHRD.v" "u0" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861880861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_FPGA_Mem_A soc_system:u0\|soc_system_FPGA_Mem_A:fpga_mem_a " "Elaborating entity \"soc_system_FPGA_Mem_A\" for hierarchy \"soc_system:u0\|soc_system_FPGA_Mem_A:fpga_mem_a\"" {  } { { "soc_system/synthesis/soc_system.v" "fpga_mem_a" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861880969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_FPGA_Mem_A:fpga_mem_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_FPGA_Mem_A:fpga_mem_a\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_FPGA_Mem_A.v" "the_altsyncram" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_FPGA_Mem_A.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861881039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_FPGA_Mem_A:fpga_mem_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_FPGA_Mem_A:fpga_mem_a\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_FPGA_Mem_A.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_FPGA_Mem_A.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861881058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_FPGA_Mem_A:fpga_mem_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_FPGA_Mem_A:fpga_mem_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861881059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861881059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861881059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861881059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_FPGA_Mem_A.hex " "Parameter \"init_file\" = \"soc_system_FPGA_Mem_A.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861881059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861881059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861881059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861881059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861881059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861881059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861881059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861881059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861881059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861881059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861881059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 256 " "Parameter \"width_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861881059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861881059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 32 " "Parameter \"width_byteena_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861881059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861881059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861881059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861881059 ""}  } { { "soc_system/synthesis/submodules/soc_system_FPGA_Mem_A.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_FPGA_Mem_A.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705861881059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4392.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4392.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4392 " "Found entity 1: altsyncram_4392" {  } { { "db/altsyncram_4392.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/altsyncram_4392.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861881148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861881148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4392 soc_system:u0\|soc_system_FPGA_Mem_A:fpga_mem_a\|altsyncram:the_altsyncram\|altsyncram_4392:auto_generated " "Elaborating entity \"altsyncram_4392\" for hierarchy \"soc_system:u0\|soc_system_FPGA_Mem_A:fpga_mem_a\|altsyncram:the_altsyncram\|altsyncram_4392:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861881149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_FPGA_Mem_B soc_system:u0\|soc_system_FPGA_Mem_B:fpga_mem_b " "Elaborating entity \"soc_system_FPGA_Mem_B\" for hierarchy \"soc_system:u0\|soc_system_FPGA_Mem_B:fpga_mem_b\"" {  } { { "soc_system/synthesis/soc_system.v" "fpga_mem_b" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861882467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_FPGA_Mem_B:fpga_mem_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_FPGA_Mem_B:fpga_mem_b\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_FPGA_Mem_B.v" "the_altsyncram" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_FPGA_Mem_B.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861882493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_FPGA_Mem_B:fpga_mem_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_FPGA_Mem_B:fpga_mem_b\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_FPGA_Mem_B.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_FPGA_Mem_B.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861882508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_FPGA_Mem_B:fpga_mem_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_FPGA_Mem_B:fpga_mem_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861882508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861882508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861882508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861882508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_FPGA_Mem_B.hex " "Parameter \"init_file\" = \"soc_system_FPGA_Mem_B.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861882508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861882508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861882508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861882508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861882508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861882508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861882508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861882508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861882508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861882508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861882508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 256 " "Parameter \"width_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861882508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861882508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 32 " "Parameter \"width_byteena_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861882508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861882508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861882508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861882508 ""}  } { { "soc_system/synthesis/submodules/soc_system_FPGA_Mem_B.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_FPGA_Mem_B.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705861882508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5392.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5392.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5392 " "Found entity 1: altsyncram_5392" {  } { { "db/altsyncram_5392.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/altsyncram_5392.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861882578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861882578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5392 soc_system:u0\|soc_system_FPGA_Mem_B:fpga_mem_b\|altsyncram:the_altsyncram\|altsyncram_5392:auto_generated " "Elaborating entity \"altsyncram_5392\" for hierarchy \"soc_system:u0\|soc_system_FPGA_Mem_B:fpga_mem_b\|altsyncram:the_altsyncram\|altsyncram_5392:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861882579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_FPGA_Mem_C soc_system:u0\|soc_system_FPGA_Mem_C:fpga_mem_c " "Elaborating entity \"soc_system_FPGA_Mem_C\" for hierarchy \"soc_system:u0\|soc_system_FPGA_Mem_C:fpga_mem_c\"" {  } { { "soc_system/synthesis/soc_system.v" "fpga_mem_c" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861883645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_FPGA_Mem_C:fpga_mem_c\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_FPGA_Mem_C:fpga_mem_c\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_FPGA_Mem_C.v" "the_altsyncram" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_FPGA_Mem_C.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861883672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_FPGA_Mem_C:fpga_mem_c\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_FPGA_Mem_C:fpga_mem_c\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_FPGA_Mem_C.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_FPGA_Mem_C.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861883688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_FPGA_Mem_C:fpga_mem_c\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_FPGA_Mem_C:fpga_mem_c\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861883688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861883688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861883688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861883688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_FPGA_Mem_C.hex " "Parameter \"init_file\" = \"soc_system_FPGA_Mem_C.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861883688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861883688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861883688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861883688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861883688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861883688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861883688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861883688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861883688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861883688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861883688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 256 " "Parameter \"width_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861883688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861883688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 32 " "Parameter \"width_byteena_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861883688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861883688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861883688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861883688 ""}  } { { "soc_system/synthesis/submodules/soc_system_FPGA_Mem_C.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_FPGA_Mem_C.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705861883688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6392.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6392.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6392 " "Found entity 1: altsyncram_6392" {  } { { "db/altsyncram_6392.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/altsyncram_6392.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861883758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861883758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6392 soc_system:u0\|soc_system_FPGA_Mem_C:fpga_mem_c\|altsyncram:the_altsyncram\|altsyncram_6392:auto_generated " "Elaborating entity \"altsyncram_6392\" for hierarchy \"soc_system:u0\|soc_system_FPGA_Mem_C:fpga_mem_c\|altsyncram:the_altsyncram\|altsyncram_6392:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861883759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_Instruction_Mem soc_system:u0\|soc_system_Instruction_Mem:instruction_mem " "Elaborating entity \"soc_system_Instruction_Mem\" for hierarchy \"soc_system:u0\|soc_system_Instruction_Mem:instruction_mem\"" {  } { { "soc_system/synthesis/soc_system.v" "instruction_mem" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861884820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_Instruction_Mem:instruction_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_Instruction_Mem:instruction_mem\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_Instruction_Mem.v" "the_altsyncram" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_Instruction_Mem.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861884835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_Instruction_Mem:instruction_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_Instruction_Mem:instruction_mem\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_Instruction_Mem.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_Instruction_Mem.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861884847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_Instruction_Mem:instruction_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_Instruction_Mem:instruction_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861884848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861884848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861884848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861884848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_Instruction_Mem.hex " "Parameter \"init_file\" = \"soc_system_Instruction_Mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861884848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861884848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861884848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861884848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861884848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861884848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861884848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861884848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861884848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861884848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861884848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861884848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861884848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861884848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861884848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861884848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861884848 ""}  } { { "soc_system/synthesis/submodules/soc_system_Instruction_Mem.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_Instruction_Mem.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705861884848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5bb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5bb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5bb2 " "Found entity 1: altsyncram_5bb2" {  } { { "db/altsyncram_5bb2.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/altsyncram_5bb2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861884894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861884894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5bb2 soc_system:u0\|soc_system_Instruction_Mem:instruction_mem\|altsyncram:the_altsyncram\|altsyncram_5bb2:auto_generated " "Elaborating entity \"altsyncram_5bb2\" for hierarchy \"soc_system:u0\|soc_system_Instruction_Mem:instruction_mem\|altsyncram:the_altsyncram\|altsyncram_5bb2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861884895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861884990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861885051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861885111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861885127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861885150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861885194 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705861885195 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861885195 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861885204 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861885207 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861885252 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1705861885255 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705861885256 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705861885262 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861885262 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861885341 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705861885341 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705861885342 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861885352 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861885361 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861885361 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861885361 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705861885361 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861885383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861885463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861885503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861885518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861885537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861885566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861885576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861885576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861885576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861885576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861885576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861885576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861885576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861885576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861885576 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705861885576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861885615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861885615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861885616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861885627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861885638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861885653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861885871 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1705861885873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861885883 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705861885913 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705861885913 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705861885913 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705861885913 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705861885913 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705861885914 "|DE10_Standard_GHRD|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861886293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861886303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_led_pio soc_system:u0\|soc_system_led_pio:led_pio " "Elaborating entity \"soc_system_led_pio\" for hierarchy \"soc_system:u0\|soc_system_led_pio:led_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "led_pio" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861886314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861886323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fpga_mem_a_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fpga_mem_a_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_mem_a_s1_translator" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861886697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861886723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861886762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fpga_mem_a_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fpga_mem_a_s1_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_mem_a_s1_agent" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861886783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fpga_mem_a_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fpga_mem_a_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861886816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fpga_mem_a_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fpga_mem_a_s1_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_mem_a_s1_agent_rsp_fifo" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861886836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fpga_mem_a_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fpga_mem_a_s1_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_mem_a_s1_agent_rdata_fifo" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861886893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861886945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861886972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861886982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861886996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_axi_master_wr_limiter" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fpga_mem_a_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fpga_mem_a_s1_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_mem_a_s1_burst_adapter" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fpga_mem_a_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fpga_mem_a_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fpga_mem_a_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fpga_mem_a_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fpga_mem_a_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fpga_mem_a_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fpga_mem_a_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fpga_mem_a_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fpga_mem_a_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fpga_mem_a_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fpga_mem_a_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fpga_mem_a_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_1" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "led_pio_s1_translator" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:instruction_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:instruction_mem_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "instruction_mem_s1_translator" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_agent" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:led_pio_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:led_pio_s1_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "led_pio_s1_agent" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:led_pio_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:led_pio_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "led_pio_s1_agent_rsp_fifo" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "led_pio_s1_agent_rdata_fifo" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_1_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_002" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "led_pio_s1_burst_adapter" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:led_pio_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861887989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861888004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861888030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861888043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "arb" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861888060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "avalon_st_adapter" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861888074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861888084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861888096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861888104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861888116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861888125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller_001" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861888132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_inst " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_inst\"" {  } { { "DE10_Standard_GHRD.v" "debounce_inst" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861888144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_reset hps_reset:hps_reset_inst " "Elaborating entity \"hps_reset\" for hierarchy \"hps_reset:hps_reset_inst\"" {  } { { "DE10_Standard_GHRD.v" "hps_reset_inst" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861888168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861888184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861888191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861888191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id RST " "Parameter \"instance_id\" = \"RST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861888191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861888191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861888191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861888191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861888191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 3 " "Parameter \"source_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861888191 ""}  } { { "ip/altsource_probe/hps_reset.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705861888191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861888714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861888883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsource_probe.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861888950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsource_probe_body.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861888959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsource_probe_body.vhd" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_cold_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_cold_reset\"" {  } { { "DE10_Standard_GHRD.v" "pulse_cold_reset" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_warm_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_warm_reset\"" {  } { { "DE10_Standard_GHRD.v" "pulse_warm_reset" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_debug_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_debug_reset\"" {  } { { "DE10_Standard_GHRD.v" "pulse_debug_reset" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatMem_unpack MatMem_unpack:RTL " "Elaborating entity \"MatMem_unpack\" for hierarchy \"MatMem_unpack:RTL\"" {  } { { "DE10_Standard_GHRD.v" "RTL" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889178 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 11 basic_func.sv(356) " "Verilog HDL assignment warning at basic_func.sv(356): truncated value with size 14 to match size of target (11)" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705861889185 "|DE10_Standard_GHRD|MatMem_unpack:RTL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 11 basic_func.sv(364) " "Verilog HDL assignment warning at basic_func.sv(364): truncated value with size 14 to match size of target (11)" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705861889186 "|DE10_Standard_GHRD|MatMem_unpack:RTL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 11 basic_func.sv(372) " "Verilog HDL assignment warning at basic_func.sv(372): truncated value with size 14 to match size of target (11)" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705861889186 "|DE10_Standard_GHRD|MatMem_unpack:RTL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 10 basic_func.sv(380) " "Verilog HDL assignment warning at basic_func.sv(380): truncated value with size 14 to match size of target (10)" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705861889186 "|DE10_Standard_GHRD|MatMem_unpack:RTL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 32 basic_func.sv(385) " "Verilog HDL assignment warning at basic_func.sv(385): truncated value with size 256 to match size of target (32)" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705861889186 "|DE10_Standard_GHRD|MatMem_unpack:RTL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatMem MatMem_unpack:RTL\|MatMem:MM " "Elaborating entity \"MatMem\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\"" {  } { { "basic_func.sv" "MM" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889230 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memA_Mul.address 0 basic_func.sv(180) " "Net \"memA_Mul.address\" at basic_func.sv(180) has no driver or initial value, using a default initial value '0'" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 180 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705861889258 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memA_Mul.writedata 0 basic_func.sv(180) " "Net \"memA_Mul.writedata\" at basic_func.sv(180) has no driver or initial value, using a default initial value '0'" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 180 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705861889258 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memB_Mul.address 0 basic_func.sv(180) " "Net \"memB_Mul.address\" at basic_func.sv(180) has no driver or initial value, using a default initial value '0'" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 180 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705861889258 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memB_Mul.writedata 0 basic_func.sv(180) " "Net \"memB_Mul.writedata\" at basic_func.sv(180) has no driver or initial value, using a default initial value '0'" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 180 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705861889258 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memRes_Mul.address 0 basic_func.sv(180) " "Net \"memRes_Mul.address\" at basic_func.sv(180) has no driver or initial value, using a default initial value '0'" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 180 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705861889258 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memRes_Mul.writedata 0 basic_func.sv(180) " "Net \"memRes_Mul.writedata\" at basic_func.sv(180) has no driver or initial value, using a default initial value '0'" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 180 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705861889258 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memA_Mul.read 0 basic_func.sv(180) " "Net \"memA_Mul.read\" at basic_func.sv(180) has no driver or initial value, using a default initial value '0'" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 180 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705861889258 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memA_Mul.write 0 basic_func.sv(180) " "Net \"memA_Mul.write\" at basic_func.sv(180) has no driver or initial value, using a default initial value '0'" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 180 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705861889258 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memB_Mul.read 0 basic_func.sv(180) " "Net \"memB_Mul.read\" at basic_func.sv(180) has no driver or initial value, using a default initial value '0'" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 180 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705861889258 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memB_Mul.write 0 basic_func.sv(180) " "Net \"memB_Mul.write\" at basic_func.sv(180) has no driver or initial value, using a default initial value '0'" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 180 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705861889258 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memRes_Mul.read 0 basic_func.sv(180) " "Net \"memRes_Mul.read\" at basic_func.sv(180) has no driver or initial value, using a default initial value '0'" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 180 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705861889259 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memRes_Mul.write 0 basic_func.sv(180) " "Net \"memRes_Mul.write\" at basic_func.sv(180) has no driver or initial value, using a default initial value '0'" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 180 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705861889259 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MatMul_done 0 basic_func.sv(183) " "Net \"MatMul_done\" at basic_func.sv(183) has no driver or initial value, using a default initial value '0'" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 183 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705861889259 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "readdataA_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"readdataA_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1705861889296 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "readdataB_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"readdataB_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1705861889296 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "dataRes " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"dataRes\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1705861889296 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "dataRes_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"dataRes_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1705861889296 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "dataRes_Add " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"dataRes_Add\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1705861889296 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "dataRes_ScalMul " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"dataRes_ScalMul\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1705861889297 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "dataRes_Div " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"dataRes_Div\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1705861889297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM MatMem_unpack:RTL\|MatMem:MM\|FSM:fsm " "Elaborating entity \"FSM\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|FSM:fsm\"" {  } { { "basic_func.sv" "fsm" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889339 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 8 basic_func.sv(33) " "Verilog HDL assignment warning at basic_func.sv(33): truncated value with size 14 to match size of target (8)" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705861889342 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM|FSM:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 basic_func.sv(78) " "Verilog HDL assignment warning at basic_func.sv(78): truncated value with size 32 to match size of target (14)" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705861889343 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM|FSM:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 basic_func.sv(79) " "Verilog HDL assignment warning at basic_func.sv(79): truncated value with size 32 to match size of target (14)" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705861889343 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM|FSM:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 basic_func.sv(112) " "Verilog HDL assignment warning at basic_func.sv(112): truncated value with size 32 to match size of target (14)" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705861889346 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM|FSM:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 basic_func.sv(113) " "Verilog HDL assignment warning at basic_func.sv(113): truncated value with size 32 to match size of target (14)" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705861889346 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM|FSM:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 basic_func.sv(123) " "Verilog HDL assignment warning at basic_func.sv(123): truncated value with size 32 to match size of target (14)" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705861889346 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM|FSM:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 basic_func.sv(124) " "Verilog HDL assignment warning at basic_func.sv(124): truncated value with size 32 to match size of target (14)" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705861889346 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM|FSM:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 basic_func.sv(144) " "Verilog HDL assignment warning at basic_func.sv(144): truncated value with size 32 to match size of target (14)" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705861889346 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM|FSM:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 basic_func.sv(152) " "Verilog HDL assignment warning at basic_func.sv(152): truncated value with size 32 to match size of target (14)" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705861889347 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM|FSM:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 basic_func.sv(153) " "Verilog HDL assignment warning at basic_func.sv(153): truncated value with size 32 to match size of target (14)" {  } { { "basic_func.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705861889347 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM|FSM:fsm"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "dataRes " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"dataRes\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1705861889400 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "dataRes " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"dataRes\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1705861889401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter MatMem_unpack:RTL\|MatMem:MM\|FSM:fsm\|Counter:read_count " "Elaborating entity \"Counter\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|FSM:fsm\|Counter:read_count\"" {  } { { "basic_func.sv" "read_count" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889435 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 library.sv(35) " "Verilog HDL assignment warning at library.sv(35): truncated value with size 32 to match size of target (14)" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/library.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705861889435 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM|FSM:fsm|Counter:read_count"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 library.sv(37) " "Verilog HDL assignment warning at library.sv(37): truncated value with size 32 to match size of target (14)" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/library.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705861889436 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM|FSM:fsm|Counter:read_count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter MatMem_unpack:RTL\|MatMem:MM\|FSM:fsm\|Counter:compute " "Elaborating entity \"Counter\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|FSM:fsm\|Counter:compute\"" {  } { { "basic_func.sv" "compute" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889445 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 library.sv(35) " "Verilog HDL assignment warning at library.sv(35): truncated value with size 32 to match size of target (4)" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/library.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705861889446 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM|FSM:fsm|Counter:compute"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 library.sv(37) " "Verilog HDL assignment warning at library.sv(37): truncated value with size 32 to match size of target (4)" {  } { { "library.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/library.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705861889446 "|DE10_Standard_GHRD|MatMem_unpack:RTL|MatMem:MM|FSM:fsm|Counter:compute"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register MatMem_unpack:RTL\|MatMem:MM\|FSM:fsm\|Register:reg_op " "Elaborating entity \"Register\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|FSM:fsm\|Register:reg_op\"" {  } { { "basic_func.sv" "reg_op" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register MatMem_unpack:RTL\|MatMem:MM\|Register:reg_scalar " "Elaborating entity \"Register\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|Register:reg_scalar\"" {  } { { "basic_func.sv" "reg_scalar" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatAdd MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add " "Elaborating entity \"MatAdd\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\"" {  } { { "basic_func.sv" "multiple_reg\[0\].multiple_bandwidth\[0\].add" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add " "Elaborating entity \"add_cycle_7_area\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\"" {  } { { "basic_func.sv" "add" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altfp_add_sub_6gl MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component " "Elaborating entity \"add_cycle_7_area_altfp_add_sub_6gl\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\"" {  } { { "add_cycle_7_area.v" "add_cycle_7_area_altfp_add_sub_6gl_component" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 2619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altbarrel_shift_ltd MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altbarrel_shift_ltd:lbarrel_shift " "Elaborating entity \"add_cycle_7_area_altbarrel_shift_ltd\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altbarrel_shift_ltd:lbarrel_shift\"" {  } { { "add_cycle_7_area.v" "lbarrel_shift" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altbarrel_shift_aeb MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altbarrel_shift_aeb:rbarrel_shift " "Elaborating entity \"add_cycle_7_area_altbarrel_shift_aeb\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altbarrel_shift_aeb:rbarrel_shift\"" {  } { { "add_cycle_7_area.v" "rbarrel_shift" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_qb6 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_qb6\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "add_cycle_7_area.v" "leading_zeroes_cnt" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_r08 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\|add_cycle_7_area_altpriority_encoder_r08:altpriority_encoder10 " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_r08\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\|add_cycle_7_area_altpriority_encoder_r08:altpriority_encoder10\"" {  } { { "add_cycle_7_area.v" "altpriority_encoder10" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_bv7 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\|add_cycle_7_area_altpriority_encoder_r08:altpriority_encoder10\|add_cycle_7_area_altpriority_encoder_bv7:altpriority_encoder12 " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_bv7\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\|add_cycle_7_area_altpriority_encoder_r08:altpriority_encoder10\|add_cycle_7_area_altpriority_encoder_bv7:altpriority_encoder12\"" {  } { { "add_cycle_7_area.v" "altpriority_encoder12" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_6v7 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\|add_cycle_7_area_altpriority_encoder_r08:altpriority_encoder10\|add_cycle_7_area_altpriority_encoder_bv7:altpriority_encoder12\|add_cycle_7_area_altpriority_encoder_6v7:altpriority_encoder14 " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_6v7\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\|add_cycle_7_area_altpriority_encoder_r08:altpriority_encoder10\|add_cycle_7_area_altpriority_encoder_bv7:altpriority_encoder12\|add_cycle_7_area_altpriority_encoder_6v7:altpriority_encoder14\"" {  } { { "add_cycle_7_area.v" "altpriority_encoder14" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_3v7 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\|add_cycle_7_area_altpriority_encoder_r08:altpriority_encoder10\|add_cycle_7_area_altpriority_encoder_bv7:altpriority_encoder12\|add_cycle_7_area_altpriority_encoder_6v7:altpriority_encoder14\|add_cycle_7_area_altpriority_encoder_3v7:altpriority_encoder16 " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_3v7\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\|add_cycle_7_area_altpriority_encoder_r08:altpriority_encoder10\|add_cycle_7_area_altpriority_encoder_bv7:altpriority_encoder12\|add_cycle_7_area_altpriority_encoder_6v7:altpriority_encoder14\|add_cycle_7_area_altpriority_encoder_3v7:altpriority_encoder16\"" {  } { { "add_cycle_7_area.v" "altpriority_encoder16" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_3e8 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\|add_cycle_7_area_altpriority_encoder_r08:altpriority_encoder10\|add_cycle_7_area_altpriority_encoder_bv7:altpriority_encoder12\|add_cycle_7_area_altpriority_encoder_6v7:altpriority_encoder14\|add_cycle_7_area_altpriority_encoder_3e8:altpriority_encoder17 " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_3e8\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\|add_cycle_7_area_altpriority_encoder_r08:altpriority_encoder10\|add_cycle_7_area_altpriority_encoder_bv7:altpriority_encoder12\|add_cycle_7_area_altpriority_encoder_6v7:altpriority_encoder14\|add_cycle_7_area_altpriority_encoder_3e8:altpriority_encoder17\"" {  } { { "add_cycle_7_area.v" "altpriority_encoder17" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_6e8 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\|add_cycle_7_area_altpriority_encoder_r08:altpriority_encoder10\|add_cycle_7_area_altpriority_encoder_bv7:altpriority_encoder12\|add_cycle_7_area_altpriority_encoder_6e8:altpriority_encoder15 " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_6e8\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\|add_cycle_7_area_altpriority_encoder_r08:altpriority_encoder10\|add_cycle_7_area_altpriority_encoder_bv7:altpriority_encoder12\|add_cycle_7_area_altpriority_encoder_6e8:altpriority_encoder15\"" {  } { { "add_cycle_7_area.v" "altpriority_encoder15" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_be8 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\|add_cycle_7_area_altpriority_encoder_r08:altpriority_encoder10\|add_cycle_7_area_altpriority_encoder_be8:altpriority_encoder13 " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_be8\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\|add_cycle_7_area_altpriority_encoder_r08:altpriority_encoder10\|add_cycle_7_area_altpriority_encoder_be8:altpriority_encoder13\"" {  } { { "add_cycle_7_area.v" "altpriority_encoder13" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_rf8 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\|add_cycle_7_area_altpriority_encoder_rf8:altpriority_encoder11 " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_rf8\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_qb6:leading_zeroes_cnt\|add_cycle_7_area_altpriority_encoder_rf8:altpriority_encoder11\"" {  } { { "add_cycle_7_area.v" "altpriority_encoder11" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_e48 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_e48\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "add_cycle_7_area.v" "trailing_zeros_cnt" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_fj8 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\|add_cycle_7_area_altpriority_encoder_fj8:altpriority_encoder24 " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_fj8\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\|add_cycle_7_area_altpriority_encoder_fj8:altpriority_encoder24\"" {  } { { "add_cycle_7_area.v" "altpriority_encoder24" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_vh8 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\|add_cycle_7_area_altpriority_encoder_fj8:altpriority_encoder24\|add_cycle_7_area_altpriority_encoder_vh8:altpriority_encoder26 " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_vh8\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\|add_cycle_7_area_altpriority_encoder_fj8:altpriority_encoder24\|add_cycle_7_area_altpriority_encoder_vh8:altpriority_encoder26\"" {  } { { "add_cycle_7_area.v" "altpriority_encoder26" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_qh8 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\|add_cycle_7_area_altpriority_encoder_fj8:altpriority_encoder24\|add_cycle_7_area_altpriority_encoder_vh8:altpriority_encoder26\|add_cycle_7_area_altpriority_encoder_qh8:altpriority_encoder28 " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_qh8\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\|add_cycle_7_area_altpriority_encoder_fj8:altpriority_encoder24\|add_cycle_7_area_altpriority_encoder_vh8:altpriority_encoder26\|add_cycle_7_area_altpriority_encoder_qh8:altpriority_encoder28\"" {  } { { "add_cycle_7_area.v" "altpriority_encoder28" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_nh8 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\|add_cycle_7_area_altpriority_encoder_fj8:altpriority_encoder24\|add_cycle_7_area_altpriority_encoder_vh8:altpriority_encoder26\|add_cycle_7_area_altpriority_encoder_qh8:altpriority_encoder28\|add_cycle_7_area_altpriority_encoder_nh8:altpriority_encoder30 " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_nh8\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\|add_cycle_7_area_altpriority_encoder_fj8:altpriority_encoder24\|add_cycle_7_area_altpriority_encoder_vh8:altpriority_encoder26\|add_cycle_7_area_altpriority_encoder_qh8:altpriority_encoder28\|add_cycle_7_area_altpriority_encoder_nh8:altpriority_encoder30\"" {  } { { "add_cycle_7_area.v" "altpriority_encoder30" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_f48 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\|add_cycle_7_area_altpriority_encoder_f48:altpriority_encoder25 " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_f48\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\|add_cycle_7_area_altpriority_encoder_f48:altpriority_encoder25\"" {  } { { "add_cycle_7_area.v" "altpriority_encoder25" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_v28 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\|add_cycle_7_area_altpriority_encoder_f48:altpriority_encoder25\|add_cycle_7_area_altpriority_encoder_v28:altpriority_encoder33 " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_v28\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\|add_cycle_7_area_altpriority_encoder_f48:altpriority_encoder25\|add_cycle_7_area_altpriority_encoder_v28:altpriority_encoder33\"" {  } { { "add_cycle_7_area.v" "altpriority_encoder33" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_q28 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\|add_cycle_7_area_altpriority_encoder_f48:altpriority_encoder25\|add_cycle_7_area_altpriority_encoder_v28:altpriority_encoder33\|add_cycle_7_area_altpriority_encoder_q28:altpriority_encoder35 " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_q28\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\|add_cycle_7_area_altpriority_encoder_f48:altpriority_encoder25\|add_cycle_7_area_altpriority_encoder_v28:altpriority_encoder33\|add_cycle_7_area_altpriority_encoder_q28:altpriority_encoder35\"" {  } { { "add_cycle_7_area.v" "altpriority_encoder35" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_cycle_7_area_altpriority_encoder_n28 MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\|add_cycle_7_area_altpriority_encoder_f48:altpriority_encoder25\|add_cycle_7_area_altpriority_encoder_v28:altpriority_encoder33\|add_cycle_7_area_altpriority_encoder_q28:altpriority_encoder35\|add_cycle_7_area_altpriority_encoder_n28:altpriority_encoder37 " "Elaborating entity \"add_cycle_7_area_altpriority_encoder_n28\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|add_cycle_7_area_altpriority_encoder_e48:trailing_zeros_cnt\|add_cycle_7_area_altpriority_encoder_f48:altpriority_encoder25\|add_cycle_7_area_altpriority_encoder_v28:altpriority_encoder33\|add_cycle_7_area_altpriority_encoder_q28:altpriority_encoder35\|add_cycle_7_area_altpriority_encoder_n28:altpriority_encoder37\"" {  } { { "add_cycle_7_area.v" "altpriority_encoder37" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub1\"" {  } { { "add_cycle_7_area.v" "add_sub1" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub1\"" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1840 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861889826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861889826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861889826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861889826 ""}  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1840 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705861889826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_soe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_soe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_soe " "Found entity 1: add_sub_soe" {  } { { "db/add_sub_soe.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/add_sub_soe.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861889864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861889864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_soe MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub1\|add_sub_soe:auto_generated " "Elaborating entity \"add_sub_soe\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub1\|add_sub_soe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub3\"" {  } { { "add_cycle_7_area.v" "add_sub3" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889881 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub3\"" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1890 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861889891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861889891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861889891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861889891 ""}  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1890 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705861889891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_poe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_poe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_poe " "Found entity 1: add_sub_poe" {  } { { "db/add_sub_poe.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/add_sub_poe.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861889929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861889929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_poe MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub3\|add_sub_poe:auto_generated " "Elaborating entity \"add_sub_poe\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub3\|add_sub_poe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub4\"" {  } { { "add_cycle_7_area.v" "add_sub4" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub4\"" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1907 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861889951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861889951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 28 " "Parameter \"lpm_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861889951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861889951 ""}  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1907 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705861889951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3oh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3oh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3oh " "Found entity 1: add_sub_3oh" {  } { { "db/add_sub_3oh.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/add_sub_3oh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861889991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861889991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3oh MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub4\|add_sub_3oh:auto_generated " "Elaborating entity \"add_sub_3oh\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub4\|add_sub_3oh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861889992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub6\"" {  } { { "add_cycle_7_area.v" "add_sub6" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub6\"" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1949 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890020 ""}  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1949 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705861890020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rne " "Found entity 1: add_sub_rne" {  } { { "db/add_sub_rne.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/add_sub_rne.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861890058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861890058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rne MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub6\|add_sub_rne:auto_generated " "Elaborating entity \"add_sub_rne\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub6\|add_sub_rne:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub7\"" {  } { { "add_cycle_7_area.v" "add_sub7" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub7\"" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1974 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890079 ""}  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 1974 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705861890079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pdi " "Found entity 1: add_sub_pdi" {  } { { "db/add_sub_pdi.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/add_sub_pdi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861890117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861890117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pdi MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub7\|add_sub_pdi:auto_generated " "Elaborating entity \"add_sub_pdi\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub7\|add_sub_pdi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub8\"" {  } { { "add_cycle_7_area.v" "add_sub8" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 2000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub8\"" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 2000 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890138 ""}  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 2000 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705861890138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ape.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ape.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ape " "Found entity 1: add_sub_ape" {  } { { "db/add_sub_ape.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/add_sub_ape.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861890176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861890176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ape MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub8\|add_sub_ape:auto_generated " "Elaborating entity \"add_sub_ape\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_add_sub:add_sub8\|add_sub_ape:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "add_cycle_7_area.v" "trailing_zeros_limit_comparator" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 2051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 2051 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890212 ""}  } { { "add_cycle_7_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/add_cycle_7_area.v" 2051 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705861890212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e7g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e7g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e7g " "Found entity 1: cmpr_e7g" {  } { { "db/cmpr_e7g.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/cmpr_e7g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861890249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861890249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e7g MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_e7g:auto_generated " "Elaborating entity \"cmpr_e7g\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatAdd:multiple_reg\[0\].multiple_bandwidth\[0\].add\|add_cycle_7_area:add\|add_cycle_7_area_altfp_add_sub_6gl:add_cycle_7_area_altfp_add_sub_6gl_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_e7g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatScalMul MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult " "Elaborating entity \"MatScalMul\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\"" {  } { { "basic_func.sv" "multiple_reg\[0\].multiple_bandwidth\[0\].mult" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_cycle_5 MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult " "Elaborating entity \"mult_cycle_5\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\"" {  } { { "basic_func.sv" "mult" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_cycle_5_altfp_mult_maq MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component " "Elaborating entity \"mult_cycle_5_altfp_mult_maq\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\"" {  } { { "mult_cycle_5.v" "mult_cycle_5_altfp_mult_maq_component" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_add_adder\"" {  } { { "mult_cycle_5.v" "exp_add_adder" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_add_adder\"" {  } { { "mult_cycle_5.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 416 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890320 ""}  } { { "mult_cycle_5.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 416 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705861890320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_a9e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_a9e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_a9e " "Found entity 1: add_sub_a9e" {  } { { "db/add_sub_a9e.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/add_sub_a9e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861890358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861890358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_a9e MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_add_adder\|add_sub_a9e:auto_generated " "Elaborating entity \"add_sub_a9e\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_add_adder\|add_sub_a9e:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "mult_cycle_5.v" "exp_adj_adder" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "mult_cycle_5.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 440 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890379 ""}  } { { "mult_cycle_5.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 440 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705861890379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kka " "Found entity 1: add_sub_kka" {  } { { "db/add_sub_kka.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/add_sub_kka.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861890419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861890419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kka MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_adj_adder\|add_sub_kka:auto_generated " "Elaborating entity \"add_sub_kka\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_adj_adder\|add_sub_kka:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "mult_cycle_5.v" "exp_bias_subtr" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "mult_cycle_5.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 463 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890439 ""}  } { { "mult_cycle_5.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 463 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705861890439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_idg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_idg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_idg " "Found entity 1: add_sub_idg" {  } { { "db/add_sub_idg.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/add_sub_idg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861890476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861890476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_idg MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated " "Elaborating entity \"add_sub_idg\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:man_round_adder\"" {  } { { "mult_cycle_5.v" "man_round_adder" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:man_round_adder\"" {  } { { "mult_cycle_5.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 489 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890496 ""}  } { { "mult_cycle_5.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 489 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705861890496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bmb " "Found entity 1: add_sub_bmb" {  } { { "db/add_sub_bmb.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/add_sub_bmb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861890536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861890536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bmb MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:man_round_adder\|add_sub_bmb:auto_generated " "Elaborating entity \"add_sub_bmb\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_add_sub:man_round_adder\|add_sub_bmb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_mult:man_product2_mult\"" {  } { { "mult_cycle_5.v" "man_product2_mult" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_mult:man_product2_mult\"" {  } { { "mult_cycle_5.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 511 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890574 ""}  } { { "mult_cycle_5.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/mult_cycle_5.v" 511 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705861890574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ncs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ncs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ncs " "Found entity 1: mult_ncs" {  } { { "db/mult_ncs.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/mult_ncs.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861890613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861890613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ncs MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_mult:man_product2_mult\|mult_ncs:auto_generated " "Elaborating entity \"mult_ncs\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[0\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|lpm_mult:man_product2_mult\|mult_ncs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatDiv MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div " "Elaborating entity \"MatDiv\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\"" {  } { { "basic_func.sv" "multiple_reg\[0\].multiple_bandwidth\[0\].div" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_cycle_6_area MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div " "Elaborating entity \"div_cycle_6_area\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\"" {  } { { "basic_func.sv" "div" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/basic_func.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_cycle_6_area_altfp_div_9el MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component " "Elaborating entity \"div_cycle_6_area_altfp_div_9el\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\"" {  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "div_cycle_6_area_altfp_div_9el_component" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_cycle_6_area_altfp_div_pst_jqj MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1 " "Elaborating entity \"div_cycle_6_area_altfp_div_pst_jqj\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\"" {  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "altfp_div_pst1" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 1079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborating entity \"altsyncram\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "altsyncram3" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 255 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|altsyncram:altsyncram3 " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|altsyncram:altsyncram3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file div_cycle_6_area.hex " "Parameter \"init_file\" = \"div_cycle_6_area.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890726 ""}  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 255 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705861890726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3501.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3501.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3501 " "Found entity 1: altsyncram_3501" {  } { { "db/altsyncram_3501.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/altsyncram_3501.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861890769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861890769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3501 MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_3501:auto_generated " "Elaborating entity \"altsyncram_3501\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_3501:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborating entity \"lpm_add_sub\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "bias_addition" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 723 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_add_sub:bias_addition " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_add_sub:bias_addition\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890811 ""}  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 723 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705861890811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mhi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mhi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mhi " "Found entity 1: add_sub_mhi" {  } { { "db/add_sub_mhi.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/add_sub_mhi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861890852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861890852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mhi MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_mhi:auto_generated " "Elaborating entity \"add_sub_mhi\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_mhi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "exp_sub" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 749 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_add_sub:exp_sub " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_add_sub:exp_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890873 ""}  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 749 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705861890873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3mh " "Found entity 1: add_sub_3mh" {  } { { "db/add_sub_3mh.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/add_sub_3mh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861890912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861890912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3mh MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_3mh:auto_generated " "Elaborating entity \"add_sub_3mh\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_3mh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborating entity \"lpm_add_sub\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "quotient_process" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 775 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_add_sub:quotient_process " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_add_sub:quotient_process\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890936 ""}  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 775 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705861890936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3bf " "Found entity 1: add_sub_3bf" {  } { { "db/add_sub_3bf.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/add_sub_3bf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861890975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861890975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3bf MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_3bf:auto_generated " "Elaborating entity \"add_sub_3bf\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_3bf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "remainder_sub_0" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 800 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861890996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 50 " "Parameter \"lpm_width\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861890996 ""}  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 800 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705861890996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_b1f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_b1f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_b1f " "Found entity 1: add_sub_b1f" {  } { { "db/add_sub_b1f.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/add_sub_b1f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861891035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861891035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_b1f MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_b1f:auto_generated " "Elaborating entity \"add_sub_b1f\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_b1f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861891036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "cmpr2" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861891047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 826 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861891057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_compare:cmpr2 " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861891058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 23 " "Parameter \"lpm_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861891058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861891058 ""}  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 826 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705861891058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5gg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5gg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5gg " "Found entity 1: cmpr_5gg" {  } { { "db/cmpr_5gg.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/cmpr_5gg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861891096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861891096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5gg MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_5gg:auto_generated " "Elaborating entity \"cmpr_5gg\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_5gg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861891097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "a1_prod" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861891108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 848 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861891117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_mult:a1_prod " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_mult:a1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861891118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861891118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 25 " "Parameter \"lpm_widtha\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861891118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 10 " "Parameter \"lpm_widthb\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861891118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 35 " "Parameter \"lpm_widthp\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861891118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861891118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861891118 ""}  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 848 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705861891118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_k5s.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_k5s.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_k5s " "Found entity 1: mult_k5s" {  } { { "db/mult_k5s.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/mult_k5s.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861891160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861891160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_k5s MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_mult:a1_prod\|mult_k5s:auto_generated " "Elaborating entity \"mult_k5s\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_mult:a1_prod\|mult_k5s:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861891161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "b1_prod" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861891176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 874 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861891186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_mult:b1_prod " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_mult:b1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861891186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861891186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861891186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 10 " "Parameter \"lpm_widthb\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861891186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 34 " "Parameter \"lpm_widthp\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861891186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861891186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861891186 ""}  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 874 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705861891186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i5s.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i5s.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i5s " "Found entity 1: mult_i5s" {  } { { "db/mult_i5s.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/mult_i5s.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861891231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861891231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_i5s MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_mult:b1_prod\|mult_i5s:auto_generated " "Elaborating entity \"mult_i5s\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_mult:b1_prod\|mult_i5s:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861891233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "q_partial_0" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861891248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 900 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861891258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_mult:q_partial_0 " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_mult:q_partial_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861891258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861891258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 17 " "Parameter \"lpm_widtha\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861891258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 17 " "Parameter \"lpm_widthb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861891258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 34 " "Parameter \"lpm_widthp\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861891258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861891258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861891258 ""}  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 900 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705861891258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_r5s.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_r5s.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_r5s " "Found entity 1: mult_r5s" {  } { { "db/mult_r5s.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/mult_r5s.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861891300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861891300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_r5s MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_r5s:auto_generated " "Elaborating entity \"mult_r5s\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_r5s:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861891301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "remainder_mult_0" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861891323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 952 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861891333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_mult:remainder_mult_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861891333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861891333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 34 " "Parameter \"lpm_widtha\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861891333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 17 " "Parameter \"lpm_widthb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861891333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 51 " "Parameter \"lpm_widthp\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861891333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861891333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861891333 ""}  } { { "../Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/Quartus_FP_IP/div_FP/div_cycle_6_area/div_cycle_6_area.v" 952 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705861891333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p5s.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p5s.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p5s " "Found entity 1: mult_p5s" {  } { { "db/mult_p5s.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/mult_p5s.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861891380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861891380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_p5s MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_p5s:auto_generated " "Elaborating entity \"mult_p5s\" for hierarchy \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[0\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_p5s:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/16.1.2/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861891382 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "probe altsource_probe_component 1 2 " "Port \"probe\" on the entity instantiation of \"altsource_probe_component\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1705861896870 "|DE10_Standard_GHRD|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1705861898809 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.01.21.13:31:42 Progress: Loading slda7f67b63/alt_sld_fab_wrapper_hw.tcl " "2024.01.21.13:31:42 Progress: Loading slda7f67b63/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861902395 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861904403 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861904552 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861905506 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861905668 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861905831 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861906008 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861906014 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861906015 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1705861906694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda7f67b63/alt_sld_fab.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/ip/slda7f67b63/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861907008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861907008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861907126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861907126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861907128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861907128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861907227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861907227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861907350 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861907350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861907350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/ip/slda7f67b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861907458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861907458 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861916548 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[7\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|sign_pipe_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[7\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|sign_pipe_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705861929496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705861929496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705861929496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705861929496 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861929496 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[7\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|sign_node_ff0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[7\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|sign_node_ff0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705861929496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705861929496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705861929496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705861929496 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861929496 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[7\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|exp_result_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[7\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|exp_result_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705861929496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705861929496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 64 " "Parameter WIDTH set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705861929496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705861929496 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861929496 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[7\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|a_is_infinity_dffe_2_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[7\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|a_is_infinity_dffe_2_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705861929496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705861929496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 176 " "Parameter WIDTH set to 176" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705861929496 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1705861929496 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861929496 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1705861929496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[7\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|altshift_taps:sign_pipe_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[7\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|altshift_taps:sign_pipe_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861929885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[7\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|altshift_taps:sign_pipe_dffe_0_rtl_0 " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[7\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|altshift_taps:sign_pipe_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861929885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861929885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861929885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861929885 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705861929885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_vuu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_vuu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_vuu " "Found entity 1: shift_taps_vuu" {  } { { "db/shift_taps_vuu.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/shift_taps_vuu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861929924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861929924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nr91 " "Found entity 1: altsyncram_nr91" {  } { { "db/altsyncram_nr91.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/altsyncram_nr91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861929976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861929976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_shf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_shf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_shf " "Found entity 1: cntr_shf" {  } { { "db/cntr_shf.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/cntr_shf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861930035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861930035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/cmpr_b9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861930079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861930079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[7\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|altshift_taps:sign_node_ff0_rtl_0 " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[7\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|altshift_taps:sign_node_ff0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861930303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[7\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|altshift_taps:sign_node_ff0_rtl_0 " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatScalMul:multiple_reg\[0\].multiple_bandwidth\[7\].mult\|mult_cycle_5:mult\|mult_cycle_5_altfp_mult_maq:mult_cycle_5_altfp_mult_maq_component\|altshift_taps:sign_node_ff0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861930303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861930303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861930303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861930303 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705861930303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_0vu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_0vu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_0vu " "Found entity 1: shift_taps_0vu" {  } { { "db/shift_taps_0vu.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/shift_taps_0vu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861930341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861930341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pr91 " "Found entity 1: altsyncram_pr91" {  } { { "db/altsyncram_pr91.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/altsyncram_pr91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861930389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861930389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rhf " "Found entity 1: cntr_rhf" {  } { { "db/cntr_rhf.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/cntr_rhf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861930440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861930440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[7\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[7\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861930590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[7\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0 " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[7\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861930590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861930590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 64 " "Parameter \"WIDTH\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861930590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861930590 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705861930590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_1vu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_1vu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_1vu " "Found entity 1: shift_taps_1vu" {  } { { "db/shift_taps_1vu.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/shift_taps_1vu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861930628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861930628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rr91 " "Found entity 1: altsyncram_rr91" {  } { { "db/altsyncram_rr91.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/altsyncram_rr91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861930687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861930687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phf " "Found entity 1: cntr_phf" {  } { { "db/cntr_phf.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/cntr_phf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861930760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861930760 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[7\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|altshift_taps:a_is_infinity_dffe_2_rtl_0 " "Elaborated megafunction instantiation \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[7\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|altshift_taps:a_is_infinity_dffe_2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861931020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[7\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|altshift_taps:a_is_infinity_dffe_2_rtl_0 " "Instantiated megafunction \"MatMem_unpack:RTL\|MatMem:MM\|MatDiv:multiple_reg\[0\].multiple_bandwidth\[7\].div\|div_cycle_6_area:div\|div_cycle_6_area_altfp_div_9el:div_cycle_6_area_altfp_div_9el_component\|div_cycle_6_area_altfp_div_pst_jqj:altfp_div_pst1\|altshift_taps:a_is_infinity_dffe_2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861931021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861931021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 176 " "Parameter \"WIDTH\" = \"176\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861931021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705861931021 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705861931021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_t0v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_t0v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_t0v " "Found entity 1: shift_taps_t0v" {  } { { "db/shift_taps_t0v.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/shift_taps_t0v.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861931059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861931059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7v91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7v91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7v91 " "Found entity 1: altsyncram_7v91" {  } { { "db/altsyncram_7v91.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/altsyncram_7v91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861931153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861931153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ohf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ohf " "Found entity 1: cntr_ohf" {  } { { "db/cntr_ohf.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/cntr_ohf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861931278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861931278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/db/cmpr_a9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705861931323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861931323 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "35 " "35 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1705861932391 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 68 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 96 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 102 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 103 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 105 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1705861942197 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 2 1705861942197 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 143 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 153 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 153 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 153 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 153 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 154 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 154 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 154 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 154 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 161 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 163 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 169 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 169 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 169 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 169 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 172 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 173 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 174 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 176 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 177 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 178 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LCM_BK~synth " "Node \"HPS_LCM_BK~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 179 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LCM_D_C~synth " "Node \"HPS_LCM_D_C~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 180 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LCM_RST_N~synth " "Node \"HPS_LCM_RST_N~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 186 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 187 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 189 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 190 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 190 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 190 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 190 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 194 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 198 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705861946924 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1705861946924 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705861946927 "|DE10_Standard_GHRD|FPGA_I2C_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1705861946927 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "687 " "687 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1705861958293 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861959148 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705861960174 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/output_files/DE10_Standard_GHRD.map.smsg " "Generated suppressed messages file /afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/output_files/DE10_Standard_GHRD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705861966558 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "41 0 0 0 0 " "Adding 41 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705862198536 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705862198536 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705862200870 "|DE10_Standard_GHRD|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705862200870 "|DE10_Standard_GHRD|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705862200870 "|DE10_Standard_GHRD|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705862200870 "|DE10_Standard_GHRD|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705862200870 "|DE10_Standard_GHRD|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705862200870 "|DE10_Standard_GHRD|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705862200870 "|DE10_Standard_GHRD|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705862200870 "|DE10_Standard_GHRD|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705862200870 "|DE10_Standard_GHRD|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705862200870 "|DE10_Standard_GHRD|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705862200870 "|DE10_Standard_GHRD|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705862200870 "|DE10_Standard_GHRD|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705862200870 "|DE10_Standard_GHRD|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705862200870 "|DE10_Standard_GHRD|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705862200870 "|DE10_Standard_GHRD|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705862200870 "|DE10_Standard_GHRD|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE10_Standard_GHRD.v" "" { Text "/afs/ece.cmu.edu/usr/zliao2/Public/Build18_S24/FPGATorch/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705862200870 "|DE10_Standard_GHRD|CLOCK4_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1705862200870 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19030 " "Implemented 19030 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705862200930 ""} { "Info" "ICUT_CUT_TM_OPINS" "161 " "Implemented 161 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705862200930 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "133 " "Implemented 133 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1705862200930 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17202 " "Implemented 17202 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705862200930 ""} { "Info" "ICUT_CUT_TM_RAMS" "776 " "Implemented 776 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1705862200930 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1705862200930 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "56 " "Implemented 56 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1705862200930 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705862200930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 347 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 347 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2029 " "Peak virtual memory: 2029 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705862201478 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 21 13:36:41 2024 " "Processing ended: Sun Jan 21 13:36:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705862201478 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:38 " "Elapsed time: 00:05:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705862201478 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:35 " "Total CPU time (on all processors): 00:09:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705862201478 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705862201478 ""}
