ECHO est  desactivado.
ECHO est  desactivado.
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'alexm' on host 'alex-hp' (Windows NT_amd64 version 6.2) on Wed Apr 10 12:21:26 +0200 2024
INFO: [HLS 200-10] In directory 'C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: source C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/csynth.tcl
INFO: [HLS 200-1510] Running: open_project vitis_etapa2 
INFO: [HLS 200-10] Opening project 'C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2'.
INFO: [HLS 200-1510] Running: set_top simulate_SNN 
INFO: [HLS 200-1510] Running: add_files includes/defines.h 
INFO: [HLS 200-10] Adding design file 'includes/defines.h' to the project
INFO: [HLS 200-1510] Running: add_files src/neuron.cpp 
INFO: [HLS 200-10] Adding design file 'src/neuron.cpp' to the project
INFO: [HLS 200-1510] Running: add_files includes/neuron.h 
INFO: [HLS 200-10] Adding design file 'includes/neuron.h' to the project
INFO: [HLS 200-1510] Running: add_files src/snn.cpp 
INFO: [HLS 200-10] Adding design file 'src/snn.cpp' to the project
INFO: [HLS 200-1510] Running: add_files includes/snn.h 
INFO: [HLS 200-10] Adding design file 'includes/snn.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/first_network_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'src/first_network_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-2LV-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-2LV-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./vitis_etapa2/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name simulate_SNN simulate_SNN 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 131.711 MB.
INFO: [HLS 200-10] Analyzing design file 'src/neuron.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/snn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.711 seconds; current allocated memory: 133.742 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,092 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 952 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 793 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 541 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 523 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 520 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 520 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 520 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 520 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 511 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 505 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 477 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 477 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 477 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 477 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 471 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/alexm/Documents/Cuarto/TFG/SNN_in_FPGA/vitis_etapa2/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::incPotencialMembrana(double) (.42)' into 'integrarEntradas(double*, int, NeuronaLIF*) (.39)' (src/neuron.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::getEstado() const (.48)' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::getPotencialMembrana() const (.36)' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::getDecayFactor() const (.45)' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::getPotencialReposo() const (.30)' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::setPotencialMembrana(double) (.27)' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'integrarEntradas(double*, int, NeuronaLIF*) (.39)' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::getThr() const (.33)' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::setPotencialSalida(double) (.21)' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::setEstado(EstadoNeurona) (.9)' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::getPotencialSalida() const (.24)' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::getConteoRefractario() const (.18)' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::getCooldown() const (.15)' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::incConteoRefractario() (.12)' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::rstConteoRefractario() (.6)' into 'simulate(double*, int, NeuronaLIF*)' (src/neuron.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::NeuronaLIF()' into 'simulate_SNN()' (src/snn.cpp:3:0)
INFO: [HLS 214-178] Inlining function 'NeuronaLIF::getPotencialSalida() const (.24)' into 'simulate_SNN()' (src/snn.cpp:3:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< BUCLE_AUX_INTEGRAR> at src/neuron.cpp:8:25 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at src/snn.cpp:4:16 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at src/snn.cpp:5:16 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.893 seconds; current allocated memory: 136.223 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 136.223 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 143.074 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 146.387 MB.
INFO: [XFORM 203-102] Partitioning array 'capa3.potencialMembrana' (src/snn.cpp:6) automatically.
INFO: [XFORM 203-102] Partitioning array 'capa3.potencialSalida' (src/snn.cpp:6) automatically.
INFO: [XFORM 203-102] Partitioning array 'capa3.estado' (src/snn.cpp:6) automatically.
INFO: [XFORM 203-102] Partitioning array 'capa3.conteoRefractario' (src/snn.cpp:6) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'corrientesEntrada' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'capa1.potencialMembrana' (src/snn.cpp:4) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'capa1.potencialSalida' (src/snn.cpp:4) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'capa1.estado' (src/snn.cpp:4) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'capa1.potencialReposo' (src/snn.cpp:4) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'capa1.thr' (src/snn.cpp:4) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'capa1.decayFactor' (src/snn.cpp:4) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'capa1.cooldown' (src/snn.cpp:4) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'capa1.conteoRefractario' (src/snn.cpp:4) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'capa2.potencialMembrana' (src/snn.cpp:5) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'capa2.potencialSalida' (src/snn.cpp:5) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'capa2.estado' (src/snn.cpp:5) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'capa2.potencialReposo' (src/snn.cpp:5) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'capa2.thr' (src/snn.cpp:5) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'capa2.decayFactor' (src/snn.cpp:5) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'capa2.cooldown' (src/snn.cpp:5) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'capa2.conteoRefractario' (src/snn.cpp:5) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'corrientesCapa1' (src/snn.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'corrientesCapa2' (src/snn.cpp:63) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'corrientesEntrada' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'capa1.potencialMembrana' (src/snn.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'capa1.potencialSalida' (src/snn.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'capa1.estado' (src/snn.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'capa1.potencialReposo' (src/snn.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'capa1.thr' (src/snn.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'capa1.decayFactor' (src/snn.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'capa1.cooldown' (src/snn.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'capa1.conteoRefractario' (src/snn.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'capa2.potencialMembrana' (src/snn.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'capa2.potencialSalida' (src/snn.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'capa2.estado' (src/snn.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'capa2.potencialReposo' (src/snn.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'capa2.thr' (src/snn.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'capa2.decayFactor' (src/snn.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'capa2.cooldown' (src/snn.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'capa2.conteoRefractario' (src/snn.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'corrientesCapa1' (src/snn.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'corrientesCapa2' (src/snn.cpp:63) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.666 seconds; current allocated memory: 170.570 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 170.582 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'simulate_SNN' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'simulate_SNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 170.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 170.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'simulate_SNN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'simulate_SNN' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'simulate_SNN'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 170.582 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 171.883 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 175.668 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for simulate_SNN.
INFO: [VLOG 209-307] Generating Verilog RTL for simulate_SNN.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 14.699 seconds; current allocated memory: 44.254 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 16.38 seconds; peak allocated memory: 176.027 MB.
