-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fused_cnn_layer is
port (
    in_0_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    in_1_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    in_0_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    in_1_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    in_0_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    in_1_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    in_0_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    in_1_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    out_r_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    out_r_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_r_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_r_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    in_0_TVALID : IN STD_LOGIC;
    in_0_TREADY : OUT STD_LOGIC;
    in_1_TVALID : IN STD_LOGIC;
    in_1_TREADY : OUT STD_LOGIC;
    out_r_TVALID : OUT STD_LOGIC;
    out_r_TREADY : IN STD_LOGIC );
end;


architecture behav of fused_cnn_layer is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "fused_cnn_layer,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=8.702000,HLS_SYN_LAT=449,HLS_SYN_TPT=450,HLS_SYN_MEM=17,HLS_SYN_DSP=12,HLS_SYN_FF=7687,HLS_SYN_LUT=11110,HLS_VERSION=2020_1}";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal ap_rst_n_inv : STD_LOGIC;
    signal read_input_U0_ap_start : STD_LOGIC;
    signal read_input_U0_ap_done : STD_LOGIC;
    signal read_input_U0_ap_continue : STD_LOGIC;
    signal read_input_U0_ap_idle : STD_LOGIC;
    signal read_input_U0_ap_ready : STD_LOGIC;
    signal read_input_U0_start_out : STD_LOGIC;
    signal read_input_U0_start_write : STD_LOGIC;
    signal read_input_U0_input_upper_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal read_input_U0_input_upper_0_V_write : STD_LOGIC;
    signal read_input_U0_input_upper_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal read_input_U0_input_upper_1_V_write : STD_LOGIC;
    signal read_input_U0_input_upper_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal read_input_U0_input_upper_2_V_write : STD_LOGIC;
    signal read_input_U0_input_lower_0_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal read_input_U0_input_lower_0_V_write : STD_LOGIC;
    signal read_input_U0_input_lower_1_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal read_input_U0_input_lower_1_V_write : STD_LOGIC;
    signal read_input_U0_input_lower_2_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal read_input_U0_input_lower_2_V_write : STD_LOGIC;
    signal read_input_U0_in_0_TREADY : STD_LOGIC;
    signal read_input_U0_in_1_TREADY : STD_LOGIC;
    signal kernel_U0_ap_start : STD_LOGIC;
    signal kernel_U0_ap_done : STD_LOGIC;
    signal kernel_U0_ap_continue : STD_LOGIC;
    signal kernel_U0_ap_idle : STD_LOGIC;
    signal kernel_U0_ap_ready : STD_LOGIC;
    signal kernel_U0_start_out : STD_LOGIC;
    signal kernel_U0_start_write : STD_LOGIC;
    signal kernel_U0_input_upper_0_V_read : STD_LOGIC;
    signal kernel_U0_input_upper_1_V_read : STD_LOGIC;
    signal kernel_U0_input_upper_2_V_read : STD_LOGIC;
    signal kernel_U0_input_lower_0_V_read : STD_LOGIC;
    signal kernel_U0_input_lower_1_V_read : STD_LOGIC;
    signal kernel_U0_input_lower_2_V_read : STD_LOGIC;
    signal kernel_U0_output_0_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_U0_output_0_V_write : STD_LOGIC;
    signal kernel_U0_output_1_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_U0_output_1_V_write : STD_LOGIC;
    signal kernel_U0_output_2_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_U0_output_2_V_write : STD_LOGIC;
    signal kernel_U0_output_3_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal kernel_U0_output_3_V_write : STD_LOGIC;
    signal write_output_U0_ap_start : STD_LOGIC;
    signal write_output_U0_ap_done : STD_LOGIC;
    signal write_output_U0_ap_continue : STD_LOGIC;
    signal write_output_U0_ap_idle : STD_LOGIC;
    signal write_output_U0_ap_ready : STD_LOGIC;
    signal write_output_U0_output_0_V_read : STD_LOGIC;
    signal write_output_U0_output_1_V_read : STD_LOGIC;
    signal write_output_U0_output_2_V_read : STD_LOGIC;
    signal write_output_U0_output_3_V_read : STD_LOGIC;
    signal write_output_U0_out_r_TDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal write_output_U0_out_r_TVALID : STD_LOGIC;
    signal write_output_U0_out_r_TKEEP : STD_LOGIC_VECTOR (7 downto 0);
    signal write_output_U0_out_r_TSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal write_output_U0_out_r_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sync_continue : STD_LOGIC;
    signal input_upper_0_V_full_n : STD_LOGIC;
    signal input_upper_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal input_upper_0_V_empty_n : STD_LOGIC;
    signal input_upper_1_V_full_n : STD_LOGIC;
    signal input_upper_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal input_upper_1_V_empty_n : STD_LOGIC;
    signal input_upper_2_V_full_n : STD_LOGIC;
    signal input_upper_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal input_upper_2_V_empty_n : STD_LOGIC;
    signal input_lower_0_V_full_n : STD_LOGIC;
    signal input_lower_0_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal input_lower_0_V_empty_n : STD_LOGIC;
    signal input_lower_1_V_full_n : STD_LOGIC;
    signal input_lower_1_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal input_lower_1_V_empty_n : STD_LOGIC;
    signal input_lower_2_V_full_n : STD_LOGIC;
    signal input_lower_2_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal input_lower_2_V_empty_n : STD_LOGIC;
    signal output_0_V_full_n : STD_LOGIC;
    signal output_0_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal output_0_V_empty_n : STD_LOGIC;
    signal output_1_V_full_n : STD_LOGIC;
    signal output_1_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal output_1_V_empty_n : STD_LOGIC;
    signal output_2_V_full_n : STD_LOGIC;
    signal output_2_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal output_2_V_empty_n : STD_LOGIC;
    signal output_3_V_full_n : STD_LOGIC;
    signal output_3_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal output_3_V_empty_n : STD_LOGIC;
    signal start_for_kernel_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_kernel_U0_full_n : STD_LOGIC;
    signal start_for_kernel_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_kernel_U0_empty_n : STD_LOGIC;
    signal start_for_write_output_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_write_output_U0_full_n : STD_LOGIC;
    signal start_for_write_output_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_write_output_U0_empty_n : STD_LOGIC;
    signal write_output_U0_start_full_n : STD_LOGIC;
    signal write_output_U0_start_write : STD_LOGIC;

    component read_input IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        input_upper_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_upper_0_V_full_n : IN STD_LOGIC;
        input_upper_0_V_write : OUT STD_LOGIC;
        input_upper_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_upper_1_V_full_n : IN STD_LOGIC;
        input_upper_1_V_write : OUT STD_LOGIC;
        input_upper_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_upper_2_V_full_n : IN STD_LOGIC;
        input_upper_2_V_write : OUT STD_LOGIC;
        input_lower_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_lower_0_V_full_n : IN STD_LOGIC;
        input_lower_0_V_write : OUT STD_LOGIC;
        input_lower_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_lower_1_V_full_n : IN STD_LOGIC;
        input_lower_1_V_write : OUT STD_LOGIC;
        input_lower_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_lower_2_V_full_n : IN STD_LOGIC;
        input_lower_2_V_write : OUT STD_LOGIC;
        in_0_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        in_0_TVALID : IN STD_LOGIC;
        in_0_TREADY : OUT STD_LOGIC;
        in_1_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        in_1_TVALID : IN STD_LOGIC;
        in_1_TREADY : OUT STD_LOGIC;
        in_0_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
        in_1_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
        in_0_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
        in_1_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
        in_0_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        in_1_TLAST : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component kernel IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        input_upper_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        input_upper_0_V_empty_n : IN STD_LOGIC;
        input_upper_0_V_read : OUT STD_LOGIC;
        input_upper_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        input_upper_1_V_empty_n : IN STD_LOGIC;
        input_upper_1_V_read : OUT STD_LOGIC;
        input_upper_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        input_upper_2_V_empty_n : IN STD_LOGIC;
        input_upper_2_V_read : OUT STD_LOGIC;
        input_lower_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        input_lower_0_V_empty_n : IN STD_LOGIC;
        input_lower_0_V_read : OUT STD_LOGIC;
        input_lower_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        input_lower_1_V_empty_n : IN STD_LOGIC;
        input_lower_1_V_read : OUT STD_LOGIC;
        input_lower_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        input_lower_2_V_empty_n : IN STD_LOGIC;
        input_lower_2_V_read : OUT STD_LOGIC;
        output_0_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_0_V_full_n : IN STD_LOGIC;
        output_0_V_write : OUT STD_LOGIC;
        output_1_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_1_V_full_n : IN STD_LOGIC;
        output_1_V_write : OUT STD_LOGIC;
        output_2_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_2_V_full_n : IN STD_LOGIC;
        output_2_V_write : OUT STD_LOGIC;
        output_3_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_3_V_full_n : IN STD_LOGIC;
        output_3_V_write : OUT STD_LOGIC );
    end component;


    component write_output IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_0_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        output_0_V_empty_n : IN STD_LOGIC;
        output_0_V_read : OUT STD_LOGIC;
        output_1_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        output_1_V_empty_n : IN STD_LOGIC;
        output_1_V_read : OUT STD_LOGIC;
        output_2_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        output_2_V_empty_n : IN STD_LOGIC;
        output_2_V_read : OUT STD_LOGIC;
        output_3_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        output_3_V_empty_n : IN STD_LOGIC;
        output_3_V_read : OUT STD_LOGIC;
        out_r_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_r_TVALID : OUT STD_LOGIC;
        out_r_TREADY : IN STD_LOGIC;
        out_r_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_r_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_r_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component fifo_w8_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w16_d1_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_kernel_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component start_for_write_ohbi IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    read_input_U0 : component read_input
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => read_input_U0_ap_start,
        start_full_n => start_for_kernel_U0_full_n,
        ap_done => read_input_U0_ap_done,
        ap_continue => read_input_U0_ap_continue,
        ap_idle => read_input_U0_ap_idle,
        ap_ready => read_input_U0_ap_ready,
        start_out => read_input_U0_start_out,
        start_write => read_input_U0_start_write,
        input_upper_0_V_din => read_input_U0_input_upper_0_V_din,
        input_upper_0_V_full_n => input_upper_0_V_full_n,
        input_upper_0_V_write => read_input_U0_input_upper_0_V_write,
        input_upper_1_V_din => read_input_U0_input_upper_1_V_din,
        input_upper_1_V_full_n => input_upper_1_V_full_n,
        input_upper_1_V_write => read_input_U0_input_upper_1_V_write,
        input_upper_2_V_din => read_input_U0_input_upper_2_V_din,
        input_upper_2_V_full_n => input_upper_2_V_full_n,
        input_upper_2_V_write => read_input_U0_input_upper_2_V_write,
        input_lower_0_V_din => read_input_U0_input_lower_0_V_din,
        input_lower_0_V_full_n => input_lower_0_V_full_n,
        input_lower_0_V_write => read_input_U0_input_lower_0_V_write,
        input_lower_1_V_din => read_input_U0_input_lower_1_V_din,
        input_lower_1_V_full_n => input_lower_1_V_full_n,
        input_lower_1_V_write => read_input_U0_input_lower_1_V_write,
        input_lower_2_V_din => read_input_U0_input_lower_2_V_din,
        input_lower_2_V_full_n => input_lower_2_V_full_n,
        input_lower_2_V_write => read_input_U0_input_lower_2_V_write,
        in_0_TDATA => in_0_TDATA,
        in_0_TVALID => in_0_TVALID,
        in_0_TREADY => read_input_U0_in_0_TREADY,
        in_1_TDATA => in_1_TDATA,
        in_1_TVALID => in_1_TVALID,
        in_1_TREADY => read_input_U0_in_1_TREADY,
        in_0_TKEEP => in_0_TKEEP,
        in_1_TKEEP => in_1_TKEEP,
        in_0_TSTRB => in_0_TSTRB,
        in_1_TSTRB => in_1_TSTRB,
        in_0_TLAST => in_0_TLAST,
        in_1_TLAST => in_1_TLAST);

    kernel_U0 : component kernel
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => kernel_U0_ap_start,
        start_full_n => start_for_write_output_U0_full_n,
        ap_done => kernel_U0_ap_done,
        ap_continue => kernel_U0_ap_continue,
        ap_idle => kernel_U0_ap_idle,
        ap_ready => kernel_U0_ap_ready,
        start_out => kernel_U0_start_out,
        start_write => kernel_U0_start_write,
        input_upper_0_V_dout => input_upper_0_V_dout,
        input_upper_0_V_empty_n => input_upper_0_V_empty_n,
        input_upper_0_V_read => kernel_U0_input_upper_0_V_read,
        input_upper_1_V_dout => input_upper_1_V_dout,
        input_upper_1_V_empty_n => input_upper_1_V_empty_n,
        input_upper_1_V_read => kernel_U0_input_upper_1_V_read,
        input_upper_2_V_dout => input_upper_2_V_dout,
        input_upper_2_V_empty_n => input_upper_2_V_empty_n,
        input_upper_2_V_read => kernel_U0_input_upper_2_V_read,
        input_lower_0_V_dout => input_lower_0_V_dout,
        input_lower_0_V_empty_n => input_lower_0_V_empty_n,
        input_lower_0_V_read => kernel_U0_input_lower_0_V_read,
        input_lower_1_V_dout => input_lower_1_V_dout,
        input_lower_1_V_empty_n => input_lower_1_V_empty_n,
        input_lower_1_V_read => kernel_U0_input_lower_1_V_read,
        input_lower_2_V_dout => input_lower_2_V_dout,
        input_lower_2_V_empty_n => input_lower_2_V_empty_n,
        input_lower_2_V_read => kernel_U0_input_lower_2_V_read,
        output_0_V_din => kernel_U0_output_0_V_din,
        output_0_V_full_n => output_0_V_full_n,
        output_0_V_write => kernel_U0_output_0_V_write,
        output_1_V_din => kernel_U0_output_1_V_din,
        output_1_V_full_n => output_1_V_full_n,
        output_1_V_write => kernel_U0_output_1_V_write,
        output_2_V_din => kernel_U0_output_2_V_din,
        output_2_V_full_n => output_2_V_full_n,
        output_2_V_write => kernel_U0_output_2_V_write,
        output_3_V_din => kernel_U0_output_3_V_din,
        output_3_V_full_n => output_3_V_full_n,
        output_3_V_write => kernel_U0_output_3_V_write);

    write_output_U0 : component write_output
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => write_output_U0_ap_start,
        ap_done => write_output_U0_ap_done,
        ap_continue => write_output_U0_ap_continue,
        ap_idle => write_output_U0_ap_idle,
        ap_ready => write_output_U0_ap_ready,
        output_0_V_dout => output_0_V_dout,
        output_0_V_empty_n => output_0_V_empty_n,
        output_0_V_read => write_output_U0_output_0_V_read,
        output_1_V_dout => output_1_V_dout,
        output_1_V_empty_n => output_1_V_empty_n,
        output_1_V_read => write_output_U0_output_1_V_read,
        output_2_V_dout => output_2_V_dout,
        output_2_V_empty_n => output_2_V_empty_n,
        output_2_V_read => write_output_U0_output_2_V_read,
        output_3_V_dout => output_3_V_dout,
        output_3_V_empty_n => output_3_V_empty_n,
        output_3_V_read => write_output_U0_output_3_V_read,
        out_r_TDATA => write_output_U0_out_r_TDATA,
        out_r_TVALID => write_output_U0_out_r_TVALID,
        out_r_TREADY => out_r_TREADY,
        out_r_TKEEP => write_output_U0_out_r_TKEEP,
        out_r_TSTRB => write_output_U0_out_r_TSTRB,
        out_r_TLAST => write_output_U0_out_r_TLAST);

    input_upper_0_V_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_input_U0_input_upper_0_V_din,
        if_full_n => input_upper_0_V_full_n,
        if_write => read_input_U0_input_upper_0_V_write,
        if_dout => input_upper_0_V_dout,
        if_empty_n => input_upper_0_V_empty_n,
        if_read => kernel_U0_input_upper_0_V_read);

    input_upper_1_V_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_input_U0_input_upper_1_V_din,
        if_full_n => input_upper_1_V_full_n,
        if_write => read_input_U0_input_upper_1_V_write,
        if_dout => input_upper_1_V_dout,
        if_empty_n => input_upper_1_V_empty_n,
        if_read => kernel_U0_input_upper_1_V_read);

    input_upper_2_V_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_input_U0_input_upper_2_V_din,
        if_full_n => input_upper_2_V_full_n,
        if_write => read_input_U0_input_upper_2_V_write,
        if_dout => input_upper_2_V_dout,
        if_empty_n => input_upper_2_V_empty_n,
        if_read => kernel_U0_input_upper_2_V_read);

    input_lower_0_V_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_input_U0_input_lower_0_V_din,
        if_full_n => input_lower_0_V_full_n,
        if_write => read_input_U0_input_lower_0_V_write,
        if_dout => input_lower_0_V_dout,
        if_empty_n => input_lower_0_V_empty_n,
        if_read => kernel_U0_input_lower_0_V_read);

    input_lower_1_V_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_input_U0_input_lower_1_V_din,
        if_full_n => input_lower_1_V_full_n,
        if_write => read_input_U0_input_lower_1_V_write,
        if_dout => input_lower_1_V_dout,
        if_empty_n => input_lower_1_V_empty_n,
        if_read => kernel_U0_input_lower_1_V_read);

    input_lower_2_V_U : component fifo_w8_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => read_input_U0_input_lower_2_V_din,
        if_full_n => input_lower_2_V_full_n,
        if_write => read_input_U0_input_lower_2_V_write,
        if_dout => input_lower_2_V_dout,
        if_empty_n => input_lower_2_V_empty_n,
        if_read => kernel_U0_input_lower_2_V_read);

    output_0_V_U : component fifo_w16_d1_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => kernel_U0_output_0_V_din,
        if_full_n => output_0_V_full_n,
        if_write => kernel_U0_output_0_V_write,
        if_dout => output_0_V_dout,
        if_empty_n => output_0_V_empty_n,
        if_read => write_output_U0_output_0_V_read);

    output_1_V_U : component fifo_w16_d1_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => kernel_U0_output_1_V_din,
        if_full_n => output_1_V_full_n,
        if_write => kernel_U0_output_1_V_write,
        if_dout => output_1_V_dout,
        if_empty_n => output_1_V_empty_n,
        if_read => write_output_U0_output_1_V_read);

    output_2_V_U : component fifo_w16_d1_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => kernel_U0_output_2_V_din,
        if_full_n => output_2_V_full_n,
        if_write => kernel_U0_output_2_V_write,
        if_dout => output_2_V_dout,
        if_empty_n => output_2_V_empty_n,
        if_read => write_output_U0_output_2_V_read);

    output_3_V_U : component fifo_w16_d1_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => kernel_U0_output_3_V_din,
        if_full_n => output_3_V_full_n,
        if_write => kernel_U0_output_3_V_write,
        if_dout => output_3_V_dout,
        if_empty_n => output_3_V_empty_n,
        if_read => write_output_U0_output_3_V_read);

    start_for_kernel_U0_U : component start_for_kernel_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_kernel_U0_din,
        if_full_n => start_for_kernel_U0_full_n,
        if_write => read_input_U0_start_write,
        if_dout => start_for_kernel_U0_dout,
        if_empty_n => start_for_kernel_U0_empty_n,
        if_read => kernel_U0_ap_ready);

    start_for_write_ohbi_U : component start_for_write_ohbi
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_write_output_U0_din,
        if_full_n => start_for_write_output_U0_full_n,
        if_write => kernel_U0_start_write,
        if_dout => start_for_write_output_U0_dout,
        if_empty_n => start_for_write_output_U0_empty_n,
        if_read => write_output_U0_ap_ready);





    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_continue <= ap_const_logic_0;
    in_0_TREADY <= read_input_U0_in_0_TREADY;
    in_1_TREADY <= read_input_U0_in_1_TREADY;
    kernel_U0_ap_continue <= ap_const_logic_1;
    kernel_U0_ap_start <= start_for_kernel_U0_empty_n;
    out_r_TDATA <= write_output_U0_out_r_TDATA;
    out_r_TKEEP <= write_output_U0_out_r_TKEEP;
    out_r_TLAST <= write_output_U0_out_r_TLAST;
    out_r_TSTRB <= write_output_U0_out_r_TSTRB;
    out_r_TVALID <= write_output_U0_out_r_TVALID;
    read_input_U0_ap_continue <= ap_const_logic_1;
    read_input_U0_ap_start <= ap_const_logic_1;
    start_for_kernel_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_write_output_U0_din <= (0=>ap_const_logic_1, others=>'-');
    write_output_U0_ap_continue <= ap_const_logic_1;
    write_output_U0_ap_start <= start_for_write_output_U0_empty_n;
    write_output_U0_start_full_n <= ap_const_logic_1;
    write_output_U0_start_write <= ap_const_logic_0;
end behav;
