{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575386874372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575386874372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 09:27:54 2019 " "Processing started: Tue Dec 03 09:27:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575386874372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575386874372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab11step4 -c Lab11step4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab11step4 -c Lab11step4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575386874372 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575386875013 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575386875013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab11step4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab11step4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab11step4 " "Found entity 1: Lab11step4" {  } { { "Lab11step4.bdf" "" { Schematic "U:/CPRE281/Lab11/Lab11step4/Lab11step4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575386882631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575386882631 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab11step4 " "Elaborating entity \"Lab11step4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575386882760 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab11step2.bdf 1 1 " "Using design file lab11step2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Lab11step2 " "Found entity 1: Lab11step2" {  } { { "lab11step2.bdf" "" { Schematic "U:/CPRE281/Lab11/Lab11step4/lab11step2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575386882868 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575386882868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab11step2 Lab11step2:inst1 " "Elaborating entity \"Lab11step2\" for hierarchy \"Lab11step2:inst1\"" {  } { { "Lab11step4.bdf" "inst1" { Schematic "U:/CPRE281/Lab11/Lab11step4/Lab11step4.bdf" { { 136 864 960 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575386882868 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Lab11/Lab11step4/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575386882946 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575386882946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder Lab11step2:inst1\|seven_seg_decoder:inst3 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"Lab11step2:inst1\|seven_seg_decoder:inst3\"" {  } { { "lab11step2.bdf" "inst3" { Schematic "U:/CPRE281/Lab11/Lab11step4/lab11step2.bdf" { { 160 816 928 336 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575386882962 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.bdf 1 1 " "Using design file clock_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/Lab11/Lab11step4/clock_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575386883055 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575386883055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator Lab11step2:inst1\|clock_generator:inst14 " "Elaborating entity \"clock_generator\" for hierarchy \"Lab11step2:inst1\|clock_generator:inst14\"" {  } { { "lab11step2.bdf" "inst14" { Schematic "U:/CPRE281/Lab11/Lab11step4/lab11step2.bdf" { { 408 432 584 472 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575386883055 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/Lab11/Lab11step4/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575386883165 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575386883165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst8 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst8\"" {  } { { "clock_generator.bdf" "inst8" { Schematic "U:/CPRE281/Lab11/Lab11step4/clock_generator.bdf" { { 208 184 336 272 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575386883165 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab11step3.bdf 1 1 " "Using design file lab11step3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Lab11step3 " "Found entity 1: Lab11step3" {  } { { "lab11step3.bdf" "" { Schematic "U:/CPRE281/Lab11/Lab11step4/lab11step3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575386883243 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575386883243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab11step3 Lab11step3:inst " "Elaborating entity \"Lab11step3\" for hierarchy \"Lab11step3:inst\"" {  } { { "Lab11step4.bdf" "inst" { Schematic "U:/CPRE281/Lab11/Lab11step4/Lab11step4.bdf" { { 376 472 616 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575386883243 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575386883930 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575386884633 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575386884633 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "122 " "Implemented 122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575386884868 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575386884868 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Implemented 105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575386884868 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575386884868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575386884946 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 09:28:04 2019 " "Processing ended: Tue Dec 03 09:28:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575386884946 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575386884946 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575386884946 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575386884946 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1575386886555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575386886555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 09:28:06 2019 " "Processing started: Tue Dec 03 09:28:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575386886555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575386886555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab11step4 -c Lab11step4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab11step4 -c Lab11step4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575386886555 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1575386886664 ""}
{ "Info" "0" "" "Project  = Lab11step4" {  } {  } 0 0 "Project  = Lab11step4" 0 0 "Fitter" 0 0 1575386886664 ""}
{ "Info" "0" "" "Revision = Lab11step4" {  } {  } 0 0 "Revision = Lab11step4" 0 0 "Fitter" 0 0 1575386886664 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1575386886852 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1575386886852 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab11step4 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Lab11step4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575386886945 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575386886992 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575386886992 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575386887301 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575386887510 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575386887510 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575386887510 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575386887510 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575386887510 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575386887510 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575386887510 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575386887510 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575386887510 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575386887510 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Lab11/Lab11step4/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575386887512 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Lab11/Lab11step4/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575386887512 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Lab11/Lab11step4/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575386887512 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Lab11/Lab11step4/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575386887512 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Lab11/Lab11step4/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575386887512 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1575386887512 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575386887515 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab11step4.sdc " "Synopsys Design Constraints File file not found: 'Lab11step4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1575386888320 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1575386888320 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1575386888336 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1575386888336 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1575386888336 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "board~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node board~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575386888351 ""}  } { { "Lab11step4.bdf" "" { Schematic "U:/CPRE281/Lab11/Lab11step4/Lab11step4.bdf" { { 416 192 360 432 "board" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Lab11/Lab11step4/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575386888351 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst\|inst10  " "Automatically promoted node Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575386888351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst\|inst10~0 " "Destination node Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/Lab11/Lab11step4/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Lab11/Lab11step4/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575386888351 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575386888351 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/Lab11/Lab11step4/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Lab11/Lab11step4/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575386888351 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst\|inst10  " "Automatically promoted node Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575386888351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst\|inst10~0 " "Destination node Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/Lab11/Lab11step4/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Lab11/Lab11step4/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575386888351 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575386888351 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/Lab11/Lab11step4/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Lab11/Lab11step4/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575386888351 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Lab11step3:inst\|clock_divider_1024:inst2\|inst10  " "Automatically promoted node Lab11step3:inst\|clock_divider_1024:inst2\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575386888351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lab11step3:inst\|clock_divider_1024:inst2\|inst10~0 " "Destination node Lab11step3:inst\|clock_divider_1024:inst2\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/Lab11/Lab11step4/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Lab11/Lab11step4/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575386888351 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575386888351 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/Lab11/Lab11step4/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Lab11/Lab11step4/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575386888351 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Lab11step3:inst\|inst  " "Automatically promoted node Lab11step3:inst\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575386888351 ""}  } { { "lab11step3.bdf" "" { Schematic "U:/CPRE281/Lab11/Lab11step4/lab11step3.bdf" { { 240 680 744 320 "inst" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Lab11/Lab11step4/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575386888351 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10  " "Automatically promoted node Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575386888351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10~0 " "Destination node Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/Lab11/Lab11step4/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Lab11/Lab11step4/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575386888351 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575386888351 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/Lab11/Lab11step4/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Lab11/Lab11step4/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575386888351 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10  " "Automatically promoted node Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575386888351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10~0 " "Destination node Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/Lab11/Lab11step4/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Lab11/Lab11step4/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575386888351 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575386888351 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CPRE281/Lab11/Lab11step4/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Lab11/Lab11step4/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575386888351 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Lab11step2:inst1\|clock_generator:inst14\|inst7  " "Automatically promoted node Lab11step2:inst1\|clock_generator:inst14\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575386888351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lab11step2:inst1\|clock_generator:inst14\|inst7~0 " "Destination node Lab11step2:inst1\|clock_generator:inst14\|inst7~0" {  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/Lab11/Lab11step4/clock_generator.bdf" { { 472 368 432 552 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Lab11/Lab11step4/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575386888351 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575386888351 ""}  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/Lab11/Lab11step4/clock_generator.bdf" { { 472 368 432 552 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Lab11/Lab11step4/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575386888351 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Lab11step2:inst2\|clock_generator:inst14\|inst7  " "Automatically promoted node Lab11step2:inst2\|clock_generator:inst14\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575386888351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lab11step2:inst2\|clock_generator:inst14\|inst7~0 " "Destination node Lab11step2:inst2\|clock_generator:inst14\|inst7~0" {  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/Lab11/Lab11step4/clock_generator.bdf" { { 472 368 432 552 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Lab11/Lab11step4/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575386888351 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575386888351 ""}  } { { "clock_generator.bdf" "" { Schematic "U:/CPRE281/Lab11/Lab11step4/clock_generator.bdf" { { 472 368 432 552 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "U:/CPRE281/Lab11/Lab11step4/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575386888351 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575386888664 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575386888664 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575386888664 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575386888664 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575386888664 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575386888664 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575386888664 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575386888664 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575386888679 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1575386888679 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575386888679 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575386888711 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1575386888742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575386890757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575386890866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575386890898 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575386894382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575386894382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575386894648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X104_Y24 X115_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36" {  } { { "loc" "" { Generic "U:/CPRE281/Lab11/Lab11step4/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36"} { { 12 { 0 ""} 104 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1575386897016 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575386897016 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1575386897769 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575386897769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575386897774 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1575386897965 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575386897975 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575386898182 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575386898182 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575386898351 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575386898804 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/CPRE281/Lab11/Lab11step4/output_files/Lab11step4.fit.smsg " "Generated suppressed messages file U:/CPRE281/Lab11/Lab11step4/output_files/Lab11step4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575386899148 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5768 " "Peak virtual memory: 5768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575386900147 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 09:28:20 2019 " "Processing ended: Tue Dec 03 09:28:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575386900147 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575386900147 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575386900147 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575386900147 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575386902131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575386902131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 09:28:21 2019 " "Processing started: Tue Dec 03 09:28:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575386902131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575386902131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab11step4 -c Lab11step4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab11step4 -c Lab11step4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575386902131 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1575386902506 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1575386904631 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575386904740 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575386905506 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 09:28:25 2019 " "Processing ended: Tue Dec 03 09:28:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575386905506 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575386905506 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575386905506 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575386905506 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1575386906303 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1575386906896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575386906896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 09:28:26 2019 " "Processing started: Tue Dec 03 09:28:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575386906896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1575386906896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab11step4 -c Lab11step4 " "Command: quartus_sta Lab11step4 -c Lab11step4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1575386906912 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1575386907006 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1575386907342 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1575386907342 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575386907387 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575386907387 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab11step4.sdc " "Synopsys Design Constraints File file not found: 'Lab11step4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1575386907878 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1575386907878 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Lab11step2:inst1\|clock_generator:inst14\|inst7 Lab11step2:inst1\|clock_generator:inst14\|inst7 " "create_clock -period 1.000 -name Lab11step2:inst1\|clock_generator:inst14\|inst7 Lab11step2:inst1\|clock_generator:inst14\|inst7" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575386907879 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10 " "create_clock -period 1.000 -name Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575386907879 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst\|inst10 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst\|inst10 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575386907879 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name manual manual " "create_clock -period 1.000 -name manual manual" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575386907879 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Lab11step2:inst2\|clock_generator:inst14\|inst7 Lab11step2:inst2\|clock_generator:inst14\|inst7 " "create_clock -period 1.000 -name Lab11step2:inst2\|clock_generator:inst14\|inst7 Lab11step2:inst2\|clock_generator:inst14\|inst7" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575386907879 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10 " "create_clock -period 1.000 -name Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575386907879 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst\|inst10 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst\|inst10 " "create_clock -period 1.000 -name Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst\|inst10 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575386907879 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Lab11step3:inst\|inst Lab11step3:inst\|inst " "create_clock -period 1.000 -name Lab11step3:inst\|inst Lab11step3:inst\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575386907879 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Lab11step3:inst\|clock_divider_1024:inst3\|inst10 Lab11step3:inst\|clock_divider_1024:inst3\|inst10 " "create_clock -period 1.000 -name Lab11step3:inst\|clock_divider_1024:inst3\|inst10 Lab11step3:inst\|clock_divider_1024:inst3\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575386907879 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Lab11step3:inst\|clock_divider_1024:inst2\|inst10 Lab11step3:inst\|clock_divider_1024:inst2\|inst10 " "create_clock -period 1.000 -name Lab11step3:inst\|clock_divider_1024:inst2\|inst10 Lab11step3:inst\|clock_divider_1024:inst2\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575386907879 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name board board " "create_clock -period 1.000 -name board board" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1575386907879 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575386907879 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1575386907882 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575386907884 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1575386907885 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1575386907986 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575386908066 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575386908066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.667 " "Worst-case setup slack is -2.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.667              -7.224 Lab11step3:inst\|inst  " "   -2.667              -7.224 Lab11step3:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.501              -7.529 board  " "   -2.501              -7.529 board " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.500              -7.769 Lab11step3:inst\|clock_divider_1024:inst2\|inst10  " "   -2.500              -7.769 Lab11step3:inst\|clock_divider_1024:inst2\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.406              -6.745 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst\|inst10  " "   -2.406              -6.745 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.340              -6.586 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst\|inst10  " "   -2.340              -6.586 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.082              -6.582 manual  " "   -2.082              -6.582 manual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.997              -4.261 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10  " "   -1.997              -4.261 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.971              -3.503 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10  " "   -1.971              -3.503 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.993              -0.993 Lab11step3:inst\|clock_divider_1024:inst3\|inst10  " "   -0.993              -0.993 Lab11step3:inst\|clock_divider_1024:inst3\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.070               0.000 Lab11step2:inst1\|clock_generator:inst14\|inst7  " "    0.070               0.000 Lab11step2:inst1\|clock_generator:inst14\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.078               0.000 Lab11step2:inst2\|clock_generator:inst14\|inst7  " "    0.078               0.000 Lab11step2:inst2\|clock_generator:inst14\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575386908097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10  " "    0.402               0.000 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Lab11step2:inst1\|clock_generator:inst14\|inst7  " "    0.402               0.000 Lab11step2:inst1\|clock_generator:inst14\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst\|inst10  " "    0.402               0.000 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst\|inst10  " "    0.403               0.000 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10  " "    0.403               0.000 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Lab11step2:inst2\|clock_generator:inst14\|inst7  " "    0.403               0.000 Lab11step2:inst2\|clock_generator:inst14\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Lab11step3:inst\|inst  " "    0.403               0.000 Lab11step3:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 board  " "    0.403               0.000 board " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 Lab11step3:inst\|clock_divider_1024:inst2\|inst10  " "    0.405               0.000 Lab11step3:inst\|clock_divider_1024:inst2\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 manual  " "    0.440               0.000 manual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.052               0.000 Lab11step3:inst\|clock_divider_1024:inst3\|inst10  " "    1.052               0.000 Lab11step3:inst\|clock_divider_1024:inst3\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575386908129 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575386908164 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575386908200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.850 board  " "   -3.000             -15.850 board " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.850 manual  " "   -3.000             -15.850 manual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 Lab11step3:inst\|clock_divider_1024:inst2\|inst10  " "   -1.285             -12.850 Lab11step3:inst\|clock_divider_1024:inst2\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 Lab11step3:inst\|inst  " "   -1.285             -12.850 Lab11step3:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -8.995 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10  " "   -1.285              -8.995 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -8.995 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10  " "   -1.285              -8.995 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 Lab11step2:inst1\|clock_generator:inst14\|inst7  " "   -1.285              -2.570 Lab11step2:inst1\|clock_generator:inst14\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 Lab11step2:inst2\|clock_generator:inst14\|inst7  " "   -1.285              -2.570 Lab11step2:inst2\|clock_generator:inst14\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 Lab11step3:inst\|clock_divider_1024:inst3\|inst10  " "   -1.285              -1.285 Lab11step3:inst\|clock_divider_1024:inst3\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386908232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575386908232 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575386908992 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1575386909008 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1575386909227 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575386909336 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575386909367 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575386909367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.361 " "Worst-case setup slack is -2.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.361              -5.779 Lab11step3:inst\|inst  " "   -2.361              -5.779 Lab11step3:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.204              -6.188 Lab11step3:inst\|clock_divider_1024:inst2\|inst10  " "   -2.204              -6.188 Lab11step3:inst\|clock_divider_1024:inst2\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.198              -5.980 board  " "   -2.198              -5.980 board " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.124              -5.265 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst\|inst10  " "   -2.124              -5.265 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.055              -5.116 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst\|inst10  " "   -2.055              -5.116 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.826              -5.201 manual  " "   -1.826              -5.201 manual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.743              -3.323 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10  " "   -1.743              -3.323 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.724              -2.705 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10  " "   -1.724              -2.705 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.832              -0.832 Lab11step3:inst\|clock_divider_1024:inst3\|inst10  " "   -0.832              -0.832 Lab11step3:inst\|clock_divider_1024:inst3\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 Lab11step2:inst1\|clock_generator:inst14\|inst7  " "    0.161               0.000 Lab11step2:inst1\|clock_generator:inst14\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 Lab11step2:inst2\|clock_generator:inst14\|inst7  " "    0.166               0.000 Lab11step2:inst2\|clock_generator:inst14\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575386909399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.352 " "Worst-case hold slack is 0.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 Lab11step3:inst\|inst  " "    0.352               0.000 Lab11step3:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst\|inst10  " "    0.353               0.000 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst\|inst10  " "    0.353               0.000 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 board  " "    0.353               0.000 board " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10  " "    0.354               0.000 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10  " "    0.354               0.000 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 Lab11step2:inst1\|clock_generator:inst14\|inst7  " "    0.355               0.000 Lab11step2:inst1\|clock_generator:inst14\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 Lab11step2:inst2\|clock_generator:inst14\|inst7  " "    0.355               0.000 Lab11step2:inst2\|clock_generator:inst14\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 Lab11step3:inst\|clock_divider_1024:inst2\|inst10  " "    0.357               0.000 Lab11step3:inst\|clock_divider_1024:inst2\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 manual  " "    0.387               0.000 manual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.023               0.000 Lab11step3:inst\|clock_divider_1024:inst3\|inst10  " "    1.023               0.000 Lab11step3:inst\|clock_divider_1024:inst3\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575386909445 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575386909477 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575386909508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.850 board  " "   -3.000             -15.850 board " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.850 manual  " "   -3.000             -15.850 manual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst\|inst10  " "   -1.285             -12.850 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 Lab11step3:inst\|clock_divider_1024:inst2\|inst10  " "   -1.285             -12.850 Lab11step3:inst\|clock_divider_1024:inst2\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 Lab11step3:inst\|inst  " "   -1.285             -12.850 Lab11step3:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -8.995 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10  " "   -1.285              -8.995 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -8.995 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10  " "   -1.285              -8.995 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 Lab11step2:inst1\|clock_generator:inst14\|inst7  " "   -1.285              -2.570 Lab11step2:inst1\|clock_generator:inst14\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 Lab11step2:inst2\|clock_generator:inst14\|inst7  " "   -1.285              -2.570 Lab11step2:inst2\|clock_generator:inst14\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 Lab11step3:inst\|clock_divider_1024:inst3\|inst10  " "   -1.285              -1.285 Lab11step3:inst\|clock_divider_1024:inst3\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386909539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575386909539 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1575386910383 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1575386910508 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1575386910508 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1575386910508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.948 " "Worst-case setup slack is -0.948" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.948              -0.948 Lab11step3:inst\|inst  " "   -0.948              -0.948 Lab11step3:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.745              -0.779 board  " "   -0.745              -0.779 board " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.721              -0.787 Lab11step3:inst\|clock_divider_1024:inst2\|inst10  " "   -0.721              -0.787 Lab11step3:inst\|clock_divider_1024:inst2\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.685              -0.685 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst\|inst10  " "   -0.685              -0.685 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.678              -0.678 Lab11step3:inst\|clock_divider_1024:inst3\|inst10  " "   -0.678              -0.678 Lab11step3:inst\|clock_divider_1024:inst3\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.642              -0.642 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst\|inst10  " "   -0.642              -0.642 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.594              -0.594 manual  " "   -0.594              -0.594 manual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.507              -0.507 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10  " "   -0.507              -0.507 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.478              -0.478 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10  " "   -0.478              -0.478 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.547               0.000 Lab11step2:inst1\|clock_generator:inst14\|inst7  " "    0.547               0.000 Lab11step2:inst1\|clock_generator:inst14\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.550               0.000 Lab11step2:inst2\|clock_generator:inst14\|inst7  " "    0.550               0.000 Lab11step2:inst2\|clock_generator:inst14\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575386910539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10  " "    0.181               0.000 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst\|inst10  " "    0.181               0.000 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Lab11step2:inst1\|clock_generator:inst14\|inst7  " "    0.181               0.000 Lab11step2:inst1\|clock_generator:inst14\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10  " "    0.181               0.000 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Lab11step2:inst2\|clock_generator:inst14\|inst7  " "    0.181               0.000 Lab11step2:inst2\|clock_generator:inst14\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Lab11step3:inst\|inst  " "    0.181               0.000 Lab11step3:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 board  " "    0.181               0.000 board " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst\|inst10  " "    0.182               0.000 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 Lab11step3:inst\|clock_divider_1024:inst2\|inst10  " "    0.184               0.000 Lab11step3:inst\|clock_divider_1024:inst2\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 manual  " "    0.201               0.000 manual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488               0.000 Lab11step3:inst\|clock_divider_1024:inst3\|inst10  " "    0.488               0.000 Lab11step3:inst\|clock_divider_1024:inst3\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575386910586 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575386910617 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1575386910648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.760 manual  " "   -3.000             -14.760 manual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.610 board  " "   -3.000             -13.610 board " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst\|inst10  " "   -1.000             -10.000 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 Lab11step3:inst\|clock_divider_1024:inst2\|inst10  " "   -1.000             -10.000 Lab11step3:inst\|clock_divider_1024:inst2\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 Lab11step3:inst\|inst  " "   -1.000             -10.000 Lab11step3:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10  " "   -1.000              -7.000 Lab11step2:inst1\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10  " "   -1.000              -7.000 Lab11step2:inst2\|clock_generator:inst14\|clock_divider_1024:inst8\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 Lab11step2:inst1\|clock_generator:inst14\|inst7  " "   -1.000              -2.000 Lab11step2:inst1\|clock_generator:inst14\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 Lab11step2:inst2\|clock_generator:inst14\|inst7  " "   -1.000              -2.000 Lab11step2:inst2\|clock_generator:inst14\|inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 Lab11step3:inst\|clock_divider_1024:inst3\|inst10  " "   -1.000              -1.000 Lab11step3:inst\|clock_divider_1024:inst3\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1575386910695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1575386910695 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575386912289 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1575386912289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575386912695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 09:28:32 2019 " "Processing ended: Tue Dec 03 09:28:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575386912695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575386912695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575386912695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1575386912695 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus Prime Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1575386915647 ""}
