Testbench: sending C1_READ32, A1 = 0000000001|00010|0000011

[  0 | CLK=0] <Sending C1 and first half of A1>
[  1 | CLK=1] C1_WIRE = 3, C2_WIRE = z
[  1 | CLK=1] Cache: C1_READ32, A1 = 000000000100010
[  2 | CLK=0] <Sending second half of A1>
[  2 | CLK=0] C1_WIRE = 3, C2_WIRE = z
[  3 | CLK=1] tag = 0000000001, set = 00010, offset = 0000011
Line not found, finding spare one
[  3 | CLK=1] C1_WIRE = 3, C2_WIRE = z
[  4 | CLK=0] <Finished sending>
[  4 | CLK=0] C1_WIRE = 0, C2_WIRE = z
[  5 | CLK=1] C1_WIRE = 0, C2_WIRE = z
[  6 | CLK=0] C1_WIRE = 0, C2_WIRE = z
[  7 | CLK=1] C1_WIRE = 0, C2_WIRE = z
[  8 | CLK=0] C1_WIRE = 0, C2_WIRE = z
[  9 | CLK=1] C1_WIRE = 0, C2_WIRE = z
[ 10 | CLK=0] C1_WIRE = 0, C2_WIRE = z
[ 11 | CLK=1] C1_WIRE = 0, C2_WIRE = z
Invalidating line: set = 00010, line = 1 | D: 1
[ 12 | CLK=0] Cache: Sending byte: 211 = 11010011
[ 12 | CLK=0] Cache: Sending byte: 125 = 01111101
[ 12 | CLK=0] C1_WIRE = 0, C2_WIRE = 3
[ 13 | CLK=1] C1_WIRE = 0, C2_WIRE = 3
[ 13 | CLK=1] MemCTR: C2_WRITE_LINE, A2 = 000000000000010
[ 13 | CLK=1] MemCTR: Wrote byte 211 = 11010011 to ram[0000000000000100000000]
[ 13 | CLK=1] MemCTR: Wrote byte 125 = 01111101 to ram[0000000000000100000001]
[ 14 | CLK=0] Cache: Sending byte: 207 = 11001111
[ 14 | CLK=0] Cache: Sending byte:  99 = 01100011
[ 14 | CLK=0] C1_WIRE = 0, C2_WIRE = 3
[ 15 | CLK=1] MemCTR: Wrote byte 207 = 11001111 to ram[0000000000000100000010]
[ 15 | CLK=1] MemCTR: Wrote byte  99 = 01100011 to ram[0000000000000100000011]
[ 15 | CLK=1] C1_WIRE = 0, C2_WIRE = 3
[ 16 | CLK=0] Cache: Sending byte: 214 = 11010110
[ 16 | CLK=0] Cache: Sending byte:  80 = 01010000
[ 16 | CLK=0] C1_WIRE = 0, C2_WIRE = 3
[ 17 | CLK=1] MemCTR: Wrote byte 214 = 11010110 to ram[0000000000000100000100]
[ 17 | CLK=1] MemCTR: Wrote byte  80 = 01010000 to ram[0000000000000100000101]
[ 17 | CLK=1] C1_WIRE = 0, C2_WIRE = 3
[ 18 | CLK=0] Cache: Sending byte:  85 = 01010101
[ 18 | CLK=0] Cache: Sending byte:  64 = 01000000
[ 18 | CLK=0] C1_WIRE = 0, C2_WIRE = 3
[ 19 | CLK=1] MemCTR: Wrote byte  85 = 01010101 to ram[0000000000000100000110]
[ 19 | CLK=1] MemCTR: Wrote byte  64 = 01000000 to ram[0000000000000100000111]
[ 19 | CLK=1] C1_WIRE = 0, C2_WIRE = 3
[ 20 | CLK=0] Cache: Sending byte:  13 = 00001101
[ 20 | CLK=0] Cache: Sending byte: 145 = 10010001
[ 20 | CLK=0] C1_WIRE = 0, C2_WIRE = 3
[ 21 | CLK=1] MemCTR: Wrote byte  13 = 00001101 to ram[0000000000000100001000]
[ 21 | CLK=1] MemCTR: Wrote byte 145 = 10010001 to ram[0000000000000100001001]
[ 21 | CLK=1] C1_WIRE = 0, C2_WIRE = 3
[ 22 | CLK=0] Cache: Sending byte: 115 = 01110011
[ 22 | CLK=0] Cache: Sending byte: 216 = 11011000
[ 22 | CLK=0] C1_WIRE = 0, C2_WIRE = 3
[ 23 | CLK=1] MemCTR: Wrote byte 115 = 01110011 to ram[0000000000000100001010]
[ 23 | CLK=1] MemCTR: Wrote byte 216 = 11011000 to ram[0000000000000100001011]
[ 23 | CLK=1] C1_WIRE = 0, C2_WIRE = 3
[ 24 | CLK=0] Cache: Sending byte: 185 = 10111001
[ 24 | CLK=0] Cache: Sending byte: 226 = 11100010
[ 24 | CLK=0] C1_WIRE = 0, C2_WIRE = 3
[ 25 | CLK=1] MemCTR: Wrote byte 185 = 10111001 to ram[0000000000000100001100]
[ 25 | CLK=1] MemCTR: Wrote byte 226 = 11100010 to ram[0000000000000100001101]
[ 25 | CLK=1] C1_WIRE = 0, C2_WIRE = 3
[ 26 | CLK=0] Cache: Sending byte: 226 = 11100010
[ 26 | CLK=0] Cache: Sending byte:  70 = 01000110
[ 26 | CLK=0] C1_WIRE = 0, C2_WIRE = 3
[ 27 | CLK=1] MemCTR: Wrote byte 226 = 11100010 to ram[0000000000000100001110]
[ 27 | CLK=1] MemCTR: Wrote byte  70 = 01000110 to ram[0000000000000100001111]
[ 27 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 28 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 29 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 30 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 31 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 32 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 33 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 34 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 35 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 36 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 37 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 38 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 39 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 40 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 41 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 42 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 43 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 44 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 45 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 46 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 47 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 48 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 49 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 50 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 51 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 52 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 53 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 54 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 55 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 56 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 57 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 58 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 59 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 60 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 61 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 62 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 63 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 64 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 65 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 66 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 67 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 68 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 69 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 70 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 71 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 72 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 73 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 74 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 75 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 76 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 77 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 78 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 79 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 80 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 81 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 82 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 83 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 84 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 85 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 86 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 87 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 88 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 89 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 90 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 91 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 92 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 93 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 94 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 95 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 96 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 97 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[ 98 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[ 99 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[100 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[101 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[102 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[103 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[104 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[105 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[106 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[107 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[108 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[109 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[110 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[111 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[112 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[113 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[114 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[115 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[116 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[117 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[118 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[119 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[120 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[121 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[122 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[123 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[124 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[125 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[126 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[127 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[128 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[129 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[130 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[131 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[132 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[133 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[134 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[135 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[136 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[137 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[138 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[139 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[140 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[141 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[142 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[143 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[144 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[145 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[146 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[147 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[148 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[149 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[150 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[151 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[152 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[153 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[154 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[155 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[156 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[157 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[158 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[159 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[160 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[161 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[162 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[163 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[164 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[165 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[166 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[167 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[168 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[169 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[170 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[171 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[172 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[173 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[174 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[175 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[176 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[177 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[178 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[179 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[180 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[181 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[182 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[183 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[184 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[185 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[186 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[187 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[188 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[189 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[190 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[191 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[192 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[193 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[194 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[195 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[196 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[197 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[198 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[199 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[200 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[201 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[202 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[203 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[204 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[205 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[206 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[207 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[208 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[209 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[210 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[211 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[212 | CLK=0] MemCTR: Sending C2_RESPONSE
[212 | CLK=0] C1_WIRE = 0, C2_WIRE = 1
[213 | CLK=1] C1_WIRE = 0, C2_WIRE = 1
[213 | CLK=1] Cache received C2_RESPONSE
[214 | CLK=0] C1_WIRE = 0, C2_WIRE = 2
[215 | CLK=1] C1_WIRE = 0, C2_WIRE = 2
[215 | CLK=1] MemCTR: C2_READ_LINE, A2 = 000000000100010
[216 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[217 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[218 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[219 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[220 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[221 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[222 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[223 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[224 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[225 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[226 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[227 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[228 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[229 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[230 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[231 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[232 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[233 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[234 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[235 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[236 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[237 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[238 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[239 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[240 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[241 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[242 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[243 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[244 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[245 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[246 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[247 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[248 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[249 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[250 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[251 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[252 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[253 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[254 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[255 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[256 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[257 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[258 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[259 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[260 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[261 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[262 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[263 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[264 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[265 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[266 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[267 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[268 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[269 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[270 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[271 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[272 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[273 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[274 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[275 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[276 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[277 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[278 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[279 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[280 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[281 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[282 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[283 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[284 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[285 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[286 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[287 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[288 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[289 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[290 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[291 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[292 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[293 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[294 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[295 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[296 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[297 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[298 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[299 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[300 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[301 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[302 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[303 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[304 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[305 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[306 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[307 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[308 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[309 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[310 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[311 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[312 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[313 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[314 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[315 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[316 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[317 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[318 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[319 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[320 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[321 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[322 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[323 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[324 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[325 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[326 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[327 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[328 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[329 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[330 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[331 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[332 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[333 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[334 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[335 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[336 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[337 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[338 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[339 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[340 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[341 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[342 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[343 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[344 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[345 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[346 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[347 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[348 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[349 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[350 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[351 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[352 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[353 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[354 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[355 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[356 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[357 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[358 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[359 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[360 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[361 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[362 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[363 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[364 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[365 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[366 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[367 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[368 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[369 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[370 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[371 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[372 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[373 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[374 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[375 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[376 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[377 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[378 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[379 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[380 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[381 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[382 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[383 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[384 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[385 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[386 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[387 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[388 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[389 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[390 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[391 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[392 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[393 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[394 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[395 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[396 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[397 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[398 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[399 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[400 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[401 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[402 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[403 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[404 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[405 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[406 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[407 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[408 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[409 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[410 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[411 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[412 | CLK=0] C1_WIRE = 0, C2_WIRE = 0
[413 | CLK=1] C1_WIRE = 0, C2_WIRE = 0
[414 | CLK=0] MemCTR: Sending C2_RESPONSE
[414 | CLK=0] MemCTR: Sent byte 192 = 11000000 from ram[0000000001000100000000]
[414 | CLK=0] MemCTR: Sent byte  72 = 01001000 from ram[0000000001000100000001]
[414 | CLK=0] C1_WIRE = 0, C2_WIRE = 1
[415 | CLK=1] C1_WIRE = 0, C2_WIRE = 1
[415 | CLK=1] Cache received C2_RESPONSE
[415 | CLK=1] Cache: Wrote byte 192 = 11000000 to data[2][1][0]
[415 | CLK=1] Cache: Wrote byte  72 = 01001000 to data[2][1][1]
[416 | CLK=0] MemCTR: Sent byte  46 = 00101110 from ram[0000000001000100000010]
[416 | CLK=0] MemCTR: Sent byte 109 = 01101101 from ram[0000000001000100000011]
[416 | CLK=0] C1_WIRE = 0, C2_WIRE = 1
[417 | CLK=1] Cache: Wrote byte  46 = 00101110 to data[2][1][2]
[417 | CLK=1] Cache: Wrote byte 109 = 01101101 to data[2][1][3]
[417 | CLK=1] C1_WIRE = 0, C2_WIRE = 1
[418 | CLK=0] MemCTR: Sent byte 100 = 01100100 from ram[0000000001000100000100]
[418 | CLK=0] MemCTR: Sent byte 173 = 10101101 from ram[0000000001000100000101]
[418 | CLK=0] C1_WIRE = 0, C2_WIRE = 1
[419 | CLK=1] Cache: Wrote byte 100 = 01100100 to data[2][1][4]
[419 | CLK=1] Cache: Wrote byte 173 = 10101101 to data[2][1][5]
[419 | CLK=1] C1_WIRE = 0, C2_WIRE = 1
[420 | CLK=0] MemCTR: Sent byte 243 = 11110011 from ram[0000000001000100000110]
[420 | CLK=0] MemCTR: Sent byte  93 = 01011101 from ram[0000000001000100000111]
[420 | CLK=0] C1_WIRE = 0, C2_WIRE = 1
[421 | CLK=1] Cache: Wrote byte 243 = 11110011 to data[2][1][6]
[421 | CLK=1] Cache: Wrote byte  93 = 01011101 to data[2][1][7]
[421 | CLK=1] C1_WIRE = 0, C2_WIRE = 1
[422 | CLK=0] MemCTR: Sent byte  78 = 01001110 from ram[0000000001000100001000]
[422 | CLK=0] MemCTR: Sent byte  32 = 00100000 from ram[0000000001000100001001]
[422 | CLK=0] C1_WIRE = 0, C2_WIRE = 1
[423 | CLK=1] Cache: Wrote byte  78 = 01001110 to data[2][1][8]
[423 | CLK=1] Cache: Wrote byte  32 = 00100000 to data[2][1][9]
[423 | CLK=1] C1_WIRE = 0, C2_WIRE = 1
[424 | CLK=0] MemCTR: Sent byte  50 = 00110010 from ram[0000000001000100001010]
[424 | CLK=0] MemCTR: Sent byte  31 = 00011111 from ram[0000000001000100001011]
[424 | CLK=0] C1_WIRE = 0, C2_WIRE = 1
[425 | CLK=1] Cache: Wrote byte  50 = 00110010 to data[2][1][10]
[425 | CLK=1] Cache: Wrote byte  31 = 00011111 to data[2][1][11]
[425 | CLK=1] C1_WIRE = 0, C2_WIRE = 1
[426 | CLK=0] MemCTR: Sent byte 245 = 11110101 from ram[0000000001000100001100]
[426 | CLK=0] MemCTR: Sent byte 181 = 10110101 from ram[0000000001000100001101]
[426 | CLK=0] C1_WIRE = 0, C2_WIRE = 1
[427 | CLK=1] Cache: Wrote byte 245 = 11110101 to data[2][1][12]
[427 | CLK=1] Cache: Wrote byte 181 = 10110101 to data[2][1][13]
[427 | CLK=1] C1_WIRE = 0, C2_WIRE = 1
[428 | CLK=0] MemCTR: Sent byte  35 = 00100011 from ram[0000000001000100001110]
[428 | CLK=0] MemCTR: Sent byte 231 = 11100111 from ram[0000000001000100001111]
[428 | CLK=0] C1_WIRE = 0, C2_WIRE = 1
[429 | CLK=1] Cache: Wrote byte  35 = 00100011 to data[2][1][14]
[429 | CLK=1] Cache: Wrote byte 231 = 11100111 to data[2][1][15]
[429 | CLK=1] C1_WIRE = 0, C2_WIRE = z
[430 | CLK=0] Cache: Sending byte: 109 = 01101101
[430 | CLK=0] Cache: Sending byte: 100 = 01100100
[430 | CLK=0] C1_WIRE = 7, C2_WIRE = z
[431 | CLK=1] C1_WIRE = 7, C2_WIRE = z
[431 | CLK=1] CPU received C1_RESPONSE
[431 | CLK=1] CPU: Received byte: 109 = 01101101
[431 | CLK=1] CPU: Received byte: 100 = 01100100
[432 | CLK=0] Cache: Sending byte: 173 = 10101101
[432 | CLK=0] Cache: Sending byte: 243 = 11110011
[432 | CLK=0] C1_WIRE = 7, C2_WIRE = z
[433 | CLK=1] CPU: Received byte: 173 = 10101101
[433 | CLK=1] CPU: Received byte: 243 = 11110011
[433 | CLK=1] C1_WIRE = 7, C2_WIRE = z
[434 | CLK=0] C1_WIRE = z, C2_WIRE = z

---------- Iteration 0 finished ----------

[435 | CLK=1] C1_WIRE = z, C2_WIRE = z
[436 | CLK=0] C1_WIRE = z, C2_WIRE = z
[437 | CLK=1] C1_WIRE = z, C2_WIRE = z
[438 | CLK=0] <Sending C1 and first half of A1>
[438 | CLK=0] C1_WIRE = 3, C2_WIRE = z
[439 | CLK=1] C1_WIRE = 3, C2_WIRE = z
[439 | CLK=1] Cache: C1_READ32, A1 = 000000000100010
[440 | CLK=0] <Sending second half of A1>
[440 | CLK=0] C1_WIRE = 3, C2_WIRE = z
[441 | CLK=1] tag = 0000000001, set = 00010, offset = 0000011
Found line #1
[441 | CLK=1] C1_WIRE = 3, C2_WIRE = z
[442 | CLK=0] <Finished sending>
[442 | CLK=0] C1_WIRE = 0, C2_WIRE = z
[443 | CLK=1] C1_WIRE = 0, C2_WIRE = z
[444 | CLK=0] C1_WIRE = 0, C2_WIRE = z
[445 | CLK=1] C1_WIRE = 0, C2_WIRE = z
[446 | CLK=0] Cache: Sending byte: 109 = 01101101
[446 | CLK=0] Cache: Sending byte: 100 = 01100100
[446 | CLK=0] C1_WIRE = 7, C2_WIRE = z
[447 | CLK=1] C1_WIRE = 7, C2_WIRE = z
[447 | CLK=1] CPU received C1_RESPONSE
[447 | CLK=1] CPU: Received byte: 109 = 01101101
[447 | CLK=1] CPU: Received byte: 100 = 01100100
[448 | CLK=0] Cache: Sending byte: 173 = 10101101
[448 | CLK=0] Cache: Sending byte: 243 = 11110011
[448 | CLK=0] C1_WIRE = 7, C2_WIRE = z
[449 | CLK=1] CPU: Received byte: 173 = 10101101
[449 | CLK=1] CPU: Received byte: 243 = 11110011
[449 | CLK=1] C1_WIRE = 7, C2_WIRE = z
[450 | CLK=0] C1_WIRE = z, C2_WIRE = z

---------- Iteration 1 finished ----------

[451 | CLK=1] C1_WIRE = z, C2_WIRE = z
[452 | CLK=0] C1_WIRE = z, C2_WIRE = z
[453 | CLK=1] C1_WIRE = z, C2_WIRE = z
[454 | CLK=0] C1_WIRE = z, C2_WIRE = z
[455 | CLK=1] C1_WIRE = z, C2_WIRE = z
[456 | CLK=0] C1_WIRE = z, C2_WIRE = z
testbench.sv:129: $finish called at 457 (1s)
