EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:special
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:texas_mod
LIBS:johanson
LIBS:EEG_v2-cache
EELAYER 27 0
EELAYER END
$Descr A 11000 8500
encoding utf-8
Sheet 1 4
Title "Project Synapse Prototype Board"
Date "14 jan 2015"
Rev "A.b"
Comp "Senior Design 14-15"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 7000 4200 1550 1550
U 54B45B18
F0 "Analog Frontend" 50
F1 "EEG_v2_analog.sch" 50
F2 "RESET" I L 7000 4350 60 
F3 "START" I L 7000 4250 60 
F4 "CS" I L 7000 4450 60 
F5 "SCLK" I L 7000 4550 60 
F6 "DIN" I L 7000 4650 60 
F7 "DOUT" O L 7000 4750 60 
F8 "DRDY" O L 7000 4850 60 
$EndSheet
$Sheet
S 4600 1900 2100 1350
U 54B47D54
F0 "Power" 50
F1 "EEG_v2_power.sch" 50
$EndSheet
$Sheet
S 2300 4200 1550 1600
U 54B458F2
F0 "Microcontroller" 50
F1 "EEG_v2_micro.sch" 50
F2 "MOSI" O R 3850 4650 60 
F3 "MISO" I R 3850 4750 60 
F4 "SCK" O R 3850 4550 60 
$EndSheet
Wire Wire Line
	3850 4550 7000 4550
Wire Wire Line
	7000 4650 3850 4650
Wire Wire Line
	3850 4750 7000 4750
$EndSCHEMATC
