Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Nov 12 15:02:30 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_stopwatch_timing_summary_routed.rpt -pb top_stopwatch_timing_summary_routed.pb -rpx top_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_clear_button_detector/r_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_fnd_controller/U_clk_div/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_run_stop_button_detector/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.989        0.000                      0                  150        0.214        0.000                      0                  150        4.500        0.000                       0                   108  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.989        0.000                      0                  150        0.214        0.000                      0                  150        4.500        0.000                       0                   108  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.989ns  (required time - arrival time)
  Source:                 U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 0.919ns (24.680%)  route 2.805ns (75.320%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.620     5.141    U_stopwatch_datapath/U_time_counter_10ms/CLK
    SLICE_X60Y22         FDCE                                         r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.518     5.659 f  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[4]/Q
                         net (fo=15, routed)          0.990     6.649    U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[4]
    SLICE_X60Y22         LUT3 (Prop_lut3_I1_O)        0.124     6.773 f  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[6]_i_5/O
                         net (fo=3, routed)           0.451     7.224    U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[6]_i_5_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.348 r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[6]_i_3/O
                         net (fo=2, routed)           0.840     8.188    U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[6]_i_3_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I0_O)        0.153     8.341 r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[6]_i_2/O
                         net (fo=1, routed)           0.524     8.865    U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[6]_i_2_n_0
    SLICE_X60Y22         FDCE                                         r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.504    14.845    U_stopwatch_datapath/U_time_counter_10ms/CLK
    SLICE_X60Y22         FDCE                                         r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[6]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X60Y22         FDCE (Setup_fdce_C_D)       -0.252    14.854    U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  5.989    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 U_clear_button_detector/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clear_button_detector/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 1.923ns (51.542%)  route 1.808ns (48.458%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.630     5.151    U_clear_button_detector/CLK
    SLICE_X60Y15         FDCE                                         r  U_clear_button_detector/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDCE (Prop_fdce_C_Q)         0.518     5.669 r  U_clear_button_detector/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.941     6.610    U_clear_button_detector/r_counter_reg_n_0_[1]
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.266 r  U_clear_button_detector/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.266    U_clear_button_detector/r_counter0_carry_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  U_clear_button_detector/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.380    U_clear_button_detector/r_counter0_carry__0_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  U_clear_button_detector/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.494    U_clear_button_detector/r_counter0_carry__1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.716 r  U_clear_button_detector/r_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.867     8.583    U_clear_button_detector/r_counter0_carry__2_n_7
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.299     8.882 r  U_clear_button_detector/r_counter[13]_i_1__0/O
                         net (fo=1, routed)           0.000     8.882    U_clear_button_detector/r_counter[13]
    SLICE_X58Y17         FDCE                                         r  U_clear_button_detector/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.510    14.851    U_clear_button_detector/CLK
    SLICE_X58Y17         FDCE                                         r  U_clear_button_detector/r_counter_reg[13]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y17         FDCE (Setup_fdce_C_D)        0.029    15.119    U_clear_button_detector/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -8.882    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.280ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.696ns  (logic 1.090ns (29.489%)  route 2.606ns (70.511%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.621     5.142    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y22         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 r  U_fnd_controller/U_clk_div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.870     6.431    U_fnd_controller/U_clk_div/r_counter_reg_n_0_[12]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.299     6.730 r  U_fnd_controller/U_clk_div/r_counter[16]_i_5__1/O
                         net (fo=1, routed)           0.645     7.376    U_fnd_controller/U_clk_div/r_counter[16]_i_5__1_n_0
    SLICE_X65Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.500 r  U_fnd_controller/U_clk_div/r_counter[16]_i_4__1/O
                         net (fo=1, routed)           0.263     7.763    U_fnd_controller/U_clk_div/r_counter[16]_i_4__1_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.887 f  U_fnd_controller/U_clk_div/r_counter[16]_i_2__1/O
                         net (fo=17, routed)          0.828     8.715    U_fnd_controller/U_clk_div/r_clk
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.124     8.839 r  U_fnd_controller/U_clk_div/r_counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     8.839    U_fnd_controller/U_clk_div/r_counter[2]
    SLICE_X65Y20         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.508    14.849    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y20         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y20         FDCE (Setup_fdce_C_D)        0.031    15.119    U_fnd_controller/U_clk_div/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  6.280    

Slack (MET) :             6.294ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 1.120ns (30.057%)  route 2.606ns (69.943%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.621     5.142    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y22         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 r  U_fnd_controller/U_clk_div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.870     6.431    U_fnd_controller/U_clk_div/r_counter_reg_n_0_[12]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.299     6.730 r  U_fnd_controller/U_clk_div/r_counter[16]_i_5__1/O
                         net (fo=1, routed)           0.645     7.376    U_fnd_controller/U_clk_div/r_counter[16]_i_5__1_n_0
    SLICE_X65Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.500 r  U_fnd_controller/U_clk_div/r_counter[16]_i_4__1/O
                         net (fo=1, routed)           0.263     7.763    U_fnd_controller/U_clk_div/r_counter[16]_i_4__1_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.887 f  U_fnd_controller/U_clk_div/r_counter[16]_i_2__1/O
                         net (fo=17, routed)          0.828     8.715    U_fnd_controller/U_clk_div/r_clk
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.154     8.869 r  U_fnd_controller/U_clk_div/r_counter[4]_i_1__1/O
                         net (fo=1, routed)           0.000     8.869    U_fnd_controller/U_clk_div/r_counter[4]
    SLICE_X65Y20         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.508    14.849    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y20         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[4]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y20         FDCE (Setup_fdce_C_D)        0.075    15.163    U_fnd_controller/U_clk_div/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                  6.294    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 U_clear_button_detector/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clear_button_detector/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 1.118ns (30.316%)  route 2.570ns (69.684%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.629     5.150    U_clear_button_detector/CLK
    SLICE_X58Y16         FDCE                                         r  U_clear_button_detector/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.419     5.569 r  U_clear_button_detector/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.875     6.444    U_clear_button_detector/r_counter_reg_n_0_[12]
    SLICE_X58Y16         LUT4 (Prop_lut4_I0_O)        0.299     6.743 r  U_clear_button_detector/r_counter[16]_i_5__0/O
                         net (fo=1, routed)           0.280     7.023    U_clear_button_detector/r_counter[16]_i_5__0_n_0
    SLICE_X58Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.147 r  U_clear_button_detector/r_counter[16]_i_4__0/O
                         net (fo=1, routed)           0.425     7.572    U_clear_button_detector/r_counter[16]_i_4__0_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.696 f  U_clear_button_detector/r_counter[16]_i_2__0/O
                         net (fo=17, routed)          0.990     8.686    U_clear_button_detector/r_clk
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.152     8.838 r  U_clear_button_detector/r_counter[15]_i_1__0/O
                         net (fo=1, routed)           0.000     8.838    U_clear_button_detector/r_counter[15]
    SLICE_X58Y17         FDCE                                         r  U_clear_button_detector/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.510    14.851    U_clear_button_detector/CLK
    SLICE_X58Y17         FDCE                                         r  U_clear_button_detector/r_counter_reg[15]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y17         FDCE (Setup_fdce_C_D)        0.075    15.165    U_clear_button_detector/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 1.021ns (27.659%)  route 2.670ns (72.341%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.560     5.081    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X54Y18         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDCE (Prop_fdce_C_Q)         0.478     5.559 f  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[9]/Q
                         net (fo=3, routed)           1.155     6.714    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[9]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.295     7.009 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_4/O
                         net (fo=1, routed)           0.494     7.503    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_4_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.627 f  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3/O
                         net (fo=19, routed)          1.021     8.649    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3_n_0
    SLICE_X54Y20         LUT2 (Prop_lut2_I1_O)        0.124     8.773 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     8.773    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next[18]
    SLICE_X54Y20         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.441    14.782    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X54Y20         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[18]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X54Y20         FDCE (Setup_fdce_C_D)        0.079    15.100    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 1.050ns (28.223%)  route 2.670ns (71.777%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.560     5.081    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X54Y18         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDCE (Prop_fdce_C_Q)         0.478     5.559 f  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[9]/Q
                         net (fo=3, routed)           1.155     6.714    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[9]
    SLICE_X56Y19         LUT4 (Prop_lut4_I2_O)        0.295     7.009 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_4/O
                         net (fo=1, routed)           0.494     7.503    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_4_n_0
    SLICE_X56Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.627 f  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3/O
                         net (fo=19, routed)          1.021     8.649    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_3_n_0
    SLICE_X54Y20         LUT2 (Prop_lut2_I1_O)        0.153     8.802 r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg[19]_i_2/O
                         net (fo=1, routed)           0.000     8.802    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_next[19]
    SLICE_X54Y20         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.441    14.782    U_stopwatch_datapath/U_clk_div_stopwatch/CLK
    SLICE_X54Y20         FDCE                                         r  U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[19]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X54Y20         FDCE (Setup_fdce_C_D)        0.118    15.139    U_stopwatch_datapath/U_clk_div_stopwatch/r_counter_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  6.337    

Slack (MET) :             6.346ns  (required time - arrival time)
  Source:                 U_clear_button_detector/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clear_button_detector/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 2.039ns (56.264%)  route 1.585ns (43.736%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.630     5.151    U_clear_button_detector/CLK
    SLICE_X60Y15         FDCE                                         r  U_clear_button_detector/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDCE (Prop_fdce_C_Q)         0.518     5.669 r  U_clear_button_detector/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.941     6.610    U_clear_button_detector/r_counter_reg_n_0_[1]
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.266 r  U_clear_button_detector/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.266    U_clear_button_detector/r_counter0_carry_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.380 r  U_clear_button_detector/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.380    U_clear_button_detector/r_counter0_carry__0_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.494 r  U_clear_button_detector/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.494    U_clear_button_detector/r_counter0_carry__1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.828 r  U_clear_button_detector/r_counter0_carry__2/O[1]
                         net (fo=1, routed)           0.644     8.472    U_clear_button_detector/r_counter0_carry__2_n_6
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.303     8.775 r  U_clear_button_detector/r_counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000     8.775    U_clear_button_detector/r_counter[14]
    SLICE_X58Y17         FDCE                                         r  U_clear_button_detector/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.510    14.851    U_clear_button_detector/CLK
    SLICE_X58Y17         FDCE                                         r  U_clear_button_detector/r_counter_reg[14]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X58Y17         FDCE (Setup_fdce_C_D)        0.031    15.121    U_clear_button_detector/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  6.346    

Slack (MET) :             6.347ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 1.090ns (30.084%)  route 2.533ns (69.916%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.621     5.142    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y22         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 r  U_fnd_controller/U_clk_div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.870     6.431    U_fnd_controller/U_clk_div/r_counter_reg_n_0_[12]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.299     6.730 r  U_fnd_controller/U_clk_div/r_counter[16]_i_5__1/O
                         net (fo=1, routed)           0.645     7.376    U_fnd_controller/U_clk_div/r_counter[16]_i_5__1_n_0
    SLICE_X65Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.500 r  U_fnd_controller/U_clk_div/r_counter[16]_i_4__1/O
                         net (fo=1, routed)           0.263     7.763    U_fnd_controller/U_clk_div/r_counter[16]_i_4__1_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.887 f  U_fnd_controller/U_clk_div/r_counter[16]_i_2__1/O
                         net (fo=17, routed)          0.755     8.641    U_fnd_controller/U_clk_div/r_clk
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.765 r  U_fnd_controller/U_clk_div/r_counter[13]_i_1__1/O
                         net (fo=1, routed)           0.000     8.765    U_fnd_controller/U_clk_div/r_counter[13]
    SLICE_X65Y23         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.504    14.845    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y23         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[13]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y23         FDCE (Setup_fdce_C_D)        0.029    15.113    U_fnd_controller/U_clk_div/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.765    
  -------------------------------------------------------------------
                         slack                                  6.347    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 1.090ns (30.101%)  route 2.531ns (69.899%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.621     5.142    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y22         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 r  U_fnd_controller/U_clk_div/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.870     6.431    U_fnd_controller/U_clk_div/r_counter_reg_n_0_[12]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.299     6.730 r  U_fnd_controller/U_clk_div/r_counter[16]_i_5__1/O
                         net (fo=1, routed)           0.645     7.376    U_fnd_controller/U_clk_div/r_counter[16]_i_5__1_n_0
    SLICE_X65Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.500 r  U_fnd_controller/U_clk_div/r_counter[16]_i_4__1/O
                         net (fo=1, routed)           0.263     7.763    U_fnd_controller/U_clk_div/r_counter[16]_i_4__1_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.887 f  U_fnd_controller/U_clk_div/r_counter[16]_i_2__1/O
                         net (fo=17, routed)          0.753     8.639    U_fnd_controller/U_clk_div/r_clk
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.763 r  U_fnd_controller/U_clk_div/r_counter[14]_i_1__1/O
                         net (fo=1, routed)           0.000     8.763    U_fnd_controller/U_clk_div/r_counter[14]
    SLICE_X65Y23         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.504    14.845    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y23         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[14]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y23         FDCE (Setup_fdce_C_D)        0.031    15.115    U_fnd_controller/U_clk_div/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  6.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.427%)  route 0.162ns (46.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.586     1.469    U_stopwatch_datapath/U_time_counter_sec/CLK
    SLICE_X61Y19         FDCE                                         r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[3]/Q
                         net (fo=8, routed)           0.162     1.772    U_stopwatch_datapath/U_time_counter_sec/w_sec[3]
    SLICE_X60Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.817 r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.817    U_stopwatch_datapath/U_time_counter_sec/time_counter_reg[4]_i_1__2_n_0
    SLICE_X60Y19         FDCE                                         r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.854     1.981    U_stopwatch_datapath/U_time_counter_sec/CLK
    SLICE_X60Y19         FDCE                                         r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[4]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X60Y19         FDCE (Hold_fdce_C_D)         0.121     1.603    U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.470%)  route 0.089ns (26.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.584     1.467    U_stopwatch_datapath/U_time_counter_10ms/CLK
    SLICE_X60Y22         FDCE                                         r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.148     1.615 r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[3]/Q
                         net (fo=15, routed)          0.089     1.704    U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[3]
    SLICE_X60Y22         LUT6 (Prop_lut6_I4_O)        0.098     1.802 r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.802    U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[4]_i_1__1_n_0
    SLICE_X60Y22         FDCE                                         r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.851     1.978    U_stopwatch_datapath/U_time_counter_10ms/CLK
    SLICE_X60Y22         FDCE                                         r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[4]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y22         FDCE (Hold_fdce_C_D)         0.120     1.587    U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.585     1.468    U_stopwatch_datapath/U_time_counter_hour/CLK
    SLICE_X63Y21         FDCE                                         r  U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[2]/Q
                         net (fo=7, routed)           0.098     1.694    U_stopwatch_datapath/U_time_counter_hour/w_hour[2]
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.099     1.793 r  U_stopwatch_datapath/U_time_counter_hour/time_counter_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.793    U_stopwatch_datapath/U_time_counter_hour/time_counter_reg[4]_i_2_n_0
    SLICE_X63Y21         FDCE                                         r  U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.854     1.981    U_stopwatch_datapath/U_time_counter_hour/CLK
    SLICE_X63Y21         FDCE                                         r  U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[4]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDCE (Hold_fdce_C_D)         0.092     1.560    U_stopwatch_datapath/U_time_counter_hour/time_counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.605%)  route 0.099ns (30.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.585     1.468    U_stopwatch_datapath/U_time_counter_min/CLK
    SLICE_X61Y20         FDCE                                         r  U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[2]/Q
                         net (fo=8, routed)           0.099     1.695    U_stopwatch_datapath/U_time_counter_min/w_min[2]
    SLICE_X61Y20         LUT6 (Prop_lut6_I4_O)        0.099     1.794 r  U_stopwatch_datapath/U_time_counter_min/time_counter_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.794    U_stopwatch_datapath/U_time_counter_min/time_counter_reg[3]_i_1__0_n_0
    SLICE_X61Y20         FDCE                                         r  U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.853     1.980    U_stopwatch_datapath/U_time_counter_min/CLK
    SLICE_X61Y20         FDCE                                         r  U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[3]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y20         FDCE (Hold_fdce_C_D)         0.092     1.560    U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U_stopwatch_control_unit/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.174%)  route 0.164ns (46.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.587     1.470    U_stopwatch_control_unit/CLK
    SLICE_X58Y18         FDCE                                         r  U_stopwatch_control_unit/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  U_stopwatch_control_unit/FSM_onehot_state_reg[2]/Q
                         net (fo=34, routed)          0.164     1.775    U_stopwatch_datapath/U_time_counter_10ms/w_clear
    SLICE_X58Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.820 r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.820    U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[2]_i_1_n_0
    SLICE_X58Y20         FDCE                                         r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.853     1.980    U_stopwatch_datapath/U_time_counter_10ms/CLK
    SLICE_X58Y20         FDCE                                         r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[2]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X58Y20         FDCE (Hold_fdce_C_D)         0.091     1.573    U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.294%)  route 0.157ns (45.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.586     1.469    U_stopwatch_datapath/U_time_counter_sec/CLK
    SLICE_X61Y19         FDCE                                         r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[3]/Q
                         net (fo=8, routed)           0.157     1.767    U_stopwatch_datapath/U_time_counter_sec/w_sec[3]
    SLICE_X61Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.812 r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.812    U_stopwatch_datapath/U_time_counter_sec/time_counter_reg[3]_i_1_n_0
    SLICE_X61Y19         FDCE                                         r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.854     1.981    U_stopwatch_datapath/U_time_counter_sec/CLK
    SLICE_X61Y19         FDCE                                         r  U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[3]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X61Y19         FDCE (Hold_fdce_C_D)         0.092     1.561    U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_stopwatch_datapath/U_time_counter_sec/time_tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_min/time_tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.839%)  route 0.146ns (41.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.587     1.470    U_stopwatch_datapath/U_time_counter_sec/CLK
    SLICE_X60Y18         FDCE                                         r  U_stopwatch_datapath/U_time_counter_sec/time_tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  U_stopwatch_datapath/U_time_counter_sec/time_tick_reg_reg/Q
                         net (fo=2, routed)           0.146     1.780    U_stopwatch_datapath/U_time_counter_min/w_sec_tick
    SLICE_X61Y18         LUT3 (Prop_lut3_I1_O)        0.045     1.825 r  U_stopwatch_datapath/U_time_counter_min/time_tick_reg_i_1__1/O
                         net (fo=1, routed)           0.000     1.825    U_stopwatch_datapath/U_time_counter_min/time_tick_next
    SLICE_X61Y18         FDCE                                         r  U_stopwatch_datapath/U_time_counter_min/time_tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.855     1.982    U_stopwatch_datapath/U_time_counter_min/CLK
    SLICE_X61Y18         FDCE                                         r  U_stopwatch_datapath/U_time_counter_min/time_tick_reg_reg/C
                         clock pessimism             -0.499     1.483    
    SLICE_X61Y18         FDCE (Hold_fdce_C_D)         0.091     1.574    U_stopwatch_datapath/U_time_counter_min/time_tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.237%)  route 0.200ns (51.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.585     1.468    U_stopwatch_datapath/U_time_counter_10ms/CLK
    SLICE_X58Y20         FDCE                                         r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[2]/Q
                         net (fo=13, routed)          0.200     1.809    U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[2]
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.854 r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.854    U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg[5]_i_1__1_n_0
    SLICE_X60Y21         FDCE                                         r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.852     1.979    U_stopwatch_datapath/U_time_counter_10ms/CLK
    SLICE_X60Y21         FDCE                                         r  U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[5]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X60Y21         FDCE (Hold_fdce_C_D)         0.121     1.602    U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U_stopwatch_datapath/U_time_counter_10ms/time_tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_sec/time_tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.587     1.470    U_stopwatch_datapath/U_time_counter_10ms/CLK
    SLICE_X60Y18         FDCE                                         r  U_stopwatch_datapath/U_time_counter_10ms/time_tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  U_stopwatch_datapath/U_time_counter_10ms/time_tick_reg_reg/Q
                         net (fo=2, routed)           0.174     1.808    U_stopwatch_datapath/U_time_counter_sec/w_mil_tick
    SLICE_X60Y18         LUT3 (Prop_lut3_I1_O)        0.045     1.853 r  U_stopwatch_datapath/U_time_counter_sec/time_tick_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.853    U_stopwatch_datapath/U_time_counter_sec/time_tick_next
    SLICE_X60Y18         FDCE                                         r  U_stopwatch_datapath/U_time_counter_sec/time_tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.855     1.982    U_stopwatch_datapath/U_time_counter_sec/CLK
    SLICE_X60Y18         FDCE                                         r  U_stopwatch_datapath/U_time_counter_sec/time_tick_reg_reg/C
                         clock pessimism             -0.512     1.470    
    SLICE_X60Y18         FDCE (Hold_fdce_C_D)         0.121     1.591    U_stopwatch_datapath/U_time_counter_sec/time_tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.726%)  route 0.193ns (51.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.585     1.468    U_stopwatch_datapath/U_time_counter_min/CLK
    SLICE_X61Y20         FDCE                                         r  U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[1]/Q
                         net (fo=8, routed)           0.193     1.802    U_stopwatch_datapath/U_time_counter_min/w_min[1]
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.042     1.844 r  U_stopwatch_datapath/U_time_counter_min/time_counter_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.844    U_stopwatch_datapath/U_time_counter_min/time_counter_reg[2]_i_1__1_n_0
    SLICE_X61Y20         FDCE                                         r  U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.853     1.980    U_stopwatch_datapath/U_time_counter_min/CLK
    SLICE_X61Y20         FDCE                                         r  U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[2]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y20         FDCE (Hold_fdce_C_D)         0.107     1.575    U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y18   U_clear_button_detector/edge_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y15   U_clear_button_detector/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y16   U_clear_button_detector/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y16   U_clear_button_detector/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y16   U_clear_button_detector/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y17   U_clear_button_detector/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y17   U_clear_button_detector/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y17   U_clear_button_detector/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y17   U_clear_button_detector/r_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   U_stopwatch_datapath/U_time_counter_10ms/time_counter_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   U_stopwatch_datapath/U_time_counter_min/time_counter_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   U_stopwatch_datapath/U_time_counter_sec/time_counter_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   U_clear_button_detector/r_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   U_clear_button_detector/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   U_clear_button_detector/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   U_clear_button_detector/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   U_clear_button_detector/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   U_clear_button_detector/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   U_clear_button_detector/r_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   U_clear_button_detector/r_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   U_clear_button_detector/r_counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   U_clear_button_detector/r_counter_reg[1]/C



