// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Full Version"

// DATE "06/27/2019 21:51:55"

// 
// Device: Altera EP2C5Q208C8 Package PQFP208
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clk,
	SignalOut,
	OutMode,
	reset,
	FreqPhaseSelect,
	UpDownSelect,
	PushButton);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clk;
output 	[15:0] SignalOut;
input 	[1:0] OutMode;
input 	reset;
input 	FreqPhaseSelect;
input 	UpDownSelect;
input 	[2:0] PushButton;

// Design Ports Information
// SignalOut[0]	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SignalOut[1]	=>  Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SignalOut[2]	=>  Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SignalOut[3]	=>  Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SignalOut[4]	=>  Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SignalOut[5]	=>  Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SignalOut[6]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SignalOut[7]	=>  Location: PIN_116,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SignalOut[8]	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SignalOut[9]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SignalOut[10]	=>  Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SignalOut[11]	=>  Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SignalOut[12]	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SignalOut[13]	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SignalOut[14]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SignalOut[15]	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OutMode[1]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OutMode[0]	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// UpDownSelect	=>  Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FreqPhaseSelect	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PushButton[0]	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PushButton[1]	=>  Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PushButton[2]	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("DirectDigitalSynthesizer_v_fast.sdo");
// synopsys translate_on

wire \P1|LessThan0~1_cout ;
wire \P1|LessThan0~3_cout ;
wire \P1|LessThan0~5_cout ;
wire \P1|LessThan0~7_cout ;
wire \P1|LessThan0~9_cout ;
wire \P1|LessThan0~11_cout ;
wire \P1|LessThan0~13_cout ;
wire \P1|LessThan0~15_cout ;
wire \P1|LessThan0~17_cout ;
wire \P1|LessThan0~19_cout ;
wire \P1|LessThan0~21_cout ;
wire \P1|LessThan0~23_cout ;
wire \P1|LessThan0~25_cout ;
wire \P1|LessThan0~27_cout ;
wire \P1|LessThan0~29_cout ;
wire \P1|LessThan0~31_cout ;
wire \P1|LessThan0~33_cout ;
wire \P1|LessThan0~35_cout ;
wire \P1|LessThan0~37_cout ;
wire \P1|LessThan0~39_cout ;
wire \P1|LessThan0~41_cout ;
wire \P1|LessThan0~43_cout ;
wire \P1|LessThan0~45_cout ;
wire \P1|LessThan0~47_cout ;
wire \P1|LessThan0~49_cout ;
wire \P1|LessThan0~51_cout ;
wire \P1|LessThan0~53_cout ;
wire \P1|LessThan0~55_cout ;
wire \P1|LessThan0~57_cout ;
wire \P1|LessThan0~59_cout ;
wire \P1|LessThan0~61_cout ;
wire \P1|LessThan0~62_combout ;
wire \B1|Add0~1 ;
wire \B1|Add0~0_combout ;
wire \B1|Add0~3 ;
wire \B1|Add0~2_combout ;
wire \B1|Add0~5 ;
wire \B1|Add0~4_combout ;
wire \B1|Add0~7 ;
wire \B1|Add0~6_combout ;
wire \B1|Add0~9 ;
wire \B1|Add0~8_combout ;
wire \B1|Add0~11 ;
wire \B1|Add0~10_combout ;
wire \B1|Add0~13 ;
wire \B1|Add0~12_combout ;
wire \B1|Add0~15 ;
wire \B1|Add0~14_combout ;
wire \B1|Add0~17 ;
wire \B1|Add0~16_combout ;
wire \B1|Add0~19 ;
wire \B1|Add0~18_combout ;
wire \B1|Add0~21 ;
wire \B1|Add0~20_combout ;
wire \B1|Add0~23 ;
wire \B1|Add0~22_combout ;
wire \B1|Add0~25 ;
wire \B1|Add0~24_combout ;
wire \B1|Add0~27 ;
wire \B1|Add0~26_combout ;
wire \B1|Add0~29 ;
wire \B1|Add0~28_combout ;
wire \B1|Add0~31 ;
wire \B1|Add0~30_combout ;
wire \B1|Add0~33 ;
wire \B1|Add0~32_combout ;
wire \B1|Add0~35 ;
wire \B1|Add0~34_combout ;
wire \B1|Add0~37 ;
wire \B1|Add0~36_combout ;
wire \B1|Add0~39 ;
wire \B1|Add0~38_combout ;
wire \B1|Add0~41 ;
wire \B1|Add0~40_combout ;
wire \B1|Add0~43 ;
wire \B1|Add0~42_combout ;
wire \B1|Add0~45 ;
wire \B1|Add0~44_combout ;
wire \B1|Add0~47 ;
wire \B1|Add0~46_combout ;
wire \B1|Add0~49 ;
wire \B1|Add0~48_combout ;
wire \B1|Add0~51 ;
wire \B1|Add0~50_combout ;
wire \B1|Add0~53 ;
wire \B1|Add0~52_combout ;
wire \B1|Add0~55 ;
wire \B1|Add0~54_combout ;
wire \B1|Add0~57 ;
wire \B1|Add0~56_combout ;
wire \B1|Add0~59 ;
wire \B1|Add0~58_combout ;
wire \B1|Add0~61 ;
wire \B1|Add0~60_combout ;
wire \B1|Add0~62_combout ;
wire \P1|SynthesisedPhase[5]~27_combout ;
wire \P1|SynthesisedPhase[6]~29_combout ;
wire \P1|SynthesisedPhase[7]~31_combout ;
wire \P1|SynthesisedPhase[8]~33_combout ;
wire \P1|SynthesisedPhase[9]~35_combout ;
wire \P1|SynthesisedPhase[10]~37_combout ;
wire \P1|SynthesisedPhase[11]~39_combout ;
wire \P1|SynthesisedPhase[12]~41_combout ;
wire \P1|SynthesisedPhase[13]~43_combout ;
wire \P1|SynthesisedPhase[14]~45_combout ;
wire \P1|SynthesisedPhase[15]~47_combout ;
wire \P1|SynthesisedPhase[16]~49_combout ;
wire \P1|address[2]~36_combout ;
wire \P1|address[3]~38_combout ;
wire \P1|address[6]~44_combout ;
wire \P1|address[19]~70_combout ;
wire \P1|address[21]~74_combout ;
wire \P1|address[24]~80_combout ;
wire \P1|address[28]~88_combout ;
wire \phaseControler|Add0~0_combout ;
wire \phaseControler|Add0~2_combout ;
wire \phaseControler|Add0~4_combout ;
wire \phaseControler|Add0~6_combout ;
wire \phaseControler|Add0~8_combout ;
wire \phaseControler|Add0~10_combout ;
wire \phaseControler|Add0~12_combout ;
wire \phaseControler|Add0~16_combout ;
wire \phaseControler|Add0~20_combout ;
wire \phaseControler|Add0~28_combout ;
wire \phaseControler|Add0~30_combout ;
wire \phaseControler|Add0~32_combout ;
wire \phaseControler|Add0~36_combout ;
wire \phaseControler|Add0~40_combout ;
wire \phaseControler|Add0~49 ;
wire \phaseControler|Add0~51 ;
wire \phaseControler|Add0~50_combout ;
wire \phaseControler|Add0~52_combout ;
wire \C1|Add0~11_combout ;
wire \C1|Add0~19_combout ;
wire \C1|Add0~25_combout ;
wire \C1|Add0~27_combout ;
wire \C1|Add0~29_combout ;
wire \C1|Add0~35_combout ;
wire \C1|Add0~43_combout ;
wire \C1|Add0~57_combout ;
wire \C1|Add0~61_combout ;
wire \C1|Add0~65_combout ;
wire \P2|LessThan0~0_combout ;
wire \P2|LessThan0~1_combout ;
wire \P2|LessThan0~2_combout ;
wire \P2|LessThan0~3_combout ;
wire \P2|LessThan0~4_combout ;
wire \P2|LessThan0~6_combout ;
wire \B1|PWMDuty[31]~0_combout ;
wire \P1|SynthesisedPhase~81_combout ;
wire \P1|SynthesisedPhase~82_combout ;
wire \P1|SynthesisedPhase~83_combout ;
wire \P1|SynthesisedPhase~84_combout ;
wire \P1|SynthesisedPhase~85_combout ;
wire \C1|Add0~73_combout ;
wire \C1|Add0~75_combout ;
wire \C1|Add0~77_combout ;
wire \C1|Add0~84_combout ;
wire \C1|Add0~88_combout ;
wire \C1|Add0~91_combout ;
wire \C1|Add0~92_combout ;
wire \C1|Add0~93_combout ;
wire \C1|Add0~96_combout ;
wire \C1|Add0~100_combout ;
wire \B1|Phasesub~0_combout ;
wire \B1|SwitchNanosub~0_combout ;
wire \B1|SwitchMicrosub~0_combout ;
wire \P1|PWMout[0]~0_combout ;
wire \B1|PWMDuty[31]~0clkctrl_outclk ;
wire \~QIC_CREATED_GND~I_combout ;
wire \altera_internal_jtag~TCKUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~18 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ;
wire \auto_signaltap_0|~GND~combout ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \auto_signaltap_0|acq_data_in_reg[7]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[9]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[10]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[14]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout ;
wire \auto_signaltap_0|acq_data_in_reg[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \FreqPhaseSelect~combout ;
wire \B1|SwitchMicroadd~0_combout ;
wire \B1|WideNor2~0_combout ;
wire \UpDownSelect~combout ;
wire \B1|SwitchMicrosub~1_combout ;
wire \B1|SwitchMicrosub~combout ;
wire \B1|SwitchNanoadd~0_combout ;
wire \B1|SwitchNanoadd~1_combout ;
wire \B1|SwitchNanoadd~combout ;
wire \C1|Add0~4_combout ;
wire \B1|Switchadd~0_combout ;
wire \B1|Switchadd~1_combout ;
wire \B1|Switchadd~combout ;
wire \B1|SwitchMicroadd~1_combout ;
wire \B1|SwitchMicroadd~combout ;
wire \B1|Switchsub~0_combout ;
wire \B1|Switchsub~combout ;
wire \C1|Add0~2_combout ;
wire \C1|Step[31]~0_combout ;
wire \C1|Add0~3_combout ;
wire \C1|Add0~6_combout ;
wire \reset~combout ;
wire \C1|Step[31]~1_combout ;
wire \C1|Step[31]~1clkctrl_outclk ;
wire \C1|Add0~5_combout ;
wire \C1|Add0~7_combout ;
wire \C1|Add0~102_combout ;
wire \C1|Add0~8 ;
wire \C1|Add0~9_combout ;
wire \C1|Add0~101_combout ;
wire \C1|Add0~10 ;
wire \C1|Add0~12 ;
wire \C1|Add0~13_combout ;
wire \C1|Add0~99_combout ;
wire \C1|Add0~14 ;
wire \C1|Add0~15_combout ;
wire \C1|Add0~98_combout ;
wire \C1|Add0~16 ;
wire \C1|Add0~18 ;
wire \C1|Add0~20 ;
wire \C1|Add0~21_combout ;
wire \C1|Add0~95_combout ;
wire \C1|Add0~22 ;
wire \C1|Add0~24 ;
wire \C1|Add0~26 ;
wire \C1|Add0~28 ;
wire \C1|Add0~30 ;
wire \C1|Add0~32 ;
wire \C1|Add0~33_combout ;
wire \C1|Add0~89_combout ;
wire \C1|Add0~34 ;
wire \C1|Add0~36 ;
wire \C1|Add0~37_combout ;
wire \C1|Add0~87_combout ;
wire \C1|Add0~38 ;
wire \C1|Add0~39_combout ;
wire \C1|Add0~86_combout ;
wire \C1|Add0~40 ;
wire \C1|Add0~41_combout ;
wire \C1|Add0~85_combout ;
wire \C1|Add0~42 ;
wire \C1|Add0~44 ;
wire \C1|Add0~45_combout ;
wire \C1|Add0~83_combout ;
wire \C1|Add0~31_combout ;
wire \C1|Add0~90_combout ;
wire \C1|Add0~23_combout ;
wire \C1|Add0~94_combout ;
wire \C1|Add0~17_combout ;
wire \C1|Add0~97_combout ;
wire \P1|address[0]~32_combout ;
wire \P1|address[0]~33 ;
wire \P1|address[1]~34_combout ;
wire \P1|address[1]~35 ;
wire \P1|address[2]~37 ;
wire \P1|address[3]~39 ;
wire \P1|address[4]~40_combout ;
wire \P1|address[4]~41 ;
wire \P1|address[5]~43 ;
wire \P1|address[6]~45 ;
wire \P1|address[7]~46_combout ;
wire \P1|address[7]~47 ;
wire \P1|address[8]~49 ;
wire \P1|address[9]~50_combout ;
wire \P1|address[9]~51 ;
wire \P1|address[10]~53 ;
wire \P1|address[11]~54_combout ;
wire \P1|address[11]~55 ;
wire \P1|address[12]~57 ;
wire \P1|address[13]~58_combout ;
wire \P1|address[13]~59 ;
wire \P1|address[14]~60_combout ;
wire \P1|address[14]~61 ;
wire \P1|address[15]~62_combout ;
wire \P1|address[15]~63 ;
wire \P1|address[16]~64_combout ;
wire \P1|address[16]~65 ;
wire \P1|address[17]~66_combout ;
wire \P1|address[17]~67 ;
wire \P1|address[18]~68_combout ;
wire \P1|address[18]~69 ;
wire \P1|address[19]~71 ;
wire \P1|address[20]~72_combout ;
wire \B1|Phaseadd~0_combout ;
wire \B1|Phaseadd~1_combout ;
wire \B1|Phaseadd~combout ;
wire \B1|Phasesub~1_combout ;
wire \B1|Phasesub~combout ;
wire \phaseControler|phase[31]~0_combout ;
wire \phaseControler|phase[31]~0clkctrl_outclk ;
wire \phaseControler|Add0~1 ;
wire \phaseControler|Add0~3 ;
wire \phaseControler|Add0~5 ;
wire \phaseControler|Add0~7 ;
wire \phaseControler|Add0~9 ;
wire \phaseControler|Add0~11 ;
wire \phaseControler|Add0~13 ;
wire \phaseControler|Add0~14_combout ;
wire \phaseControler|Add0~15 ;
wire \phaseControler|Add0~17 ;
wire \phaseControler|Add0~18_combout ;
wire \phaseControler|Add0~19 ;
wire \phaseControler|Add0~21 ;
wire \phaseControler|Add0~22_combout ;
wire \phaseControler|Add0~23 ;
wire \phaseControler|Add0~25 ;
wire \phaseControler|Add0~26_combout ;
wire \phaseControler|Add0~24_combout ;
wire \P1|address[12]~56_combout ;
wire \P1|address[10]~52_combout ;
wire \P1|address[8]~48_combout ;
wire \P1|address[5]~42_combout ;
wire \P1|SynthesisedPhase[5]~28 ;
wire \P1|SynthesisedPhase[6]~30 ;
wire \P1|SynthesisedPhase[7]~32 ;
wire \P1|SynthesisedPhase[8]~34 ;
wire \P1|SynthesisedPhase[9]~36 ;
wire \P1|SynthesisedPhase[10]~38 ;
wire \P1|SynthesisedPhase[11]~40 ;
wire \P1|SynthesisedPhase[12]~42 ;
wire \P1|SynthesisedPhase[13]~44 ;
wire \P1|SynthesisedPhase[14]~46 ;
wire \P1|SynthesisedPhase[15]~48 ;
wire \P1|SynthesisedPhase[16]~50 ;
wire \P1|SynthesisedPhase[17]~52 ;
wire \P1|SynthesisedPhase[18]~54 ;
wire \P1|SynthesisedPhase[19]~56 ;
wire \P1|SynthesisedPhase[20]~57_combout ;
wire \P1|SynthesisedPhase[20]~58 ;
wire \P1|SynthesisedPhase[21]~59_combout ;
wire \C1|Add0~46 ;
wire \C1|Add0~47_combout ;
wire \C1|Add0~82_combout ;
wire \C1|Add0~48 ;
wire \C1|Add0~49_combout ;
wire \C1|Add0~81_combout ;
wire \C1|Add0~50 ;
wire \C1|Add0~51_combout ;
wire \C1|Add0~80_combout ;
wire \P1|address[20]~73 ;
wire \P1|address[21]~75 ;
wire \P1|address[22]~76_combout ;
wire \P1|SynthesisedPhase[21]~60 ;
wire \P1|SynthesisedPhase[22]~61_combout ;
wire \P1|address[22]~77 ;
wire \P1|address[23]~78_combout ;
wire \P1|SynthesisedPhase[22]~62 ;
wire \P1|SynthesisedPhase[23]~63_combout ;
wire \phaseControler|Add0~27 ;
wire \phaseControler|Add0~29 ;
wire \phaseControler|Add0~31 ;
wire \phaseControler|Add0~33 ;
wire \phaseControler|Add0~34_combout ;
wire \phaseControler|Add0~35 ;
wire \phaseControler|Add0~37 ;
wire \phaseControler|Add0~38_combout ;
wire \P1|SynthesisedPhase[23]~64 ;
wire \P1|SynthesisedPhase[24]~65_combout ;
wire \C1|Add0~52 ;
wire \C1|Add0~53_combout ;
wire \C1|Add0~79_combout ;
wire \C1|Add0~54 ;
wire \C1|Add0~55_combout ;
wire \C1|Add0~78_combout ;
wire \P1|address[23]~79 ;
wire \P1|address[24]~81 ;
wire \P1|address[25]~82_combout ;
wire \P1|SynthesisedPhase[24]~66 ;
wire \P1|SynthesisedPhase[25]~67_combout ;
wire \B1|SwitchNanosub~1_combout ;
wire \B1|SwitchNanosub~combout ;
wire \C1|Add0~0_combout ;
wire \C1|Add0~1_combout ;
wire \C1|Add0~56 ;
wire \C1|Add0~58 ;
wire \C1|Add0~59_combout ;
wire \C1|Add0~76_combout ;
wire \P1|address[25]~83 ;
wire \P1|address[26]~84_combout ;
wire \P1|SynthesisedPhase[25]~68 ;
wire \P1|SynthesisedPhase[26]~69_combout ;
wire \phaseControler|Add0~39 ;
wire \phaseControler|Add0~41 ;
wire \phaseControler|Add0~42_combout ;
wire \phaseControler|Add0~43 ;
wire \phaseControler|Add0~44_combout ;
wire \P1|SynthesisedPhase[26]~70 ;
wire \P1|SynthesisedPhase[27]~71_combout ;
wire \phaseControler|Add0~45 ;
wire \phaseControler|Add0~46_combout ;
wire \P1|SynthesisedPhase[27]~72 ;
wire \P1|SynthesisedPhase[28]~73_combout ;
wire \phaseControler|Add0~47 ;
wire \phaseControler|Add0~48_combout ;
wire \P1|SynthesisedPhase[28]~74 ;
wire \P1|SynthesisedPhase[29]~75_combout ;
wire \C1|Add0~60 ;
wire \C1|Add0~62 ;
wire \C1|Add0~64 ;
wire \C1|Add0~66 ;
wire \C1|Add0~67_combout ;
wire \C1|Add0~72_combout ;
wire \C1|Add0~63_combout ;
wire \C1|Add0~74_combout ;
wire \P1|address[26]~85 ;
wire \P1|address[27]~86_combout ;
wire \P1|address[27]~87 ;
wire \P1|address[28]~89 ;
wire \P1|address[29]~90_combout ;
wire \P1|address[29]~91 ;
wire \P1|address[30]~92_combout ;
wire \P1|SynthesisedPhase[29]~76 ;
wire \P1|SynthesisedPhase[30]~77_combout ;
wire \C1|Add0~68 ;
wire \C1|Add0~69_combout ;
wire \C1|Add0~71_combout ;
wire \P1|address[30]~93 ;
wire \P1|address[31]~94_combout ;
wire \P1|SynthesisedPhase[30]~78 ;
wire \P1|SynthesisedPhase[31]~79_combout ;
wire \Control|Mux15~1_combout ;
wire \P2|LessThan0~8_combout ;
wire \P2|LessThan0~7_combout ;
wire \P1|SynthesisedPhase[18]~53_combout ;
wire \P1|SynthesisedPhase[17]~51_combout ;
wire \P1|SynthesisedPhase[19]~55_combout ;
wire \P2|LessThan0~5_combout ;
wire \P2|LessThan0~9_combout ;
wire \P2|LessThan0~10_combout ;
wire \Control|Mux15~0_combout ;
wire \Control|Mux15~2_combout ;
wire \Control|Mux14~0_combout ;
wire \Control|Mux14~1_combout ;
wire \Control|Mux13~0_combout ;
wire \Control|Mux13~1_combout ;
wire \Control|Mux12~0_combout ;
wire \Control|Mux12~1_combout ;
wire \Control|Mux11~0_combout ;
wire \Control|Mux11~1_combout ;
wire \Control|Mux10~0_combout ;
wire \Control|Mux10~1_combout ;
wire \Control|Mux9~0_combout ;
wire \Control|Mux9~1_combout ;
wire \Control|Mux8~0_combout ;
wire \Control|Mux8~1_combout ;
wire \Control|Mux7~0_combout ;
wire \Control|Mux7~1_combout ;
wire \Control|Mux6~0_combout ;
wire \Control|Mux6~1_combout ;
wire \Control|Mux5~0_combout ;
wire \Control|Mux5~1_combout ;
wire \Control|Mux4~0_combout ;
wire \Control|Mux4~1_combout ;
wire \Control|Mux3~0_combout ;
wire \Control|Mux3~1_combout ;
wire \Control|Mux2~0_combout ;
wire \Control|Mux2~1_combout ;
wire \Control|Mux1~0_combout ;
wire \Control|Mux1~1_combout ;
wire \Control|Mux0~0_combout ;
wire \Control|Mux0~1_combout ;
wire \altera_reserved_tms~combout ;
wire \altera_reserved_tck~combout ;
wire \altera_reserved_tdi~combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout ;
wire \~QIC_CREATED_GND~Id_1 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~8 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~10 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~12 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~14 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TDO ;
wire [1:0] \OutMode~combout ;
wire [2:0] \PushButton~combout ;
wire [15:0] \S1|ROM1|altsyncram_component|auto_generated|q_a ;
wire [15:0] \auto_signaltap_0|acq_trigger_in_reg ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg ;
wire [9:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg ;
wire [8:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt ;
wire [15:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR ;
wire [15:0] \auto_signaltap_0|acq_data_in_reg ;
wire [6:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg ;
wire [6:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs ;
wire [47:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs ;
wire [9:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs ;
wire [7:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count ;
wire [6:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig ;
wire [7:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter ;
wire [6:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr ;
wire [14:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q ;
wire [6:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q ;
wire [15:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs ;
wire [14:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q ;
wire [14:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR ;
wire [16:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs ;
wire [15:0] \P2|PWMout ;
wire [31:0] \B1|PWMDuty ;
wire [31:0] \C1|Step ;
wire [31:0] \phaseControler|phase ;
wire [15:0] \T1|ROM1|altsyncram_component|auto_generated|q_a ;
wire [31:0] \P1|address ;
wire [31:0] \P1|SynthesisedPhase ;
wire [15:0] \P1|PWMout ;

wire [0:0] \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [15:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;

assign \S1|ROM1|altsyncram_component|auto_generated|q_a [0] = \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \S1|ROM1|altsyncram_component|auto_generated|q_a [1] = \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \S1|ROM1|altsyncram_component|auto_generated|q_a [2] = \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \S1|ROM1|altsyncram_component|auto_generated|q_a [3] = \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \S1|ROM1|altsyncram_component|auto_generated|q_a [4] = \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \S1|ROM1|altsyncram_component|auto_generated|q_a [5] = \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \S1|ROM1|altsyncram_component|auto_generated|q_a [6] = \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \S1|ROM1|altsyncram_component|auto_generated|q_a [7] = \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \S1|ROM1|altsyncram_component|auto_generated|q_a [8] = \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \S1|ROM1|altsyncram_component|auto_generated|q_a [9] = \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \S1|ROM1|altsyncram_component|auto_generated|q_a [10] = \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \S1|ROM1|altsyncram_component|auto_generated|q_a [11] = \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \S1|ROM1|altsyncram_component|auto_generated|q_a [12] = \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \S1|ROM1|altsyncram_component|auto_generated|q_a [13] = \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \S1|ROM1|altsyncram_component|auto_generated|q_a [14] = \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \S1|ROM1|altsyncram_component|auto_generated|q_a [15] = \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

assign \T1|ROM1|altsyncram_component|auto_generated|q_a [0] = \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \T1|ROM1|altsyncram_component|auto_generated|q_a [1] = \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \T1|ROM1|altsyncram_component|auto_generated|q_a [2] = \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \T1|ROM1|altsyncram_component|auto_generated|q_a [3] = \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \T1|ROM1|altsyncram_component|auto_generated|q_a [4] = \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \T1|ROM1|altsyncram_component|auto_generated|q_a [5] = \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \T1|ROM1|altsyncram_component|auto_generated|q_a [6] = \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \T1|ROM1|altsyncram_component|auto_generated|q_a [7] = \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \T1|ROM1|altsyncram_component|auto_generated|q_a [8] = \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \T1|ROM1|altsyncram_component|auto_generated|q_a [9] = \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \T1|ROM1|altsyncram_component|auto_generated|q_a [10] = \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \T1|ROM1|altsyncram_component|auto_generated|q_a [11] = \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \T1|ROM1|altsyncram_component|auto_generated|q_a [12] = \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \T1|ROM1|altsyncram_component|auto_generated|q_a [13] = \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \T1|ROM1|altsyncram_component|auto_generated|q_a [14] = \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \T1|ROM1|altsyncram_component|auto_generated|q_a [15] = \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

// Location: M4K_X23_Y1
cycloneii_ram_block \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21],\P1|SynthesisedPhase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\S1|ROM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "SineTable.mif";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated|ALTSYNCRAM";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hE1C3870F1E1C3C3C3C3C3C1F0F83F07E07F00FF8007FFFFF81FFFFFC00FF01F83C1E1C38E38C63199999993649B692D2D6A55AAAD556AAB56A52D24B24D99B998C638F0F07E003FFF800FC1E1C718C6664D924B4B52A95555AAD4B496C993339CE3C3C0FF8000FF83E1C718CCC9924B6B52AAAAAAD4A5B4DB33331CE1E1FC0000007F0F0E719999B65B4A56AAAAAA95ADA493266631C70F83FE0003FE07878E73999326D25A56AB55552A95A5A49364CCC631C70F07E003FFF800FC1E1E38C6333B33649A49694AD5AAAD556AAB54AD69692DB24D9333333318C638E3870F0783F01FE007FFFFF03FFFFFC003FE01FC0FC1F83E1F0787878787870F1E1C3870F;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h1E3C78F0E1E3C3C3C3C3C3E0F07C0F81F80FF007FF8000007E000003FF00FE07C3E1E3C71C739CE6666666C9B6496D2D295AA5552AA9554A95AD2DB4DB266466739C70F0F81FFC0007FF03E1E38E73999B26DB4B4AD56AAAA552B4B69366CCC631C3C3F007FFF007C1E38E733366DB494AD5555552B5A4B24CCCCE31E1E03FFFFFF80F0F18E666649A4B5A95555556A525B6CD999CE38F07C01FFFC01F878718C666CD92DA5A954AAAAD56A5A5B6C9B3339CE38F0F81FFC0007FF03E1E1C739CCC4CC9B65B696B52A5552AA9554AB529696D24DB26CCCCCCCE739C71C78F0F87C0FE01FF800000FC000003FFC01FE03F03E07C1E0F87878787878F0E1E3C78F0;
// synopsys translate_on

// Location: LCFF_X13_Y6_N29
cycloneii_lcell_ff \P1|SynthesisedPhase[16] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[16]~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [16]));

// Location: LCFF_X13_Y6_N27
cycloneii_lcell_ff \P1|SynthesisedPhase[15] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[15]~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [15]));

// Location: LCFF_X13_Y6_N25
cycloneii_lcell_ff \P1|SynthesisedPhase[14] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[14]~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [14]));

// Location: LCFF_X13_Y6_N23
cycloneii_lcell_ff \P1|SynthesisedPhase[13] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[13]~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [13]));

// Location: LCFF_X13_Y6_N21
cycloneii_lcell_ff \P1|SynthesisedPhase[12] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[12]~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [12]));

// Location: LCFF_X13_Y6_N19
cycloneii_lcell_ff \P1|SynthesisedPhase[11] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[11]~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [11]));

// Location: LCFF_X13_Y6_N17
cycloneii_lcell_ff \P1|SynthesisedPhase[10] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[10]~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [10]));

// Location: LCFF_X13_Y6_N15
cycloneii_lcell_ff \P1|SynthesisedPhase[9] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[9]~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [9]));

// Location: LCFF_X13_Y6_N13
cycloneii_lcell_ff \P1|SynthesisedPhase[8] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[8]~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [8]));

// Location: LCFF_X13_Y6_N11
cycloneii_lcell_ff \P1|SynthesisedPhase[7] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[7]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [7]));

// Location: LCFF_X13_Y6_N9
cycloneii_lcell_ff \P1|SynthesisedPhase[6] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[6]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [6]));

// Location: LCFF_X14_Y8_N5
cycloneii_lcell_ff \P1|SynthesisedPhase[5] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\P1|SynthesisedPhase[5]~27_combout ),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [5]));

// Location: LCCOMB_X14_Y8_N0
cycloneii_lcell_comb \P1|LessThan0~1 (
// Equation(s):
// \P1|LessThan0~1_cout  = CARRY((\P1|SynthesisedPhase [0] & !\B1|PWMDuty [0]))

	.dataa(\P1|SynthesisedPhase [0]),
	.datab(\B1|PWMDuty [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\P1|LessThan0~1_cout ));
// synopsys translate_off
defparam \P1|LessThan0~1 .lut_mask = 16'h0022;
defparam \P1|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N2
cycloneii_lcell_comb \P1|LessThan0~3 (
// Equation(s):
// \P1|LessThan0~3_cout  = CARRY((\P1|SynthesisedPhase [1] & (\B1|PWMDuty [1] & !\P1|LessThan0~1_cout )) # (!\P1|SynthesisedPhase [1] & ((\B1|PWMDuty [1]) # (!\P1|LessThan0~1_cout ))))

	.dataa(\P1|SynthesisedPhase [1]),
	.datab(\B1|PWMDuty [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~1_cout ),
	.combout(),
	.cout(\P1|LessThan0~3_cout ));
// synopsys translate_off
defparam \P1|LessThan0~3 .lut_mask = 16'h004D;
defparam \P1|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N4
cycloneii_lcell_comb \P1|LessThan0~5 (
// Equation(s):
// \P1|LessThan0~5_cout  = CARRY((\P1|SynthesisedPhase [2] & ((!\P1|LessThan0~3_cout ) # (!\B1|PWMDuty [2]))) # (!\P1|SynthesisedPhase [2] & (!\B1|PWMDuty [2] & !\P1|LessThan0~3_cout )))

	.dataa(\P1|SynthesisedPhase [2]),
	.datab(\B1|PWMDuty [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~3_cout ),
	.combout(),
	.cout(\P1|LessThan0~5_cout ));
// synopsys translate_off
defparam \P1|LessThan0~5 .lut_mask = 16'h002B;
defparam \P1|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N6
cycloneii_lcell_comb \P1|LessThan0~7 (
// Equation(s):
// \P1|LessThan0~7_cout  = CARRY((\B1|PWMDuty [3] & ((!\P1|LessThan0~5_cout ) # (!\P1|SynthesisedPhase [3]))) # (!\B1|PWMDuty [3] & (!\P1|SynthesisedPhase [3] & !\P1|LessThan0~5_cout )))

	.dataa(\B1|PWMDuty [3]),
	.datab(\P1|SynthesisedPhase [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~5_cout ),
	.combout(),
	.cout(\P1|LessThan0~7_cout ));
// synopsys translate_off
defparam \P1|LessThan0~7 .lut_mask = 16'h002B;
defparam \P1|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N8
cycloneii_lcell_comb \P1|LessThan0~9 (
// Equation(s):
// \P1|LessThan0~9_cout  = CARRY((\P1|SynthesisedPhase [4] & ((!\P1|LessThan0~7_cout ) # (!\B1|PWMDuty [4]))) # (!\P1|SynthesisedPhase [4] & (!\B1|PWMDuty [4] & !\P1|LessThan0~7_cout )))

	.dataa(\P1|SynthesisedPhase [4]),
	.datab(\B1|PWMDuty [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~7_cout ),
	.combout(),
	.cout(\P1|LessThan0~9_cout ));
// synopsys translate_off
defparam \P1|LessThan0~9 .lut_mask = 16'h002B;
defparam \P1|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
cycloneii_lcell_comb \P1|LessThan0~11 (
// Equation(s):
// \P1|LessThan0~11_cout  = CARRY((\B1|PWMDuty [5] & ((!\P1|LessThan0~9_cout ) # (!\P1|SynthesisedPhase [5]))) # (!\B1|PWMDuty [5] & (!\P1|SynthesisedPhase [5] & !\P1|LessThan0~9_cout )))

	.dataa(\B1|PWMDuty [5]),
	.datab(\P1|SynthesisedPhase [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~9_cout ),
	.combout(),
	.cout(\P1|LessThan0~11_cout ));
// synopsys translate_off
defparam \P1|LessThan0~11 .lut_mask = 16'h002B;
defparam \P1|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N12
cycloneii_lcell_comb \P1|LessThan0~13 (
// Equation(s):
// \P1|LessThan0~13_cout  = CARRY((\B1|PWMDuty [6] & (\P1|SynthesisedPhase [6] & !\P1|LessThan0~11_cout )) # (!\B1|PWMDuty [6] & ((\P1|SynthesisedPhase [6]) # (!\P1|LessThan0~11_cout ))))

	.dataa(\B1|PWMDuty [6]),
	.datab(\P1|SynthesisedPhase [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~11_cout ),
	.combout(),
	.cout(\P1|LessThan0~13_cout ));
// synopsys translate_off
defparam \P1|LessThan0~13 .lut_mask = 16'h004D;
defparam \P1|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N14
cycloneii_lcell_comb \P1|LessThan0~15 (
// Equation(s):
// \P1|LessThan0~15_cout  = CARRY((\B1|PWMDuty [7] & ((!\P1|LessThan0~13_cout ) # (!\P1|SynthesisedPhase [7]))) # (!\B1|PWMDuty [7] & (!\P1|SynthesisedPhase [7] & !\P1|LessThan0~13_cout )))

	.dataa(\B1|PWMDuty [7]),
	.datab(\P1|SynthesisedPhase [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~13_cout ),
	.combout(),
	.cout(\P1|LessThan0~15_cout ));
// synopsys translate_off
defparam \P1|LessThan0~15 .lut_mask = 16'h002B;
defparam \P1|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N16
cycloneii_lcell_comb \P1|LessThan0~17 (
// Equation(s):
// \P1|LessThan0~17_cout  = CARRY((\P1|SynthesisedPhase [8] & ((!\P1|LessThan0~15_cout ) # (!\B1|PWMDuty [8]))) # (!\P1|SynthesisedPhase [8] & (!\B1|PWMDuty [8] & !\P1|LessThan0~15_cout )))

	.dataa(\P1|SynthesisedPhase [8]),
	.datab(\B1|PWMDuty [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~15_cout ),
	.combout(),
	.cout(\P1|LessThan0~17_cout ));
// synopsys translate_off
defparam \P1|LessThan0~17 .lut_mask = 16'h002B;
defparam \P1|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
cycloneii_lcell_comb \P1|LessThan0~19 (
// Equation(s):
// \P1|LessThan0~19_cout  = CARRY((\P1|SynthesisedPhase [9] & (\B1|PWMDuty [9] & !\P1|LessThan0~17_cout )) # (!\P1|SynthesisedPhase [9] & ((\B1|PWMDuty [9]) # (!\P1|LessThan0~17_cout ))))

	.dataa(\P1|SynthesisedPhase [9]),
	.datab(\B1|PWMDuty [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~17_cout ),
	.combout(),
	.cout(\P1|LessThan0~19_cout ));
// synopsys translate_off
defparam \P1|LessThan0~19 .lut_mask = 16'h004D;
defparam \P1|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N20
cycloneii_lcell_comb \P1|LessThan0~21 (
// Equation(s):
// \P1|LessThan0~21_cout  = CARRY((\P1|SynthesisedPhase [10] & ((!\P1|LessThan0~19_cout ) # (!\B1|PWMDuty [10]))) # (!\P1|SynthesisedPhase [10] & (!\B1|PWMDuty [10] & !\P1|LessThan0~19_cout )))

	.dataa(\P1|SynthesisedPhase [10]),
	.datab(\B1|PWMDuty [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~19_cout ),
	.combout(),
	.cout(\P1|LessThan0~21_cout ));
// synopsys translate_off
defparam \P1|LessThan0~21 .lut_mask = 16'h002B;
defparam \P1|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N22
cycloneii_lcell_comb \P1|LessThan0~23 (
// Equation(s):
// \P1|LessThan0~23_cout  = CARRY((\P1|SynthesisedPhase [11] & (\B1|PWMDuty [11] & !\P1|LessThan0~21_cout )) # (!\P1|SynthesisedPhase [11] & ((\B1|PWMDuty [11]) # (!\P1|LessThan0~21_cout ))))

	.dataa(\P1|SynthesisedPhase [11]),
	.datab(\B1|PWMDuty [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~21_cout ),
	.combout(),
	.cout(\P1|LessThan0~23_cout ));
// synopsys translate_off
defparam \P1|LessThan0~23 .lut_mask = 16'h004D;
defparam \P1|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
cycloneii_lcell_comb \P1|LessThan0~25 (
// Equation(s):
// \P1|LessThan0~25_cout  = CARRY((\B1|PWMDuty [12] & (\P1|SynthesisedPhase [12] & !\P1|LessThan0~23_cout )) # (!\B1|PWMDuty [12] & ((\P1|SynthesisedPhase [12]) # (!\P1|LessThan0~23_cout ))))

	.dataa(\B1|PWMDuty [12]),
	.datab(\P1|SynthesisedPhase [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~23_cout ),
	.combout(),
	.cout(\P1|LessThan0~25_cout ));
// synopsys translate_off
defparam \P1|LessThan0~25 .lut_mask = 16'h004D;
defparam \P1|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N26
cycloneii_lcell_comb \P1|LessThan0~27 (
// Equation(s):
// \P1|LessThan0~27_cout  = CARRY((\B1|PWMDuty [13] & ((!\P1|LessThan0~25_cout ) # (!\P1|SynthesisedPhase [13]))) # (!\B1|PWMDuty [13] & (!\P1|SynthesisedPhase [13] & !\P1|LessThan0~25_cout )))

	.dataa(\B1|PWMDuty [13]),
	.datab(\P1|SynthesisedPhase [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~25_cout ),
	.combout(),
	.cout(\P1|LessThan0~27_cout ));
// synopsys translate_off
defparam \P1|LessThan0~27 .lut_mask = 16'h002B;
defparam \P1|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N28
cycloneii_lcell_comb \P1|LessThan0~29 (
// Equation(s):
// \P1|LessThan0~29_cout  = CARRY((\B1|PWMDuty [14] & (\P1|SynthesisedPhase [14] & !\P1|LessThan0~27_cout )) # (!\B1|PWMDuty [14] & ((\P1|SynthesisedPhase [14]) # (!\P1|LessThan0~27_cout ))))

	.dataa(\B1|PWMDuty [14]),
	.datab(\P1|SynthesisedPhase [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~27_cout ),
	.combout(),
	.cout(\P1|LessThan0~29_cout ));
// synopsys translate_off
defparam \P1|LessThan0~29 .lut_mask = 16'h004D;
defparam \P1|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N30
cycloneii_lcell_comb \P1|LessThan0~31 (
// Equation(s):
// \P1|LessThan0~31_cout  = CARRY((\P1|SynthesisedPhase [15] & (\B1|PWMDuty [15] & !\P1|LessThan0~29_cout )) # (!\P1|SynthesisedPhase [15] & ((\B1|PWMDuty [15]) # (!\P1|LessThan0~29_cout ))))

	.dataa(\P1|SynthesisedPhase [15]),
	.datab(\B1|PWMDuty [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~29_cout ),
	.combout(),
	.cout(\P1|LessThan0~31_cout ));
// synopsys translate_off
defparam \P1|LessThan0~31 .lut_mask = 16'h004D;
defparam \P1|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N0
cycloneii_lcell_comb \P1|LessThan0~33 (
// Equation(s):
// \P1|LessThan0~33_cout  = CARRY((\B1|PWMDuty [16] & (\P1|SynthesisedPhase [16] & !\P1|LessThan0~31_cout )) # (!\B1|PWMDuty [16] & ((\P1|SynthesisedPhase [16]) # (!\P1|LessThan0~31_cout ))))

	.dataa(\B1|PWMDuty [16]),
	.datab(\P1|SynthesisedPhase [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~31_cout ),
	.combout(),
	.cout(\P1|LessThan0~33_cout ));
// synopsys translate_off
defparam \P1|LessThan0~33 .lut_mask = 16'h004D;
defparam \P1|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N2
cycloneii_lcell_comb \P1|LessThan0~35 (
// Equation(s):
// \P1|LessThan0~35_cout  = CARRY((\B1|PWMDuty [17] & ((!\P1|LessThan0~33_cout ) # (!\P1|SynthesisedPhase [17]))) # (!\B1|PWMDuty [17] & (!\P1|SynthesisedPhase [17] & !\P1|LessThan0~33_cout )))

	.dataa(\B1|PWMDuty [17]),
	.datab(\P1|SynthesisedPhase [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~33_cout ),
	.combout(),
	.cout(\P1|LessThan0~35_cout ));
// synopsys translate_off
defparam \P1|LessThan0~35 .lut_mask = 16'h002B;
defparam \P1|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N4
cycloneii_lcell_comb \P1|LessThan0~37 (
// Equation(s):
// \P1|LessThan0~37_cout  = CARRY((\P1|SynthesisedPhase [18] & ((!\P1|LessThan0~35_cout ) # (!\B1|PWMDuty [18]))) # (!\P1|SynthesisedPhase [18] & (!\B1|PWMDuty [18] & !\P1|LessThan0~35_cout )))

	.dataa(\P1|SynthesisedPhase [18]),
	.datab(\B1|PWMDuty [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~35_cout ),
	.combout(),
	.cout(\P1|LessThan0~37_cout ));
// synopsys translate_off
defparam \P1|LessThan0~37 .lut_mask = 16'h002B;
defparam \P1|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N6
cycloneii_lcell_comb \P1|LessThan0~39 (
// Equation(s):
// \P1|LessThan0~39_cout  = CARRY((\B1|PWMDuty [19] & ((!\P1|LessThan0~37_cout ) # (!\P1|SynthesisedPhase [19]))) # (!\B1|PWMDuty [19] & (!\P1|SynthesisedPhase [19] & !\P1|LessThan0~37_cout )))

	.dataa(\B1|PWMDuty [19]),
	.datab(\P1|SynthesisedPhase [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~37_cout ),
	.combout(),
	.cout(\P1|LessThan0~39_cout ));
// synopsys translate_off
defparam \P1|LessThan0~39 .lut_mask = 16'h002B;
defparam \P1|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N8
cycloneii_lcell_comb \P1|LessThan0~41 (
// Equation(s):
// \P1|LessThan0~41_cout  = CARRY((\P1|SynthesisedPhase [20] & ((!\P1|LessThan0~39_cout ) # (!\B1|PWMDuty [20]))) # (!\P1|SynthesisedPhase [20] & (!\B1|PWMDuty [20] & !\P1|LessThan0~39_cout )))

	.dataa(\P1|SynthesisedPhase [20]),
	.datab(\B1|PWMDuty [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~39_cout ),
	.combout(),
	.cout(\P1|LessThan0~41_cout ));
// synopsys translate_off
defparam \P1|LessThan0~41 .lut_mask = 16'h002B;
defparam \P1|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N10
cycloneii_lcell_comb \P1|LessThan0~43 (
// Equation(s):
// \P1|LessThan0~43_cout  = CARRY((\P1|SynthesisedPhase [21] & (\B1|PWMDuty [21] & !\P1|LessThan0~41_cout )) # (!\P1|SynthesisedPhase [21] & ((\B1|PWMDuty [21]) # (!\P1|LessThan0~41_cout ))))

	.dataa(\P1|SynthesisedPhase [21]),
	.datab(\B1|PWMDuty [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~41_cout ),
	.combout(),
	.cout(\P1|LessThan0~43_cout ));
// synopsys translate_off
defparam \P1|LessThan0~43 .lut_mask = 16'h004D;
defparam \P1|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N12
cycloneii_lcell_comb \P1|LessThan0~45 (
// Equation(s):
// \P1|LessThan0~45_cout  = CARRY((\P1|SynthesisedPhase [22] & ((!\P1|LessThan0~43_cout ) # (!\B1|PWMDuty [22]))) # (!\P1|SynthesisedPhase [22] & (!\B1|PWMDuty [22] & !\P1|LessThan0~43_cout )))

	.dataa(\P1|SynthesisedPhase [22]),
	.datab(\B1|PWMDuty [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~43_cout ),
	.combout(),
	.cout(\P1|LessThan0~45_cout ));
// synopsys translate_off
defparam \P1|LessThan0~45 .lut_mask = 16'h002B;
defparam \P1|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N14
cycloneii_lcell_comb \P1|LessThan0~47 (
// Equation(s):
// \P1|LessThan0~47_cout  = CARRY((\P1|SynthesisedPhase [23] & (\B1|PWMDuty [23] & !\P1|LessThan0~45_cout )) # (!\P1|SynthesisedPhase [23] & ((\B1|PWMDuty [23]) # (!\P1|LessThan0~45_cout ))))

	.dataa(\P1|SynthesisedPhase [23]),
	.datab(\B1|PWMDuty [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~45_cout ),
	.combout(),
	.cout(\P1|LessThan0~47_cout ));
// synopsys translate_off
defparam \P1|LessThan0~47 .lut_mask = 16'h004D;
defparam \P1|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N16
cycloneii_lcell_comb \P1|LessThan0~49 (
// Equation(s):
// \P1|LessThan0~49_cout  = CARRY((\P1|SynthesisedPhase [24] & ((!\P1|LessThan0~47_cout ) # (!\B1|PWMDuty [24]))) # (!\P1|SynthesisedPhase [24] & (!\B1|PWMDuty [24] & !\P1|LessThan0~47_cout )))

	.dataa(\P1|SynthesisedPhase [24]),
	.datab(\B1|PWMDuty [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~47_cout ),
	.combout(),
	.cout(\P1|LessThan0~49_cout ));
// synopsys translate_off
defparam \P1|LessThan0~49 .lut_mask = 16'h002B;
defparam \P1|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N18
cycloneii_lcell_comb \P1|LessThan0~51 (
// Equation(s):
// \P1|LessThan0~51_cout  = CARRY((\P1|SynthesisedPhase [25] & (\B1|PWMDuty [25] & !\P1|LessThan0~49_cout )) # (!\P1|SynthesisedPhase [25] & ((\B1|PWMDuty [25]) # (!\P1|LessThan0~49_cout ))))

	.dataa(\P1|SynthesisedPhase [25]),
	.datab(\B1|PWMDuty [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~49_cout ),
	.combout(),
	.cout(\P1|LessThan0~51_cout ));
// synopsys translate_off
defparam \P1|LessThan0~51 .lut_mask = 16'h004D;
defparam \P1|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N20
cycloneii_lcell_comb \P1|LessThan0~53 (
// Equation(s):
// \P1|LessThan0~53_cout  = CARRY((\P1|SynthesisedPhase [26] & ((!\P1|LessThan0~51_cout ) # (!\B1|PWMDuty [26]))) # (!\P1|SynthesisedPhase [26] & (!\B1|PWMDuty [26] & !\P1|LessThan0~51_cout )))

	.dataa(\P1|SynthesisedPhase [26]),
	.datab(\B1|PWMDuty [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~51_cout ),
	.combout(),
	.cout(\P1|LessThan0~53_cout ));
// synopsys translate_off
defparam \P1|LessThan0~53 .lut_mask = 16'h002B;
defparam \P1|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N22
cycloneii_lcell_comb \P1|LessThan0~55 (
// Equation(s):
// \P1|LessThan0~55_cout  = CARRY((\P1|SynthesisedPhase [27] & (\B1|PWMDuty [27] & !\P1|LessThan0~53_cout )) # (!\P1|SynthesisedPhase [27] & ((\B1|PWMDuty [27]) # (!\P1|LessThan0~53_cout ))))

	.dataa(\P1|SynthesisedPhase [27]),
	.datab(\B1|PWMDuty [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~53_cout ),
	.combout(),
	.cout(\P1|LessThan0~55_cout ));
// synopsys translate_off
defparam \P1|LessThan0~55 .lut_mask = 16'h004D;
defparam \P1|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N24
cycloneii_lcell_comb \P1|LessThan0~57 (
// Equation(s):
// \P1|LessThan0~57_cout  = CARRY((\P1|SynthesisedPhase [28] & ((!\P1|LessThan0~55_cout ) # (!\B1|PWMDuty [28]))) # (!\P1|SynthesisedPhase [28] & (!\B1|PWMDuty [28] & !\P1|LessThan0~55_cout )))

	.dataa(\P1|SynthesisedPhase [28]),
	.datab(\B1|PWMDuty [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~55_cout ),
	.combout(),
	.cout(\P1|LessThan0~57_cout ));
// synopsys translate_off
defparam \P1|LessThan0~57 .lut_mask = 16'h002B;
defparam \P1|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N26
cycloneii_lcell_comb \P1|LessThan0~59 (
// Equation(s):
// \P1|LessThan0~59_cout  = CARRY((\P1|SynthesisedPhase [29] & (\B1|PWMDuty [29] & !\P1|LessThan0~57_cout )) # (!\P1|SynthesisedPhase [29] & ((\B1|PWMDuty [29]) # (!\P1|LessThan0~57_cout ))))

	.dataa(\P1|SynthesisedPhase [29]),
	.datab(\B1|PWMDuty [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~57_cout ),
	.combout(),
	.cout(\P1|LessThan0~59_cout ));
// synopsys translate_off
defparam \P1|LessThan0~59 .lut_mask = 16'h004D;
defparam \P1|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N28
cycloneii_lcell_comb \P1|LessThan0~61 (
// Equation(s):
// \P1|LessThan0~61_cout  = CARRY((\P1|SynthesisedPhase [30] & ((!\P1|LessThan0~59_cout ) # (!\B1|PWMDuty [30]))) # (!\P1|SynthesisedPhase [30] & (!\B1|PWMDuty [30] & !\P1|LessThan0~59_cout )))

	.dataa(\P1|SynthesisedPhase [30]),
	.datab(\B1|PWMDuty [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|LessThan0~59_cout ),
	.combout(),
	.cout(\P1|LessThan0~61_cout ));
// synopsys translate_off
defparam \P1|LessThan0~61 .lut_mask = 16'h002B;
defparam \P1|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N30
cycloneii_lcell_comb \P1|LessThan0~62 (
// Equation(s):
// \P1|LessThan0~62_combout  = (\P1|SynthesisedPhase [31] & ((\P1|LessThan0~61_cout ) # (!\B1|PWMDuty [31]))) # (!\P1|SynthesisedPhase [31] & (\P1|LessThan0~61_cout  & !\B1|PWMDuty [31]))

	.dataa(\P1|SynthesisedPhase [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(\B1|PWMDuty [31]),
	.cin(\P1|LessThan0~61_cout ),
	.combout(\P1|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \P1|LessThan0~62 .lut_mask = 16'hA0FA;
defparam \P1|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N0
cycloneii_lcell_comb \B1|Add0~0 (
// Equation(s):
// \B1|Add0~0_combout  = \B1|PWMDuty [0] $ (VCC)
// \B1|Add0~1  = CARRY(\B1|PWMDuty [0])

	.dataa(vcc),
	.datab(\B1|PWMDuty [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\B1|Add0~0_combout ),
	.cout(\B1|Add0~1 ));
// synopsys translate_off
defparam \B1|Add0~0 .lut_mask = 16'h33CC;
defparam \B1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N2
cycloneii_lcell_comb \B1|Add0~2 (
// Equation(s):
// \B1|Add0~2_combout  = (\B1|PWMDuty [1] & ((\UpDownSelect~combout  & (!\B1|Add0~1 )) # (!\UpDownSelect~combout  & (\B1|Add0~1  & VCC)))) # (!\B1|PWMDuty [1] & ((\UpDownSelect~combout  & ((\B1|Add0~1 ) # (GND))) # (!\UpDownSelect~combout  & (!\B1|Add0~1 
// ))))
// \B1|Add0~3  = CARRY((\B1|PWMDuty [1] & (\UpDownSelect~combout  & !\B1|Add0~1 )) # (!\B1|PWMDuty [1] & ((\UpDownSelect~combout ) # (!\B1|Add0~1 ))))

	.dataa(\B1|PWMDuty [1]),
	.datab(\UpDownSelect~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\B1|Add0~1 ),
	.combout(\B1|Add0~2_combout ),
	.cout(\B1|Add0~3 ));
// synopsys translate_off
defparam \B1|Add0~2 .lut_mask = 16'h694D;
defparam \B1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N4
cycloneii_lcell_comb \B1|Add0~4 (
// Equation(s):
// \B1|Add0~4_combout  = ((\UpDownSelect~combout  $ (\B1|PWMDuty [2] $ (\B1|Add0~3 )))) # (GND)
// \B1|Add0~5  = CARRY((\UpDownSelect~combout  & (\B1|PWMDuty [2] & !\B1|Add0~3 )) # (!\UpDownSelect~combout  & ((\B1|PWMDuty [2]) # (!\B1|Add0~3 ))))

	.dataa(\UpDownSelect~combout ),
	.datab(\B1|PWMDuty [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\B1|Add0~3 ),
	.combout(\B1|Add0~4_combout ),
	.cout(\B1|Add0~5 ));
// synopsys translate_off
defparam \B1|Add0~4 .lut_mask = 16'h964D;
defparam \B1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N6
cycloneii_lcell_comb \B1|Add0~6 (
// Equation(s):
// \B1|Add0~6_combout  = (\UpDownSelect~combout  & ((\B1|PWMDuty [3] & (\B1|Add0~5  & VCC)) # (!\B1|PWMDuty [3] & (!\B1|Add0~5 )))) # (!\UpDownSelect~combout  & ((\B1|PWMDuty [3] & (!\B1|Add0~5 )) # (!\B1|PWMDuty [3] & ((\B1|Add0~5 ) # (GND)))))
// \B1|Add0~7  = CARRY((\UpDownSelect~combout  & (!\B1|PWMDuty [3] & !\B1|Add0~5 )) # (!\UpDownSelect~combout  & ((!\B1|Add0~5 ) # (!\B1|PWMDuty [3]))))

	.dataa(\UpDownSelect~combout ),
	.datab(\B1|PWMDuty [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\B1|Add0~5 ),
	.combout(\B1|Add0~6_combout ),
	.cout(\B1|Add0~7 ));
// synopsys translate_off
defparam \B1|Add0~6 .lut_mask = 16'h9617;
defparam \B1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N8
cycloneii_lcell_comb \B1|Add0~8 (
// Equation(s):
// \B1|Add0~8_combout  = ((\B1|PWMDuty [4] $ (\UpDownSelect~combout  $ (!\B1|Add0~7 )))) # (GND)
// \B1|Add0~9  = CARRY((\B1|PWMDuty [4] & ((\UpDownSelect~combout ) # (!\B1|Add0~7 ))) # (!\B1|PWMDuty [4] & (\UpDownSelect~combout  & !\B1|Add0~7 )))

	.dataa(\B1|PWMDuty [4]),
	.datab(\UpDownSelect~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\B1|Add0~7 ),
	.combout(\B1|Add0~8_combout ),
	.cout(\B1|Add0~9 ));
// synopsys translate_off
defparam \B1|Add0~8 .lut_mask = 16'h698E;
defparam \B1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N10
cycloneii_lcell_comb \B1|Add0~10 (
// Equation(s):
// \B1|Add0~10_combout  = (\UpDownSelect~combout  & ((\B1|PWMDuty [5] & (!\B1|Add0~9 )) # (!\B1|PWMDuty [5] & ((\B1|Add0~9 ) # (GND))))) # (!\UpDownSelect~combout  & ((\B1|PWMDuty [5] & (\B1|Add0~9  & VCC)) # (!\B1|PWMDuty [5] & (!\B1|Add0~9 ))))
// \B1|Add0~11  = CARRY((\UpDownSelect~combout  & ((!\B1|Add0~9 ) # (!\B1|PWMDuty [5]))) # (!\UpDownSelect~combout  & (!\B1|PWMDuty [5] & !\B1|Add0~9 )))

	.dataa(\UpDownSelect~combout ),
	.datab(\B1|PWMDuty [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\B1|Add0~9 ),
	.combout(\B1|Add0~10_combout ),
	.cout(\B1|Add0~11 ));
// synopsys translate_off
defparam \B1|Add0~10 .lut_mask = 16'h692B;
defparam \B1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N12
cycloneii_lcell_comb \B1|Add0~12 (
// Equation(s):
// \B1|Add0~12_combout  = ((\UpDownSelect~combout  $ (\B1|PWMDuty [6] $ (\B1|Add0~11 )))) # (GND)
// \B1|Add0~13  = CARRY((\UpDownSelect~combout  & (\B1|PWMDuty [6] & !\B1|Add0~11 )) # (!\UpDownSelect~combout  & ((\B1|PWMDuty [6]) # (!\B1|Add0~11 ))))

	.dataa(\UpDownSelect~combout ),
	.datab(\B1|PWMDuty [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\B1|Add0~11 ),
	.combout(\B1|Add0~12_combout ),
	.cout(\B1|Add0~13 ));
// synopsys translate_off
defparam \B1|Add0~12 .lut_mask = 16'h964D;
defparam \B1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N14
cycloneii_lcell_comb \B1|Add0~14 (
// Equation(s):
// \B1|Add0~14_combout  = (\UpDownSelect~combout  & ((\B1|PWMDuty [7] & (\B1|Add0~13  & VCC)) # (!\B1|PWMDuty [7] & (!\B1|Add0~13 )))) # (!\UpDownSelect~combout  & ((\B1|PWMDuty [7] & (!\B1|Add0~13 )) # (!\B1|PWMDuty [7] & ((\B1|Add0~13 ) # (GND)))))
// \B1|Add0~15  = CARRY((\UpDownSelect~combout  & (!\B1|PWMDuty [7] & !\B1|Add0~13 )) # (!\UpDownSelect~combout  & ((!\B1|Add0~13 ) # (!\B1|PWMDuty [7]))))

	.dataa(\UpDownSelect~combout ),
	.datab(\B1|PWMDuty [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\B1|Add0~13 ),
	.combout(\B1|Add0~14_combout ),
	.cout(\B1|Add0~15 ));
// synopsys translate_off
defparam \B1|Add0~14 .lut_mask = 16'h9617;
defparam \B1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N16
cycloneii_lcell_comb \B1|Add0~16 (
// Equation(s):
// \B1|Add0~16_combout  = ((\B1|PWMDuty [8] $ (\UpDownSelect~combout  $ (!\B1|Add0~15 )))) # (GND)
// \B1|Add0~17  = CARRY((\B1|PWMDuty [8] & ((\UpDownSelect~combout ) # (!\B1|Add0~15 ))) # (!\B1|PWMDuty [8] & (\UpDownSelect~combout  & !\B1|Add0~15 )))

	.dataa(\B1|PWMDuty [8]),
	.datab(\UpDownSelect~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\B1|Add0~15 ),
	.combout(\B1|Add0~16_combout ),
	.cout(\B1|Add0~17 ));
// synopsys translate_off
defparam \B1|Add0~16 .lut_mask = 16'h698E;
defparam \B1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N18
cycloneii_lcell_comb \B1|Add0~18 (
// Equation(s):
// \B1|Add0~18_combout  = (\UpDownSelect~combout  & ((\B1|PWMDuty [9] & (!\B1|Add0~17 )) # (!\B1|PWMDuty [9] & ((\B1|Add0~17 ) # (GND))))) # (!\UpDownSelect~combout  & ((\B1|PWMDuty [9] & (\B1|Add0~17  & VCC)) # (!\B1|PWMDuty [9] & (!\B1|Add0~17 ))))
// \B1|Add0~19  = CARRY((\UpDownSelect~combout  & ((!\B1|Add0~17 ) # (!\B1|PWMDuty [9]))) # (!\UpDownSelect~combout  & (!\B1|PWMDuty [9] & !\B1|Add0~17 )))

	.dataa(\UpDownSelect~combout ),
	.datab(\B1|PWMDuty [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\B1|Add0~17 ),
	.combout(\B1|Add0~18_combout ),
	.cout(\B1|Add0~19 ));
// synopsys translate_off
defparam \B1|Add0~18 .lut_mask = 16'h692B;
defparam \B1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N20
cycloneii_lcell_comb \B1|Add0~20 (
// Equation(s):
// \B1|Add0~20_combout  = ((\UpDownSelect~combout  $ (\B1|PWMDuty [10] $ (\B1|Add0~19 )))) # (GND)
// \B1|Add0~21  = CARRY((\UpDownSelect~combout  & (\B1|PWMDuty [10] & !\B1|Add0~19 )) # (!\UpDownSelect~combout  & ((\B1|PWMDuty [10]) # (!\B1|Add0~19 ))))

	.dataa(\UpDownSelect~combout ),
	.datab(\B1|PWMDuty [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\B1|Add0~19 ),
	.combout(\B1|Add0~20_combout ),
	.cout(\B1|Add0~21 ));
// synopsys translate_off
defparam \B1|Add0~20 .lut_mask = 16'h964D;
defparam \B1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N22
cycloneii_lcell_comb \B1|Add0~22 (
// Equation(s):
// \B1|Add0~22_combout  = (\B1|PWMDuty [11] & ((\UpDownSelect~combout  & (\B1|Add0~21  & VCC)) # (!\UpDownSelect~combout  & (!\B1|Add0~21 )))) # (!\B1|PWMDuty [11] & ((\UpDownSelect~combout  & (!\B1|Add0~21 )) # (!\UpDownSelect~combout  & ((\B1|Add0~21 ) # 
// (GND)))))
// \B1|Add0~23  = CARRY((\B1|PWMDuty [11] & (!\UpDownSelect~combout  & !\B1|Add0~21 )) # (!\B1|PWMDuty [11] & ((!\B1|Add0~21 ) # (!\UpDownSelect~combout ))))

	.dataa(\B1|PWMDuty [11]),
	.datab(\UpDownSelect~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\B1|Add0~21 ),
	.combout(\B1|Add0~22_combout ),
	.cout(\B1|Add0~23 ));
// synopsys translate_off
defparam \B1|Add0~22 .lut_mask = 16'h9617;
defparam \B1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N24
cycloneii_lcell_comb \B1|Add0~24 (
// Equation(s):
// \B1|Add0~24_combout  = ((\UpDownSelect~combout  $ (\B1|PWMDuty [12] $ (!\B1|Add0~23 )))) # (GND)
// \B1|Add0~25  = CARRY((\UpDownSelect~combout  & ((\B1|PWMDuty [12]) # (!\B1|Add0~23 ))) # (!\UpDownSelect~combout  & (\B1|PWMDuty [12] & !\B1|Add0~23 )))

	.dataa(\UpDownSelect~combout ),
	.datab(\B1|PWMDuty [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\B1|Add0~23 ),
	.combout(\B1|Add0~24_combout ),
	.cout(\B1|Add0~25 ));
// synopsys translate_off
defparam \B1|Add0~24 .lut_mask = 16'h698E;
defparam \B1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N26
cycloneii_lcell_comb \B1|Add0~26 (
// Equation(s):
// \B1|Add0~26_combout  = (\B1|PWMDuty [13] & ((\UpDownSelect~combout  & (!\B1|Add0~25 )) # (!\UpDownSelect~combout  & (\B1|Add0~25  & VCC)))) # (!\B1|PWMDuty [13] & ((\UpDownSelect~combout  & ((\B1|Add0~25 ) # (GND))) # (!\UpDownSelect~combout  & 
// (!\B1|Add0~25 ))))
// \B1|Add0~27  = CARRY((\B1|PWMDuty [13] & (\UpDownSelect~combout  & !\B1|Add0~25 )) # (!\B1|PWMDuty [13] & ((\UpDownSelect~combout ) # (!\B1|Add0~25 ))))

	.dataa(\B1|PWMDuty [13]),
	.datab(\UpDownSelect~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\B1|Add0~25 ),
	.combout(\B1|Add0~26_combout ),
	.cout(\B1|Add0~27 ));
// synopsys translate_off
defparam \B1|Add0~26 .lut_mask = 16'h694D;
defparam \B1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N28
cycloneii_lcell_comb \B1|Add0~28 (
// Equation(s):
// \B1|Add0~28_combout  = ((\B1|PWMDuty [14] $ (\UpDownSelect~combout  $ (\B1|Add0~27 )))) # (GND)
// \B1|Add0~29  = CARRY((\B1|PWMDuty [14] & ((!\B1|Add0~27 ) # (!\UpDownSelect~combout ))) # (!\B1|PWMDuty [14] & (!\UpDownSelect~combout  & !\B1|Add0~27 )))

	.dataa(\B1|PWMDuty [14]),
	.datab(\UpDownSelect~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\B1|Add0~27 ),
	.combout(\B1|Add0~28_combout ),
	.cout(\B1|Add0~29 ));
// synopsys translate_off
defparam \B1|Add0~28 .lut_mask = 16'h962B;
defparam \B1|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N30
cycloneii_lcell_comb \B1|Add0~30 (
// Equation(s):
// \B1|Add0~30_combout  = (\B1|PWMDuty [15] & ((\UpDownSelect~combout  & (\B1|Add0~29  & VCC)) # (!\UpDownSelect~combout  & (!\B1|Add0~29 )))) # (!\B1|PWMDuty [15] & ((\UpDownSelect~combout  & (!\B1|Add0~29 )) # (!\UpDownSelect~combout  & ((\B1|Add0~29 ) # 
// (GND)))))
// \B1|Add0~31  = CARRY((\B1|PWMDuty [15] & (!\UpDownSelect~combout  & !\B1|Add0~29 )) # (!\B1|PWMDuty [15] & ((!\B1|Add0~29 ) # (!\UpDownSelect~combout ))))

	.dataa(\B1|PWMDuty [15]),
	.datab(\UpDownSelect~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\B1|Add0~29 ),
	.combout(\B1|Add0~30_combout ),
	.cout(\B1|Add0~31 ));
// synopsys translate_off
defparam \B1|Add0~30 .lut_mask = 16'h9617;
defparam \B1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N0
cycloneii_lcell_comb \B1|Add0~32 (
// Equation(s):
// \B1|Add0~32_combout  = ((\UpDownSelect~combout  $ (\B1|PWMDuty [16] $ (!\B1|Add0~31 )))) # (GND)
// \B1|Add0~33  = CARRY((\UpDownSelect~combout  & ((\B1|PWMDuty [16]) # (!\B1|Add0~31 ))) # (!\UpDownSelect~combout  & (\B1|PWMDuty [16] & !\B1|Add0~31 )))

	.dataa(\UpDownSelect~combout ),
	.datab(\B1|PWMDuty [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\B1|Add0~31 ),
	.combout(\B1|Add0~32_combout ),
	.cout(\B1|Add0~33 ));
// synopsys translate_off
defparam \B1|Add0~32 .lut_mask = 16'h698E;
defparam \B1|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N2
cycloneii_lcell_comb \B1|Add0~34 (
// Equation(s):
// \B1|Add0~34_combout  = (\B1|PWMDuty [17] & ((\UpDownSelect~combout  & (!\B1|Add0~33 )) # (!\UpDownSelect~combout  & (\B1|Add0~33  & VCC)))) # (!\B1|PWMDuty [17] & ((\UpDownSelect~combout  & ((\B1|Add0~33 ) # (GND))) # (!\UpDownSelect~combout  & 
// (!\B1|Add0~33 ))))
// \B1|Add0~35  = CARRY((\B1|PWMDuty [17] & (\UpDownSelect~combout  & !\B1|Add0~33 )) # (!\B1|PWMDuty [17] & ((\UpDownSelect~combout ) # (!\B1|Add0~33 ))))

	.dataa(\B1|PWMDuty [17]),
	.datab(\UpDownSelect~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\B1|Add0~33 ),
	.combout(\B1|Add0~34_combout ),
	.cout(\B1|Add0~35 ));
// synopsys translate_off
defparam \B1|Add0~34 .lut_mask = 16'h694D;
defparam \B1|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N4
cycloneii_lcell_comb \B1|Add0~36 (
// Equation(s):
// \B1|Add0~36_combout  = ((\UpDownSelect~combout  $ (\B1|PWMDuty [18] $ (\B1|Add0~35 )))) # (GND)
// \B1|Add0~37  = CARRY((\UpDownSelect~combout  & (\B1|PWMDuty [18] & !\B1|Add0~35 )) # (!\UpDownSelect~combout  & ((\B1|PWMDuty [18]) # (!\B1|Add0~35 ))))

	.dataa(\UpDownSelect~combout ),
	.datab(\B1|PWMDuty [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\B1|Add0~35 ),
	.combout(\B1|Add0~36_combout ),
	.cout(\B1|Add0~37 ));
// synopsys translate_off
defparam \B1|Add0~36 .lut_mask = 16'h964D;
defparam \B1|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N6
cycloneii_lcell_comb \B1|Add0~38 (
// Equation(s):
// \B1|Add0~38_combout  = (\UpDownSelect~combout  & ((\B1|PWMDuty [19] & (\B1|Add0~37  & VCC)) # (!\B1|PWMDuty [19] & (!\B1|Add0~37 )))) # (!\UpDownSelect~combout  & ((\B1|PWMDuty [19] & (!\B1|Add0~37 )) # (!\B1|PWMDuty [19] & ((\B1|Add0~37 ) # (GND)))))
// \B1|Add0~39  = CARRY((\UpDownSelect~combout  & (!\B1|PWMDuty [19] & !\B1|Add0~37 )) # (!\UpDownSelect~combout  & ((!\B1|Add0~37 ) # (!\B1|PWMDuty [19]))))

	.dataa(\UpDownSelect~combout ),
	.datab(\B1|PWMDuty [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\B1|Add0~37 ),
	.combout(\B1|Add0~38_combout ),
	.cout(\B1|Add0~39 ));
// synopsys translate_off
defparam \B1|Add0~38 .lut_mask = 16'h9617;
defparam \B1|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N8
cycloneii_lcell_comb \B1|Add0~40 (
// Equation(s):
// \B1|Add0~40_combout  = ((\UpDownSelect~combout  $ (\B1|PWMDuty [20] $ (!\B1|Add0~39 )))) # (GND)
// \B1|Add0~41  = CARRY((\UpDownSelect~combout  & ((\B1|PWMDuty [20]) # (!\B1|Add0~39 ))) # (!\UpDownSelect~combout  & (\B1|PWMDuty [20] & !\B1|Add0~39 )))

	.dataa(\UpDownSelect~combout ),
	.datab(\B1|PWMDuty [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\B1|Add0~39 ),
	.combout(\B1|Add0~40_combout ),
	.cout(\B1|Add0~41 ));
// synopsys translate_off
defparam \B1|Add0~40 .lut_mask = 16'h698E;
defparam \B1|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N10
cycloneii_lcell_comb \B1|Add0~42 (
// Equation(s):
// \B1|Add0~42_combout  = (\UpDownSelect~combout  & ((\B1|PWMDuty [21] & (!\B1|Add0~41 )) # (!\B1|PWMDuty [21] & ((\B1|Add0~41 ) # (GND))))) # (!\UpDownSelect~combout  & ((\B1|PWMDuty [21] & (\B1|Add0~41  & VCC)) # (!\B1|PWMDuty [21] & (!\B1|Add0~41 ))))
// \B1|Add0~43  = CARRY((\UpDownSelect~combout  & ((!\B1|Add0~41 ) # (!\B1|PWMDuty [21]))) # (!\UpDownSelect~combout  & (!\B1|PWMDuty [21] & !\B1|Add0~41 )))

	.dataa(\UpDownSelect~combout ),
	.datab(\B1|PWMDuty [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\B1|Add0~41 ),
	.combout(\B1|Add0~42_combout ),
	.cout(\B1|Add0~43 ));
// synopsys translate_off
defparam \B1|Add0~42 .lut_mask = 16'h692B;
defparam \B1|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N12
cycloneii_lcell_comb \B1|Add0~44 (
// Equation(s):
// \B1|Add0~44_combout  = ((\UpDownSelect~combout  $ (\B1|PWMDuty [22] $ (\B1|Add0~43 )))) # (GND)
// \B1|Add0~45  = CARRY((\UpDownSelect~combout  & (\B1|PWMDuty [22] & !\B1|Add0~43 )) # (!\UpDownSelect~combout  & ((\B1|PWMDuty [22]) # (!\B1|Add0~43 ))))

	.dataa(\UpDownSelect~combout ),
	.datab(\B1|PWMDuty [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\B1|Add0~43 ),
	.combout(\B1|Add0~44_combout ),
	.cout(\B1|Add0~45 ));
// synopsys translate_off
defparam \B1|Add0~44 .lut_mask = 16'h964D;
defparam \B1|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N14
cycloneii_lcell_comb \B1|Add0~46 (
// Equation(s):
// \B1|Add0~46_combout  = (\UpDownSelect~combout  & ((\B1|PWMDuty [23] & (\B1|Add0~45  & VCC)) # (!\B1|PWMDuty [23] & (!\B1|Add0~45 )))) # (!\UpDownSelect~combout  & ((\B1|PWMDuty [23] & (!\B1|Add0~45 )) # (!\B1|PWMDuty [23] & ((\B1|Add0~45 ) # (GND)))))
// \B1|Add0~47  = CARRY((\UpDownSelect~combout  & (!\B1|PWMDuty [23] & !\B1|Add0~45 )) # (!\UpDownSelect~combout  & ((!\B1|Add0~45 ) # (!\B1|PWMDuty [23]))))

	.dataa(\UpDownSelect~combout ),
	.datab(\B1|PWMDuty [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\B1|Add0~45 ),
	.combout(\B1|Add0~46_combout ),
	.cout(\B1|Add0~47 ));
// synopsys translate_off
defparam \B1|Add0~46 .lut_mask = 16'h9617;
defparam \B1|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N16
cycloneii_lcell_comb \B1|Add0~48 (
// Equation(s):
// \B1|Add0~48_combout  = ((\B1|PWMDuty [24] $ (\UpDownSelect~combout  $ (!\B1|Add0~47 )))) # (GND)
// \B1|Add0~49  = CARRY((\B1|PWMDuty [24] & ((\UpDownSelect~combout ) # (!\B1|Add0~47 ))) # (!\B1|PWMDuty [24] & (\UpDownSelect~combout  & !\B1|Add0~47 )))

	.dataa(\B1|PWMDuty [24]),
	.datab(\UpDownSelect~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\B1|Add0~47 ),
	.combout(\B1|Add0~48_combout ),
	.cout(\B1|Add0~49 ));
// synopsys translate_off
defparam \B1|Add0~48 .lut_mask = 16'h698E;
defparam \B1|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N18
cycloneii_lcell_comb \B1|Add0~50 (
// Equation(s):
// \B1|Add0~50_combout  = (\B1|PWMDuty [25] & ((\UpDownSelect~combout  & (!\B1|Add0~49 )) # (!\UpDownSelect~combout  & (\B1|Add0~49  & VCC)))) # (!\B1|PWMDuty [25] & ((\UpDownSelect~combout  & ((\B1|Add0~49 ) # (GND))) # (!\UpDownSelect~combout  & 
// (!\B1|Add0~49 ))))
// \B1|Add0~51  = CARRY((\B1|PWMDuty [25] & (\UpDownSelect~combout  & !\B1|Add0~49 )) # (!\B1|PWMDuty [25] & ((\UpDownSelect~combout ) # (!\B1|Add0~49 ))))

	.dataa(\B1|PWMDuty [25]),
	.datab(\UpDownSelect~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\B1|Add0~49 ),
	.combout(\B1|Add0~50_combout ),
	.cout(\B1|Add0~51 ));
// synopsys translate_off
defparam \B1|Add0~50 .lut_mask = 16'h694D;
defparam \B1|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N20
cycloneii_lcell_comb \B1|Add0~52 (
// Equation(s):
// \B1|Add0~52_combout  = ((\B1|PWMDuty [26] $ (\UpDownSelect~combout  $ (\B1|Add0~51 )))) # (GND)
// \B1|Add0~53  = CARRY((\B1|PWMDuty [26] & ((!\B1|Add0~51 ) # (!\UpDownSelect~combout ))) # (!\B1|PWMDuty [26] & (!\UpDownSelect~combout  & !\B1|Add0~51 )))

	.dataa(\B1|PWMDuty [26]),
	.datab(\UpDownSelect~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\B1|Add0~51 ),
	.combout(\B1|Add0~52_combout ),
	.cout(\B1|Add0~53 ));
// synopsys translate_off
defparam \B1|Add0~52 .lut_mask = 16'h962B;
defparam \B1|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N22
cycloneii_lcell_comb \B1|Add0~54 (
// Equation(s):
// \B1|Add0~54_combout  = (\UpDownSelect~combout  & ((\B1|PWMDuty [27] & (\B1|Add0~53  & VCC)) # (!\B1|PWMDuty [27] & (!\B1|Add0~53 )))) # (!\UpDownSelect~combout  & ((\B1|PWMDuty [27] & (!\B1|Add0~53 )) # (!\B1|PWMDuty [27] & ((\B1|Add0~53 ) # (GND)))))
// \B1|Add0~55  = CARRY((\UpDownSelect~combout  & (!\B1|PWMDuty [27] & !\B1|Add0~53 )) # (!\UpDownSelect~combout  & ((!\B1|Add0~53 ) # (!\B1|PWMDuty [27]))))

	.dataa(\UpDownSelect~combout ),
	.datab(\B1|PWMDuty [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\B1|Add0~53 ),
	.combout(\B1|Add0~54_combout ),
	.cout(\B1|Add0~55 ));
// synopsys translate_off
defparam \B1|Add0~54 .lut_mask = 16'h9617;
defparam \B1|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N24
cycloneii_lcell_comb \B1|Add0~56 (
// Equation(s):
// \B1|Add0~56_combout  = ((\B1|PWMDuty [28] $ (\UpDownSelect~combout  $ (!\B1|Add0~55 )))) # (GND)
// \B1|Add0~57  = CARRY((\B1|PWMDuty [28] & ((\UpDownSelect~combout ) # (!\B1|Add0~55 ))) # (!\B1|PWMDuty [28] & (\UpDownSelect~combout  & !\B1|Add0~55 )))

	.dataa(\B1|PWMDuty [28]),
	.datab(\UpDownSelect~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\B1|Add0~55 ),
	.combout(\B1|Add0~56_combout ),
	.cout(\B1|Add0~57 ));
// synopsys translate_off
defparam \B1|Add0~56 .lut_mask = 16'h698E;
defparam \B1|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N26
cycloneii_lcell_comb \B1|Add0~58 (
// Equation(s):
// \B1|Add0~58_combout  = (\B1|PWMDuty [29] & ((\UpDownSelect~combout  & (!\B1|Add0~57 )) # (!\UpDownSelect~combout  & (\B1|Add0~57  & VCC)))) # (!\B1|PWMDuty [29] & ((\UpDownSelect~combout  & ((\B1|Add0~57 ) # (GND))) # (!\UpDownSelect~combout  & 
// (!\B1|Add0~57 ))))
// \B1|Add0~59  = CARRY((\B1|PWMDuty [29] & (\UpDownSelect~combout  & !\B1|Add0~57 )) # (!\B1|PWMDuty [29] & ((\UpDownSelect~combout ) # (!\B1|Add0~57 ))))

	.dataa(\B1|PWMDuty [29]),
	.datab(\UpDownSelect~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\B1|Add0~57 ),
	.combout(\B1|Add0~58_combout ),
	.cout(\B1|Add0~59 ));
// synopsys translate_off
defparam \B1|Add0~58 .lut_mask = 16'h694D;
defparam \B1|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N28
cycloneii_lcell_comb \B1|Add0~60 (
// Equation(s):
// \B1|Add0~60_combout  = ((\B1|PWMDuty [30] $ (\UpDownSelect~combout  $ (\B1|Add0~59 )))) # (GND)
// \B1|Add0~61  = CARRY((\B1|PWMDuty [30] & ((!\B1|Add0~59 ) # (!\UpDownSelect~combout ))) # (!\B1|PWMDuty [30] & (!\UpDownSelect~combout  & !\B1|Add0~59 )))

	.dataa(\B1|PWMDuty [30]),
	.datab(\UpDownSelect~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\B1|Add0~59 ),
	.combout(\B1|Add0~60_combout ),
	.cout(\B1|Add0~61 ));
// synopsys translate_off
defparam \B1|Add0~60 .lut_mask = 16'h962B;
defparam \B1|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N30
cycloneii_lcell_comb \B1|Add0~62 (
// Equation(s):
// \B1|Add0~62_combout  = \UpDownSelect~combout  $ (\B1|Add0~61  $ (!\B1|PWMDuty [31]))

	.dataa(\UpDownSelect~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\B1|PWMDuty [31]),
	.cin(\B1|Add0~61 ),
	.combout(\B1|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \B1|Add0~62 .lut_mask = 16'h5AA5;
defparam \B1|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y4_N25
cycloneii_lcell_ff \P1|address[28] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[28]~88_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [28]));

// Location: LCFF_X12_Y4_N17
cycloneii_lcell_ff \P1|address[24] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[24]~80_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [24]));

// Location: LCFF_X12_Y4_N11
cycloneii_lcell_ff \P1|address[21] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[21]~74_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [21]));

// Location: LCFF_X12_Y4_N7
cycloneii_lcell_ff \P1|address[19] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[19]~70_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [19]));

// Location: LCFF_X12_Y5_N13
cycloneii_lcell_ff \P1|address[6] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[6]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [6]));

// Location: LCCOMB_X13_Y6_N6
cycloneii_lcell_comb \P1|SynthesisedPhase[5]~27 (
// Equation(s):
// \P1|SynthesisedPhase[5]~27_combout  = (\phaseControler|phase [5] & (\P1|address [5] $ (VCC))) # (!\phaseControler|phase [5] & (\P1|address [5] & VCC))
// \P1|SynthesisedPhase[5]~28  = CARRY((\phaseControler|phase [5] & \P1|address [5]))

	.dataa(\phaseControler|phase [5]),
	.datab(\P1|address [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\P1|SynthesisedPhase[5]~27_combout ),
	.cout(\P1|SynthesisedPhase[5]~28 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[5]~27 .lut_mask = 16'h6688;
defparam \P1|SynthesisedPhase[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N8
cycloneii_lcell_comb \P1|SynthesisedPhase[6]~29 (
// Equation(s):
// \P1|SynthesisedPhase[6]~29_combout  = (\P1|address [6] & ((\phaseControler|phase [6] & (\P1|SynthesisedPhase[5]~28  & VCC)) # (!\phaseControler|phase [6] & (!\P1|SynthesisedPhase[5]~28 )))) # (!\P1|address [6] & ((\phaseControler|phase [6] & 
// (!\P1|SynthesisedPhase[5]~28 )) # (!\phaseControler|phase [6] & ((\P1|SynthesisedPhase[5]~28 ) # (GND)))))
// \P1|SynthesisedPhase[6]~30  = CARRY((\P1|address [6] & (!\phaseControler|phase [6] & !\P1|SynthesisedPhase[5]~28 )) # (!\P1|address [6] & ((!\P1|SynthesisedPhase[5]~28 ) # (!\phaseControler|phase [6]))))

	.dataa(\P1|address [6]),
	.datab(\phaseControler|phase [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[5]~28 ),
	.combout(\P1|SynthesisedPhase[6]~29_combout ),
	.cout(\P1|SynthesisedPhase[6]~30 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[6]~29 .lut_mask = 16'h9617;
defparam \P1|SynthesisedPhase[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N10
cycloneii_lcell_comb \P1|SynthesisedPhase[7]~31 (
// Equation(s):
// \P1|SynthesisedPhase[7]~31_combout  = ((\phaseControler|phase [7] $ (\P1|address [7] $ (!\P1|SynthesisedPhase[6]~30 )))) # (GND)
// \P1|SynthesisedPhase[7]~32  = CARRY((\phaseControler|phase [7] & ((\P1|address [7]) # (!\P1|SynthesisedPhase[6]~30 ))) # (!\phaseControler|phase [7] & (\P1|address [7] & !\P1|SynthesisedPhase[6]~30 )))

	.dataa(\phaseControler|phase [7]),
	.datab(\P1|address [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[6]~30 ),
	.combout(\P1|SynthesisedPhase[7]~31_combout ),
	.cout(\P1|SynthesisedPhase[7]~32 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[7]~31 .lut_mask = 16'h698E;
defparam \P1|SynthesisedPhase[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N12
cycloneii_lcell_comb \P1|SynthesisedPhase[8]~33 (
// Equation(s):
// \P1|SynthesisedPhase[8]~33_combout  = (\phaseControler|phase [8] & ((\P1|address [8] & (\P1|SynthesisedPhase[7]~32  & VCC)) # (!\P1|address [8] & (!\P1|SynthesisedPhase[7]~32 )))) # (!\phaseControler|phase [8] & ((\P1|address [8] & 
// (!\P1|SynthesisedPhase[7]~32 )) # (!\P1|address [8] & ((\P1|SynthesisedPhase[7]~32 ) # (GND)))))
// \P1|SynthesisedPhase[8]~34  = CARRY((\phaseControler|phase [8] & (!\P1|address [8] & !\P1|SynthesisedPhase[7]~32 )) # (!\phaseControler|phase [8] & ((!\P1|SynthesisedPhase[7]~32 ) # (!\P1|address [8]))))

	.dataa(\phaseControler|phase [8]),
	.datab(\P1|address [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[7]~32 ),
	.combout(\P1|SynthesisedPhase[8]~33_combout ),
	.cout(\P1|SynthesisedPhase[8]~34 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[8]~33 .lut_mask = 16'h9617;
defparam \P1|SynthesisedPhase[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N14
cycloneii_lcell_comb \P1|SynthesisedPhase[9]~35 (
// Equation(s):
// \P1|SynthesisedPhase[9]~35_combout  = ((\phaseControler|phase [9] $ (\P1|address [9] $ (!\P1|SynthesisedPhase[8]~34 )))) # (GND)
// \P1|SynthesisedPhase[9]~36  = CARRY((\phaseControler|phase [9] & ((\P1|address [9]) # (!\P1|SynthesisedPhase[8]~34 ))) # (!\phaseControler|phase [9] & (\P1|address [9] & !\P1|SynthesisedPhase[8]~34 )))

	.dataa(\phaseControler|phase [9]),
	.datab(\P1|address [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[8]~34 ),
	.combout(\P1|SynthesisedPhase[9]~35_combout ),
	.cout(\P1|SynthesisedPhase[9]~36 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[9]~35 .lut_mask = 16'h698E;
defparam \P1|SynthesisedPhase[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N16
cycloneii_lcell_comb \P1|SynthesisedPhase[10]~37 (
// Equation(s):
// \P1|SynthesisedPhase[10]~37_combout  = (\phaseControler|phase [10] & ((\P1|address [10] & (\P1|SynthesisedPhase[9]~36  & VCC)) # (!\P1|address [10] & (!\P1|SynthesisedPhase[9]~36 )))) # (!\phaseControler|phase [10] & ((\P1|address [10] & 
// (!\P1|SynthesisedPhase[9]~36 )) # (!\P1|address [10] & ((\P1|SynthesisedPhase[9]~36 ) # (GND)))))
// \P1|SynthesisedPhase[10]~38  = CARRY((\phaseControler|phase [10] & (!\P1|address [10] & !\P1|SynthesisedPhase[9]~36 )) # (!\phaseControler|phase [10] & ((!\P1|SynthesisedPhase[9]~36 ) # (!\P1|address [10]))))

	.dataa(\phaseControler|phase [10]),
	.datab(\P1|address [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[9]~36 ),
	.combout(\P1|SynthesisedPhase[10]~37_combout ),
	.cout(\P1|SynthesisedPhase[10]~38 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[10]~37 .lut_mask = 16'h9617;
defparam \P1|SynthesisedPhase[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N18
cycloneii_lcell_comb \P1|SynthesisedPhase[11]~39 (
// Equation(s):
// \P1|SynthesisedPhase[11]~39_combout  = ((\phaseControler|phase [11] $ (\P1|address [11] $ (!\P1|SynthesisedPhase[10]~38 )))) # (GND)
// \P1|SynthesisedPhase[11]~40  = CARRY((\phaseControler|phase [11] & ((\P1|address [11]) # (!\P1|SynthesisedPhase[10]~38 ))) # (!\phaseControler|phase [11] & (\P1|address [11] & !\P1|SynthesisedPhase[10]~38 )))

	.dataa(\phaseControler|phase [11]),
	.datab(\P1|address [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[10]~38 ),
	.combout(\P1|SynthesisedPhase[11]~39_combout ),
	.cout(\P1|SynthesisedPhase[11]~40 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[11]~39 .lut_mask = 16'h698E;
defparam \P1|SynthesisedPhase[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N20
cycloneii_lcell_comb \P1|SynthesisedPhase[12]~41 (
// Equation(s):
// \P1|SynthesisedPhase[12]~41_combout  = (\phaseControler|phase [12] & ((\P1|address [12] & (\P1|SynthesisedPhase[11]~40  & VCC)) # (!\P1|address [12] & (!\P1|SynthesisedPhase[11]~40 )))) # (!\phaseControler|phase [12] & ((\P1|address [12] & 
// (!\P1|SynthesisedPhase[11]~40 )) # (!\P1|address [12] & ((\P1|SynthesisedPhase[11]~40 ) # (GND)))))
// \P1|SynthesisedPhase[12]~42  = CARRY((\phaseControler|phase [12] & (!\P1|address [12] & !\P1|SynthesisedPhase[11]~40 )) # (!\phaseControler|phase [12] & ((!\P1|SynthesisedPhase[11]~40 ) # (!\P1|address [12]))))

	.dataa(\phaseControler|phase [12]),
	.datab(\P1|address [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[11]~40 ),
	.combout(\P1|SynthesisedPhase[12]~41_combout ),
	.cout(\P1|SynthesisedPhase[12]~42 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[12]~41 .lut_mask = 16'h9617;
defparam \P1|SynthesisedPhase[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N22
cycloneii_lcell_comb \P1|SynthesisedPhase[13]~43 (
// Equation(s):
// \P1|SynthesisedPhase[13]~43_combout  = ((\P1|address [13] $ (\phaseControler|phase [13] $ (!\P1|SynthesisedPhase[12]~42 )))) # (GND)
// \P1|SynthesisedPhase[13]~44  = CARRY((\P1|address [13] & ((\phaseControler|phase [13]) # (!\P1|SynthesisedPhase[12]~42 ))) # (!\P1|address [13] & (\phaseControler|phase [13] & !\P1|SynthesisedPhase[12]~42 )))

	.dataa(\P1|address [13]),
	.datab(\phaseControler|phase [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[12]~42 ),
	.combout(\P1|SynthesisedPhase[13]~43_combout ),
	.cout(\P1|SynthesisedPhase[13]~44 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[13]~43 .lut_mask = 16'h698E;
defparam \P1|SynthesisedPhase[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N24
cycloneii_lcell_comb \P1|SynthesisedPhase[14]~45 (
// Equation(s):
// \P1|SynthesisedPhase[14]~45_combout  = (\phaseControler|phase [14] & ((\P1|address [14] & (\P1|SynthesisedPhase[13]~44  & VCC)) # (!\P1|address [14] & (!\P1|SynthesisedPhase[13]~44 )))) # (!\phaseControler|phase [14] & ((\P1|address [14] & 
// (!\P1|SynthesisedPhase[13]~44 )) # (!\P1|address [14] & ((\P1|SynthesisedPhase[13]~44 ) # (GND)))))
// \P1|SynthesisedPhase[14]~46  = CARRY((\phaseControler|phase [14] & (!\P1|address [14] & !\P1|SynthesisedPhase[13]~44 )) # (!\phaseControler|phase [14] & ((!\P1|SynthesisedPhase[13]~44 ) # (!\P1|address [14]))))

	.dataa(\phaseControler|phase [14]),
	.datab(\P1|address [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[13]~44 ),
	.combout(\P1|SynthesisedPhase[14]~45_combout ),
	.cout(\P1|SynthesisedPhase[14]~46 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[14]~45 .lut_mask = 16'h9617;
defparam \P1|SynthesisedPhase[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N26
cycloneii_lcell_comb \P1|SynthesisedPhase[15]~47 (
// Equation(s):
// \P1|SynthesisedPhase[15]~47_combout  = ((\P1|address [15] $ (\phaseControler|phase [15] $ (!\P1|SynthesisedPhase[14]~46 )))) # (GND)
// \P1|SynthesisedPhase[15]~48  = CARRY((\P1|address [15] & ((\phaseControler|phase [15]) # (!\P1|SynthesisedPhase[14]~46 ))) # (!\P1|address [15] & (\phaseControler|phase [15] & !\P1|SynthesisedPhase[14]~46 )))

	.dataa(\P1|address [15]),
	.datab(\phaseControler|phase [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[14]~46 ),
	.combout(\P1|SynthesisedPhase[15]~47_combout ),
	.cout(\P1|SynthesisedPhase[15]~48 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[15]~47 .lut_mask = 16'h698E;
defparam \P1|SynthesisedPhase[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N28
cycloneii_lcell_comb \P1|SynthesisedPhase[16]~49 (
// Equation(s):
// \P1|SynthesisedPhase[16]~49_combout  = (\P1|address [16] & ((\phaseControler|phase [16] & (\P1|SynthesisedPhase[15]~48  & VCC)) # (!\phaseControler|phase [16] & (!\P1|SynthesisedPhase[15]~48 )))) # (!\P1|address [16] & ((\phaseControler|phase [16] & 
// (!\P1|SynthesisedPhase[15]~48 )) # (!\phaseControler|phase [16] & ((\P1|SynthesisedPhase[15]~48 ) # (GND)))))
// \P1|SynthesisedPhase[16]~50  = CARRY((\P1|address [16] & (!\phaseControler|phase [16] & !\P1|SynthesisedPhase[15]~48 )) # (!\P1|address [16] & ((!\P1|SynthesisedPhase[15]~48 ) # (!\phaseControler|phase [16]))))

	.dataa(\P1|address [16]),
	.datab(\phaseControler|phase [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[15]~48 ),
	.combout(\P1|SynthesisedPhase[16]~49_combout ),
	.cout(\P1|SynthesisedPhase[16]~50 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[16]~49 .lut_mask = 16'h9617;
defparam \P1|SynthesisedPhase[16]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y5_N7
cycloneii_lcell_ff \P1|address[3] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[3]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [3]));

// Location: LCFF_X12_Y5_N5
cycloneii_lcell_ff \P1|address[2] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[2]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [2]));

// Location: LCCOMB_X12_Y5_N4
cycloneii_lcell_comb \P1|address[2]~36 (
// Equation(s):
// \P1|address[2]~36_combout  = ((\P1|address [2] $ (\C1|Step [2] $ (!\P1|address[1]~35 )))) # (GND)
// \P1|address[2]~37  = CARRY((\P1|address [2] & ((\C1|Step [2]) # (!\P1|address[1]~35 ))) # (!\P1|address [2] & (\C1|Step [2] & !\P1|address[1]~35 )))

	.dataa(\P1|address [2]),
	.datab(\C1|Step [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[1]~35 ),
	.combout(\P1|address[2]~36_combout ),
	.cout(\P1|address[2]~37 ));
// synopsys translate_off
defparam \P1|address[2]~36 .lut_mask = 16'h698E;
defparam \P1|address[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N6
cycloneii_lcell_comb \P1|address[3]~38 (
// Equation(s):
// \P1|address[3]~38_combout  = (\P1|address [3] & ((\C1|Step [3] & (\P1|address[2]~37  & VCC)) # (!\C1|Step [3] & (!\P1|address[2]~37 )))) # (!\P1|address [3] & ((\C1|Step [3] & (!\P1|address[2]~37 )) # (!\C1|Step [3] & ((\P1|address[2]~37 ) # (GND)))))
// \P1|address[3]~39  = CARRY((\P1|address [3] & (!\C1|Step [3] & !\P1|address[2]~37 )) # (!\P1|address [3] & ((!\P1|address[2]~37 ) # (!\C1|Step [3]))))

	.dataa(\P1|address [3]),
	.datab(\C1|Step [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[2]~37 ),
	.combout(\P1|address[3]~38_combout ),
	.cout(\P1|address[3]~39 ));
// synopsys translate_off
defparam \P1|address[3]~38 .lut_mask = 16'h9617;
defparam \P1|address[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N12
cycloneii_lcell_comb \P1|address[6]~44 (
// Equation(s):
// \P1|address[6]~44_combout  = ((\P1|address [6] $ (\C1|Step [6] $ (!\P1|address[5]~43 )))) # (GND)
// \P1|address[6]~45  = CARRY((\P1|address [6] & ((\C1|Step [6]) # (!\P1|address[5]~43 ))) # (!\P1|address [6] & (\C1|Step [6] & !\P1|address[5]~43 )))

	.dataa(\P1|address [6]),
	.datab(\C1|Step [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[5]~43 ),
	.combout(\P1|address[6]~44_combout ),
	.cout(\P1|address[6]~45 ));
// synopsys translate_off
defparam \P1|address[6]~44 .lut_mask = 16'h698E;
defparam \P1|address[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N6
cycloneii_lcell_comb \P1|address[19]~70 (
// Equation(s):
// \P1|address[19]~70_combout  = (\P1|address [19] & ((\C1|Step [19] & (\P1|address[18]~69  & VCC)) # (!\C1|Step [19] & (!\P1|address[18]~69 )))) # (!\P1|address [19] & ((\C1|Step [19] & (!\P1|address[18]~69 )) # (!\C1|Step [19] & ((\P1|address[18]~69 ) # 
// (GND)))))
// \P1|address[19]~71  = CARRY((\P1|address [19] & (!\C1|Step [19] & !\P1|address[18]~69 )) # (!\P1|address [19] & ((!\P1|address[18]~69 ) # (!\C1|Step [19]))))

	.dataa(\P1|address [19]),
	.datab(\C1|Step [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[18]~69 ),
	.combout(\P1|address[19]~70_combout ),
	.cout(\P1|address[19]~71 ));
// synopsys translate_off
defparam \P1|address[19]~70 .lut_mask = 16'h9617;
defparam \P1|address[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N10
cycloneii_lcell_comb \P1|address[21]~74 (
// Equation(s):
// \P1|address[21]~74_combout  = (\P1|address [21] & ((\C1|Step [21] & (\P1|address[20]~73  & VCC)) # (!\C1|Step [21] & (!\P1|address[20]~73 )))) # (!\P1|address [21] & ((\C1|Step [21] & (!\P1|address[20]~73 )) # (!\C1|Step [21] & ((\P1|address[20]~73 ) # 
// (GND)))))
// \P1|address[21]~75  = CARRY((\P1|address [21] & (!\C1|Step [21] & !\P1|address[20]~73 )) # (!\P1|address [21] & ((!\P1|address[20]~73 ) # (!\C1|Step [21]))))

	.dataa(\P1|address [21]),
	.datab(\C1|Step [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[20]~73 ),
	.combout(\P1|address[21]~74_combout ),
	.cout(\P1|address[21]~75 ));
// synopsys translate_off
defparam \P1|address[21]~74 .lut_mask = 16'h9617;
defparam \P1|address[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N16
cycloneii_lcell_comb \P1|address[24]~80 (
// Equation(s):
// \P1|address[24]~80_combout  = ((\P1|address [24] $ (\C1|Step [24] $ (!\P1|address[23]~79 )))) # (GND)
// \P1|address[24]~81  = CARRY((\P1|address [24] & ((\C1|Step [24]) # (!\P1|address[23]~79 ))) # (!\P1|address [24] & (\C1|Step [24] & !\P1|address[23]~79 )))

	.dataa(\P1|address [24]),
	.datab(\C1|Step [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[23]~79 ),
	.combout(\P1|address[24]~80_combout ),
	.cout(\P1|address[24]~81 ));
// synopsys translate_off
defparam \P1|address[24]~80 .lut_mask = 16'h698E;
defparam \P1|address[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N24
cycloneii_lcell_comb \P1|address[28]~88 (
// Equation(s):
// \P1|address[28]~88_combout  = ((\P1|address [28] $ (\C1|Step [28] $ (!\P1|address[27]~87 )))) # (GND)
// \P1|address[28]~89  = CARRY((\P1|address [28] & ((\C1|Step [28]) # (!\P1|address[27]~87 ))) # (!\P1|address [28] & (\C1|Step [28] & !\P1|address[27]~87 )))

	.dataa(\P1|address [28]),
	.datab(\C1|Step [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[27]~87 ),
	.combout(\P1|address[28]~88_combout ),
	.cout(\P1|address[28]~89 ));
// synopsys translate_off
defparam \P1|address[28]~88 .lut_mask = 16'h698E;
defparam \P1|address[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N6
cycloneii_lcell_comb \phaseControler|Add0~0 (
// Equation(s):
// \phaseControler|Add0~0_combout  = \phaseControler|phase [5] $ (VCC)
// \phaseControler|Add0~1  = CARRY(\phaseControler|phase [5])

	.dataa(\phaseControler|phase [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\phaseControler|Add0~0_combout ),
	.cout(\phaseControler|Add0~1 ));
// synopsys translate_off
defparam \phaseControler|Add0~0 .lut_mask = 16'h55AA;
defparam \phaseControler|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N8
cycloneii_lcell_comb \phaseControler|Add0~2 (
// Equation(s):
// \phaseControler|Add0~2_combout  = (\phaseControler|phase [6] & ((\B1|Phasesub~combout  & (\phaseControler|Add0~1  & VCC)) # (!\B1|Phasesub~combout  & (!\phaseControler|Add0~1 )))) # (!\phaseControler|phase [6] & ((\B1|Phasesub~combout  & 
// (!\phaseControler|Add0~1 )) # (!\B1|Phasesub~combout  & ((\phaseControler|Add0~1 ) # (GND)))))
// \phaseControler|Add0~3  = CARRY((\phaseControler|phase [6] & (!\B1|Phasesub~combout  & !\phaseControler|Add0~1 )) # (!\phaseControler|phase [6] & ((!\phaseControler|Add0~1 ) # (!\B1|Phasesub~combout ))))

	.dataa(\phaseControler|phase [6]),
	.datab(\B1|Phasesub~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~1 ),
	.combout(\phaseControler|Add0~2_combout ),
	.cout(\phaseControler|Add0~3 ));
// synopsys translate_off
defparam \phaseControler|Add0~2 .lut_mask = 16'h9617;
defparam \phaseControler|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N10
cycloneii_lcell_comb \phaseControler|Add0~4 (
// Equation(s):
// \phaseControler|Add0~4_combout  = ((\phaseControler|phase [7] $ (\B1|Phasesub~combout  $ (\phaseControler|Add0~3 )))) # (GND)
// \phaseControler|Add0~5  = CARRY((\phaseControler|phase [7] & ((!\phaseControler|Add0~3 ) # (!\B1|Phasesub~combout ))) # (!\phaseControler|phase [7] & (!\B1|Phasesub~combout  & !\phaseControler|Add0~3 )))

	.dataa(\phaseControler|phase [7]),
	.datab(\B1|Phasesub~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~3 ),
	.combout(\phaseControler|Add0~4_combout ),
	.cout(\phaseControler|Add0~5 ));
// synopsys translate_off
defparam \phaseControler|Add0~4 .lut_mask = 16'h962B;
defparam \phaseControler|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N12
cycloneii_lcell_comb \phaseControler|Add0~6 (
// Equation(s):
// \phaseControler|Add0~6_combout  = (\phaseControler|phase [8] & ((\B1|Phasesub~combout  & (\phaseControler|Add0~5  & VCC)) # (!\B1|Phasesub~combout  & (!\phaseControler|Add0~5 )))) # (!\phaseControler|phase [8] & ((\B1|Phasesub~combout  & 
// (!\phaseControler|Add0~5 )) # (!\B1|Phasesub~combout  & ((\phaseControler|Add0~5 ) # (GND)))))
// \phaseControler|Add0~7  = CARRY((\phaseControler|phase [8] & (!\B1|Phasesub~combout  & !\phaseControler|Add0~5 )) # (!\phaseControler|phase [8] & ((!\phaseControler|Add0~5 ) # (!\B1|Phasesub~combout ))))

	.dataa(\phaseControler|phase [8]),
	.datab(\B1|Phasesub~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~5 ),
	.combout(\phaseControler|Add0~6_combout ),
	.cout(\phaseControler|Add0~7 ));
// synopsys translate_off
defparam \phaseControler|Add0~6 .lut_mask = 16'h9617;
defparam \phaseControler|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N14
cycloneii_lcell_comb \phaseControler|Add0~8 (
// Equation(s):
// \phaseControler|Add0~8_combout  = ((\B1|Phasesub~combout  $ (\phaseControler|phase [9] $ (!\phaseControler|Add0~7 )))) # (GND)
// \phaseControler|Add0~9  = CARRY((\B1|Phasesub~combout  & ((\phaseControler|phase [9]) # (!\phaseControler|Add0~7 ))) # (!\B1|Phasesub~combout  & (\phaseControler|phase [9] & !\phaseControler|Add0~7 )))

	.dataa(\B1|Phasesub~combout ),
	.datab(\phaseControler|phase [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~7 ),
	.combout(\phaseControler|Add0~8_combout ),
	.cout(\phaseControler|Add0~9 ));
// synopsys translate_off
defparam \phaseControler|Add0~8 .lut_mask = 16'h698E;
defparam \phaseControler|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N16
cycloneii_lcell_comb \phaseControler|Add0~10 (
// Equation(s):
// \phaseControler|Add0~10_combout  = (\phaseControler|phase [10] & ((\B1|Phasesub~combout  & (!\phaseControler|Add0~9 )) # (!\B1|Phasesub~combout  & (\phaseControler|Add0~9  & VCC)))) # (!\phaseControler|phase [10] & ((\B1|Phasesub~combout  & 
// ((\phaseControler|Add0~9 ) # (GND))) # (!\B1|Phasesub~combout  & (!\phaseControler|Add0~9 ))))
// \phaseControler|Add0~11  = CARRY((\phaseControler|phase [10] & (\B1|Phasesub~combout  & !\phaseControler|Add0~9 )) # (!\phaseControler|phase [10] & ((\B1|Phasesub~combout ) # (!\phaseControler|Add0~9 ))))

	.dataa(\phaseControler|phase [10]),
	.datab(\B1|Phasesub~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~9 ),
	.combout(\phaseControler|Add0~10_combout ),
	.cout(\phaseControler|Add0~11 ));
// synopsys translate_off
defparam \phaseControler|Add0~10 .lut_mask = 16'h694D;
defparam \phaseControler|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N18
cycloneii_lcell_comb \phaseControler|Add0~12 (
// Equation(s):
// \phaseControler|Add0~12_combout  = ((\phaseControler|phase [11] $ (\B1|Phasesub~combout  $ (!\phaseControler|Add0~11 )))) # (GND)
// \phaseControler|Add0~13  = CARRY((\phaseControler|phase [11] & ((\B1|Phasesub~combout ) # (!\phaseControler|Add0~11 ))) # (!\phaseControler|phase [11] & (\B1|Phasesub~combout  & !\phaseControler|Add0~11 )))

	.dataa(\phaseControler|phase [11]),
	.datab(\B1|Phasesub~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~11 ),
	.combout(\phaseControler|Add0~12_combout ),
	.cout(\phaseControler|Add0~13 ));
// synopsys translate_off
defparam \phaseControler|Add0~12 .lut_mask = 16'h698E;
defparam \phaseControler|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N22
cycloneii_lcell_comb \phaseControler|Add0~16 (
// Equation(s):
// \phaseControler|Add0~16_combout  = ((\B1|Phasesub~combout  $ (\phaseControler|phase [13] $ (\phaseControler|Add0~15 )))) # (GND)
// \phaseControler|Add0~17  = CARRY((\B1|Phasesub~combout  & (\phaseControler|phase [13] & !\phaseControler|Add0~15 )) # (!\B1|Phasesub~combout  & ((\phaseControler|phase [13]) # (!\phaseControler|Add0~15 ))))

	.dataa(\B1|Phasesub~combout ),
	.datab(\phaseControler|phase [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~15 ),
	.combout(\phaseControler|Add0~16_combout ),
	.cout(\phaseControler|Add0~17 ));
// synopsys translate_off
defparam \phaseControler|Add0~16 .lut_mask = 16'h964D;
defparam \phaseControler|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N26
cycloneii_lcell_comb \phaseControler|Add0~20 (
// Equation(s):
// \phaseControler|Add0~20_combout  = ((\B1|Phasesub~combout  $ (\phaseControler|phase [15] $ (\phaseControler|Add0~19 )))) # (GND)
// \phaseControler|Add0~21  = CARRY((\B1|Phasesub~combout  & (\phaseControler|phase [15] & !\phaseControler|Add0~19 )) # (!\B1|Phasesub~combout  & ((\phaseControler|phase [15]) # (!\phaseControler|Add0~19 ))))

	.dataa(\B1|Phasesub~combout ),
	.datab(\phaseControler|phase [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~19 ),
	.combout(\phaseControler|Add0~20_combout ),
	.cout(\phaseControler|Add0~21 ));
// synopsys translate_off
defparam \phaseControler|Add0~20 .lut_mask = 16'h964D;
defparam \phaseControler|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N2
cycloneii_lcell_comb \phaseControler|Add0~28 (
// Equation(s):
// \phaseControler|Add0~28_combout  = ((\phaseControler|phase [19] $ (\B1|Phasesub~combout  $ (\phaseControler|Add0~27 )))) # (GND)
// \phaseControler|Add0~29  = CARRY((\phaseControler|phase [19] & ((!\phaseControler|Add0~27 ) # (!\B1|Phasesub~combout ))) # (!\phaseControler|phase [19] & (!\B1|Phasesub~combout  & !\phaseControler|Add0~27 )))

	.dataa(\phaseControler|phase [19]),
	.datab(\B1|Phasesub~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~27 ),
	.combout(\phaseControler|Add0~28_combout ),
	.cout(\phaseControler|Add0~29 ));
// synopsys translate_off
defparam \phaseControler|Add0~28 .lut_mask = 16'h962B;
defparam \phaseControler|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N4
cycloneii_lcell_comb \phaseControler|Add0~30 (
// Equation(s):
// \phaseControler|Add0~30_combout  = (\B1|Phasesub~combout  & ((\phaseControler|phase [20] & (\phaseControler|Add0~29  & VCC)) # (!\phaseControler|phase [20] & (!\phaseControler|Add0~29 )))) # (!\B1|Phasesub~combout  & ((\phaseControler|phase [20] & 
// (!\phaseControler|Add0~29 )) # (!\phaseControler|phase [20] & ((\phaseControler|Add0~29 ) # (GND)))))
// \phaseControler|Add0~31  = CARRY((\B1|Phasesub~combout  & (!\phaseControler|phase [20] & !\phaseControler|Add0~29 )) # (!\B1|Phasesub~combout  & ((!\phaseControler|Add0~29 ) # (!\phaseControler|phase [20]))))

	.dataa(\B1|Phasesub~combout ),
	.datab(\phaseControler|phase [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~29 ),
	.combout(\phaseControler|Add0~30_combout ),
	.cout(\phaseControler|Add0~31 ));
// synopsys translate_off
defparam \phaseControler|Add0~30 .lut_mask = 16'h9617;
defparam \phaseControler|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N6
cycloneii_lcell_comb \phaseControler|Add0~32 (
// Equation(s):
// \phaseControler|Add0~32_combout  = ((\B1|Phasesub~combout  $ (\phaseControler|phase [21] $ (!\phaseControler|Add0~31 )))) # (GND)
// \phaseControler|Add0~33  = CARRY((\B1|Phasesub~combout  & ((\phaseControler|phase [21]) # (!\phaseControler|Add0~31 ))) # (!\B1|Phasesub~combout  & (\phaseControler|phase [21] & !\phaseControler|Add0~31 )))

	.dataa(\B1|Phasesub~combout ),
	.datab(\phaseControler|phase [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~31 ),
	.combout(\phaseControler|Add0~32_combout ),
	.cout(\phaseControler|Add0~33 ));
// synopsys translate_off
defparam \phaseControler|Add0~32 .lut_mask = 16'h698E;
defparam \phaseControler|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N10
cycloneii_lcell_comb \phaseControler|Add0~36 (
// Equation(s):
// \phaseControler|Add0~36_combout  = ((\phaseControler|phase [23] $ (\B1|Phasesub~combout  $ (!\phaseControler|Add0~35 )))) # (GND)
// \phaseControler|Add0~37  = CARRY((\phaseControler|phase [23] & ((\B1|Phasesub~combout ) # (!\phaseControler|Add0~35 ))) # (!\phaseControler|phase [23] & (\B1|Phasesub~combout  & !\phaseControler|Add0~35 )))

	.dataa(\phaseControler|phase [23]),
	.datab(\B1|Phasesub~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~35 ),
	.combout(\phaseControler|Add0~36_combout ),
	.cout(\phaseControler|Add0~37 ));
// synopsys translate_off
defparam \phaseControler|Add0~36 .lut_mask = 16'h698E;
defparam \phaseControler|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N14
cycloneii_lcell_comb \phaseControler|Add0~40 (
// Equation(s):
// \phaseControler|Add0~40_combout  = ((\phaseControler|phase [25] $ (\B1|Phasesub~combout  $ (\phaseControler|Add0~39 )))) # (GND)
// \phaseControler|Add0~41  = CARRY((\phaseControler|phase [25] & ((!\phaseControler|Add0~39 ) # (!\B1|Phasesub~combout ))) # (!\phaseControler|phase [25] & (!\B1|Phasesub~combout  & !\phaseControler|Add0~39 )))

	.dataa(\phaseControler|phase [25]),
	.datab(\B1|Phasesub~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~39 ),
	.combout(\phaseControler|Add0~40_combout ),
	.cout(\phaseControler|Add0~41 ));
// synopsys translate_off
defparam \phaseControler|Add0~40 .lut_mask = 16'h962B;
defparam \phaseControler|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N22
cycloneii_lcell_comb \phaseControler|Add0~48 (
// Equation(s):
// \phaseControler|Add0~48_combout  = ((\phaseControler|phase [29] $ (\B1|Phasesub~combout  $ (\phaseControler|Add0~47 )))) # (GND)
// \phaseControler|Add0~49  = CARRY((\phaseControler|phase [29] & ((!\phaseControler|Add0~47 ) # (!\B1|Phasesub~combout ))) # (!\phaseControler|phase [29] & (!\B1|Phasesub~combout  & !\phaseControler|Add0~47 )))

	.dataa(\phaseControler|phase [29]),
	.datab(\B1|Phasesub~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~47 ),
	.combout(\phaseControler|Add0~48_combout ),
	.cout(\phaseControler|Add0~49 ));
// synopsys translate_off
defparam \phaseControler|Add0~48 .lut_mask = 16'h962B;
defparam \phaseControler|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N24
cycloneii_lcell_comb \phaseControler|Add0~50 (
// Equation(s):
// \phaseControler|Add0~50_combout  = (\B1|Phasesub~combout  & ((\phaseControler|phase [30] & (!\phaseControler|Add0~49 )) # (!\phaseControler|phase [30] & ((\phaseControler|Add0~49 ) # (GND))))) # (!\B1|Phasesub~combout  & ((\phaseControler|phase [30] & 
// (\phaseControler|Add0~49  & VCC)) # (!\phaseControler|phase [30] & (!\phaseControler|Add0~49 ))))
// \phaseControler|Add0~51  = CARRY((\B1|Phasesub~combout  & ((!\phaseControler|Add0~49 ) # (!\phaseControler|phase [30]))) # (!\B1|Phasesub~combout  & (!\phaseControler|phase [30] & !\phaseControler|Add0~49 )))

	.dataa(\B1|Phasesub~combout ),
	.datab(\phaseControler|phase [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~49 ),
	.combout(\phaseControler|Add0~50_combout ),
	.cout(\phaseControler|Add0~51 ));
// synopsys translate_off
defparam \phaseControler|Add0~50 .lut_mask = 16'h692B;
defparam \phaseControler|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N26
cycloneii_lcell_comb \phaseControler|Add0~52 (
// Equation(s):
// \phaseControler|Add0~52_combout  = \B1|Phasesub~combout  $ (\phaseControler|Add0~51  $ (\phaseControler|phase [31]))

	.dataa(vcc),
	.datab(\B1|Phasesub~combout ),
	.datac(vcc),
	.datad(\phaseControler|phase [31]),
	.cin(\phaseControler|Add0~51 ),
	.combout(\phaseControler|Add0~52_combout ),
	.cout());
// synopsys translate_off
defparam \phaseControler|Add0~52 .lut_mask = 16'hC33C;
defparam \phaseControler|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N4
cycloneii_lcell_comb \C1|Add0~11 (
// Equation(s):
// \C1|Add0~11_combout  = ((\C1|Step [2] $ (\C1|Add0~5_combout  $ (!\C1|Add0~10 )))) # (GND)
// \C1|Add0~12  = CARRY((\C1|Step [2] & ((\C1|Add0~5_combout ) # (!\C1|Add0~10 ))) # (!\C1|Step [2] & (\C1|Add0~5_combout  & !\C1|Add0~10 )))

	.dataa(\C1|Step [2]),
	.datab(\C1|Add0~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~10 ),
	.combout(\C1|Add0~11_combout ),
	.cout(\C1|Add0~12 ));
// synopsys translate_off
defparam \C1|Add0~11 .lut_mask = 16'h698E;
defparam \C1|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N12
cycloneii_lcell_comb \C1|Add0~19 (
// Equation(s):
// \C1|Add0~19_combout  = ((\C1|Step [6] $ (\C1|Add0~6_combout  $ (!\C1|Add0~18 )))) # (GND)
// \C1|Add0~20  = CARRY((\C1|Step [6] & ((\C1|Add0~6_combout ) # (!\C1|Add0~18 ))) # (!\C1|Step [6] & (\C1|Add0~6_combout  & !\C1|Add0~18 )))

	.dataa(\C1|Step [6]),
	.datab(\C1|Add0~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~18 ),
	.combout(\C1|Add0~19_combout ),
	.cout(\C1|Add0~20 ));
// synopsys translate_off
defparam \C1|Add0~19 .lut_mask = 16'h698E;
defparam \C1|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N18
cycloneii_lcell_comb \C1|Add0~25 (
// Equation(s):
// \C1|Add0~25_combout  = (\C1|Step [9] & ((\C1|Add0~5_combout  & (!\C1|Add0~24 )) # (!\C1|Add0~5_combout  & (\C1|Add0~24  & VCC)))) # (!\C1|Step [9] & ((\C1|Add0~5_combout  & ((\C1|Add0~24 ) # (GND))) # (!\C1|Add0~5_combout  & (!\C1|Add0~24 ))))
// \C1|Add0~26  = CARRY((\C1|Step [9] & (\C1|Add0~5_combout  & !\C1|Add0~24 )) # (!\C1|Step [9] & ((\C1|Add0~5_combout ) # (!\C1|Add0~24 ))))

	.dataa(\C1|Step [9]),
	.datab(\C1|Add0~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~24 ),
	.combout(\C1|Add0~25_combout ),
	.cout(\C1|Add0~26 ));
// synopsys translate_off
defparam \C1|Add0~25 .lut_mask = 16'h694D;
defparam \C1|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N20
cycloneii_lcell_comb \C1|Add0~27 (
// Equation(s):
// \C1|Add0~27_combout  = ((\C1|Step [10] $ (\C1|Add0~6_combout  $ (\C1|Add0~26 )))) # (GND)
// \C1|Add0~28  = CARRY((\C1|Step [10] & ((!\C1|Add0~26 ) # (!\C1|Add0~6_combout ))) # (!\C1|Step [10] & (!\C1|Add0~6_combout  & !\C1|Add0~26 )))

	.dataa(\C1|Step [10]),
	.datab(\C1|Add0~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~26 ),
	.combout(\C1|Add0~27_combout ),
	.cout(\C1|Add0~28 ));
// synopsys translate_off
defparam \C1|Add0~27 .lut_mask = 16'h962B;
defparam \C1|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N22
cycloneii_lcell_comb \C1|Add0~29 (
// Equation(s):
// \C1|Add0~29_combout  = (\C1|Add0~5_combout  & ((\C1|Step [11] & (!\C1|Add0~28 )) # (!\C1|Step [11] & ((\C1|Add0~28 ) # (GND))))) # (!\C1|Add0~5_combout  & ((\C1|Step [11] & (\C1|Add0~28  & VCC)) # (!\C1|Step [11] & (!\C1|Add0~28 ))))
// \C1|Add0~30  = CARRY((\C1|Add0~5_combout  & ((!\C1|Add0~28 ) # (!\C1|Step [11]))) # (!\C1|Add0~5_combout  & (!\C1|Step [11] & !\C1|Add0~28 )))

	.dataa(\C1|Add0~5_combout ),
	.datab(\C1|Step [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~28 ),
	.combout(\C1|Add0~29_combout ),
	.cout(\C1|Add0~30 ));
// synopsys translate_off
defparam \C1|Add0~29 .lut_mask = 16'h692B;
defparam \C1|Add0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N28
cycloneii_lcell_comb \C1|Add0~35 (
// Equation(s):
// \C1|Add0~35_combout  = ((\C1|Step [14] $ (\C1|Add0~6_combout  $ (\C1|Add0~34 )))) # (GND)
// \C1|Add0~36  = CARRY((\C1|Step [14] & ((!\C1|Add0~34 ) # (!\C1|Add0~6_combout ))) # (!\C1|Step [14] & (!\C1|Add0~6_combout  & !\C1|Add0~34 )))

	.dataa(\C1|Step [14]),
	.datab(\C1|Add0~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~34 ),
	.combout(\C1|Add0~35_combout ),
	.cout(\C1|Add0~36 ));
// synopsys translate_off
defparam \C1|Add0~35 .lut_mask = 16'h962B;
defparam \C1|Add0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N4
cycloneii_lcell_comb \C1|Add0~43 (
// Equation(s):
// \C1|Add0~43_combout  = ((\C1|Step [18] $ (\C1|Add0~3_combout  $ (!\C1|Add0~42 )))) # (GND)
// \C1|Add0~44  = CARRY((\C1|Step [18] & ((\C1|Add0~3_combout ) # (!\C1|Add0~42 ))) # (!\C1|Step [18] & (\C1|Add0~3_combout  & !\C1|Add0~42 )))

	.dataa(\C1|Step [18]),
	.datab(\C1|Add0~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~42 ),
	.combout(\C1|Add0~43_combout ),
	.cout(\C1|Add0~44 ));
// synopsys translate_off
defparam \C1|Add0~43 .lut_mask = 16'h698E;
defparam \C1|Add0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N18
cycloneii_lcell_comb \C1|Add0~57 (
// Equation(s):
// \C1|Add0~57_combout  = (\C1|Step [25] & ((\C1|Add0~1_combout  & (!\C1|Add0~56 )) # (!\C1|Add0~1_combout  & (\C1|Add0~56  & VCC)))) # (!\C1|Step [25] & ((\C1|Add0~1_combout  & ((\C1|Add0~56 ) # (GND))) # (!\C1|Add0~1_combout  & (!\C1|Add0~56 ))))
// \C1|Add0~58  = CARRY((\C1|Step [25] & (\C1|Add0~1_combout  & !\C1|Add0~56 )) # (!\C1|Step [25] & ((\C1|Add0~1_combout ) # (!\C1|Add0~56 ))))

	.dataa(\C1|Step [25]),
	.datab(\C1|Add0~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~56 ),
	.combout(\C1|Add0~57_combout ),
	.cout(\C1|Add0~58 ));
// synopsys translate_off
defparam \C1|Add0~57 .lut_mask = 16'h694D;
defparam \C1|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N22
cycloneii_lcell_comb \C1|Add0~61 (
// Equation(s):
// \C1|Add0~61_combout  = (\C1|Step [27] & ((\C1|Add0~1_combout  & (!\C1|Add0~60 )) # (!\C1|Add0~1_combout  & (\C1|Add0~60  & VCC)))) # (!\C1|Step [27] & ((\C1|Add0~1_combout  & ((\C1|Add0~60 ) # (GND))) # (!\C1|Add0~1_combout  & (!\C1|Add0~60 ))))
// \C1|Add0~62  = CARRY((\C1|Step [27] & (\C1|Add0~1_combout  & !\C1|Add0~60 )) # (!\C1|Step [27] & ((\C1|Add0~1_combout ) # (!\C1|Add0~60 ))))

	.dataa(\C1|Step [27]),
	.datab(\C1|Add0~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~60 ),
	.combout(\C1|Add0~61_combout ),
	.cout(\C1|Add0~62 ));
// synopsys translate_off
defparam \C1|Add0~61 .lut_mask = 16'h694D;
defparam \C1|Add0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N26
cycloneii_lcell_comb \C1|Add0~65 (
// Equation(s):
// \C1|Add0~65_combout  = (\C1|Step [29] & ((\C1|Add0~1_combout  & (!\C1|Add0~64 )) # (!\C1|Add0~1_combout  & (\C1|Add0~64  & VCC)))) # (!\C1|Step [29] & ((\C1|Add0~1_combout  & ((\C1|Add0~64 ) # (GND))) # (!\C1|Add0~1_combout  & (!\C1|Add0~64 ))))
// \C1|Add0~66  = CARRY((\C1|Step [29] & (\C1|Add0~1_combout  & !\C1|Add0~64 )) # (!\C1|Step [29] & ((\C1|Add0~1_combout ) # (!\C1|Add0~64 ))))

	.dataa(\C1|Step [29]),
	.datab(\C1|Add0~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~64 ),
	.combout(\C1|Add0~65_combout ),
	.cout(\C1|Add0~66 ));
// synopsys translate_off
defparam \C1|Add0~65 .lut_mask = 16'h694D;
defparam \C1|Add0~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y7_N17
cycloneii_lcell_ff \P1|PWMout[0] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|PWMout[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|PWMout [0]));

// Location: LCFF_X13_Y8_N15
cycloneii_lcell_ff \P1|SynthesisedPhase[4] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase~81_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [4]));

// Location: LCFF_X13_Y8_N25
cycloneii_lcell_ff \P1|SynthesisedPhase[3] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [3]));

// Location: LCFF_X13_Y8_N19
cycloneii_lcell_ff \P1|SynthesisedPhase[2] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase~83_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [2]));

// Location: LCFF_X13_Y8_N9
cycloneii_lcell_ff \P1|SynthesisedPhase[1] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase~84_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [1]));

// Location: LCFF_X13_Y8_N31
cycloneii_lcell_ff \P1|SynthesisedPhase[0] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase~85_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [0]));

// Location: LCCOMB_X13_Y8_N28
cycloneii_lcell_comb \P2|LessThan0~0 (
// Equation(s):
// \P2|LessThan0~0_combout  = (\P1|SynthesisedPhase [3]) # ((\P1|SynthesisedPhase [0]) # ((\P1|SynthesisedPhase [1]) # (\P1|SynthesisedPhase [2])))

	.dataa(\P1|SynthesisedPhase [3]),
	.datab(\P1|SynthesisedPhase [0]),
	.datac(\P1|SynthesisedPhase [1]),
	.datad(\P1|SynthesisedPhase [2]),
	.cin(gnd),
	.combout(\P2|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \P2|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \P2|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N10
cycloneii_lcell_comb \P2|LessThan0~1 (
// Equation(s):
// \P2|LessThan0~1_combout  = (\P1|SynthesisedPhase [5]) # ((\P1|SynthesisedPhase [4]) # ((\P1|SynthesisedPhase [6]) # (\P1|SynthesisedPhase [7])))

	.dataa(\P1|SynthesisedPhase [5]),
	.datab(\P1|SynthesisedPhase [4]),
	.datac(\P1|SynthesisedPhase [6]),
	.datad(\P1|SynthesisedPhase [7]),
	.cin(gnd),
	.combout(\P2|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \P2|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \P2|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N4
cycloneii_lcell_comb \P2|LessThan0~2 (
// Equation(s):
// \P2|LessThan0~2_combout  = (\P1|SynthesisedPhase [11]) # ((\P1|SynthesisedPhase [9]) # ((\P1|SynthesisedPhase [10]) # (\P1|SynthesisedPhase [8])))

	.dataa(\P1|SynthesisedPhase [11]),
	.datab(\P1|SynthesisedPhase [9]),
	.datac(\P1|SynthesisedPhase [10]),
	.datad(\P1|SynthesisedPhase [8]),
	.cin(gnd),
	.combout(\P2|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \P2|LessThan0~2 .lut_mask = 16'hFFFE;
defparam \P2|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N22
cycloneii_lcell_comb \P2|LessThan0~3 (
// Equation(s):
// \P2|LessThan0~3_combout  = (\P1|SynthesisedPhase [12]) # ((\P1|SynthesisedPhase [14]) # ((\P1|SynthesisedPhase [15]) # (\P1|SynthesisedPhase [13])))

	.dataa(\P1|SynthesisedPhase [12]),
	.datab(\P1|SynthesisedPhase [14]),
	.datac(\P1|SynthesisedPhase [15]),
	.datad(\P1|SynthesisedPhase [13]),
	.cin(gnd),
	.combout(\P2|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \P2|LessThan0~3 .lut_mask = 16'hFFFE;
defparam \P2|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N12
cycloneii_lcell_comb \P2|LessThan0~4 (
// Equation(s):
// \P2|LessThan0~4_combout  = (\P2|LessThan0~1_combout ) # ((\P2|LessThan0~3_combout ) # ((\P2|LessThan0~2_combout ) # (\P2|LessThan0~0_combout )))

	.dataa(\P2|LessThan0~1_combout ),
	.datab(\P2|LessThan0~3_combout ),
	.datac(\P2|LessThan0~2_combout ),
	.datad(\P2|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\P2|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \P2|LessThan0~4 .lut_mask = 16'hFFFE;
defparam \P2|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N6
cycloneii_lcell_comb \P2|LessThan0~6 (
// Equation(s):
// \P2|LessThan0~6_combout  = (\P1|SynthesisedPhase [21]) # ((\P1|SynthesisedPhase [20]) # ((\P1|SynthesisedPhase [22]) # (\P1|SynthesisedPhase [23])))

	.dataa(\P1|SynthesisedPhase [21]),
	.datab(\P1|SynthesisedPhase [20]),
	.datac(\P1|SynthesisedPhase [22]),
	.datad(\P1|SynthesisedPhase [23]),
	.cin(gnd),
	.combout(\P2|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \P2|LessThan0~6 .lut_mask = 16'hFFFE;
defparam \P2|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y6_N28
cycloneii_lcell_comb \B1|PWMDuty[31]~0 (
// Equation(s):
// \B1|PWMDuty[31]~0_combout  = ((\PushButton~combout [0]) # (\FreqPhaseSelect~combout )) # (!\PushButton~combout [1])

	.dataa(\PushButton~combout [1]),
	.datab(vcc),
	.datac(\PushButton~combout [0]),
	.datad(\FreqPhaseSelect~combout ),
	.cin(gnd),
	.combout(\B1|PWMDuty[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \B1|PWMDuty[31]~0 .lut_mask = 16'hFFF5;
defparam \B1|PWMDuty[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N14
cycloneii_lcell_comb \P1|SynthesisedPhase~81 (
// Equation(s):
// \P1|SynthesisedPhase~81_combout  = (\reset~combout  & \P1|address [4])

	.dataa(vcc),
	.datab(\reset~combout ),
	.datac(\P1|address [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\P1|SynthesisedPhase~81_combout ),
	.cout());
// synopsys translate_off
defparam \P1|SynthesisedPhase~81 .lut_mask = 16'hC0C0;
defparam \P1|SynthesisedPhase~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N24
cycloneii_lcell_comb \P1|SynthesisedPhase~82 (
// Equation(s):
// \P1|SynthesisedPhase~82_combout  = (\reset~combout  & \P1|address [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\P1|address [3]),
	.cin(gnd),
	.combout(\P1|SynthesisedPhase~82_combout ),
	.cout());
// synopsys translate_off
defparam \P1|SynthesisedPhase~82 .lut_mask = 16'hF000;
defparam \P1|SynthesisedPhase~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N18
cycloneii_lcell_comb \P1|SynthesisedPhase~83 (
// Equation(s):
// \P1|SynthesisedPhase~83_combout  = (\P1|address [2] & \reset~combout )

	.dataa(\P1|address [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\P1|SynthesisedPhase~83_combout ),
	.cout());
// synopsys translate_off
defparam \P1|SynthesisedPhase~83 .lut_mask = 16'hAA00;
defparam \P1|SynthesisedPhase~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N8
cycloneii_lcell_comb \P1|SynthesisedPhase~84 (
// Equation(s):
// \P1|SynthesisedPhase~84_combout  = (\P1|address [1] & \reset~combout )

	.dataa(\P1|address [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\P1|SynthesisedPhase~84_combout ),
	.cout());
// synopsys translate_off
defparam \P1|SynthesisedPhase~84 .lut_mask = 16'hAA00;
defparam \P1|SynthesisedPhase~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N30
cycloneii_lcell_comb \P1|SynthesisedPhase~85 (
// Equation(s):
// \P1|SynthesisedPhase~85_combout  = (\P1|address [0] & \reset~combout )

	.dataa(\P1|address [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\P1|SynthesisedPhase~85_combout ),
	.cout());
// synopsys translate_off
defparam \P1|SynthesisedPhase~85 .lut_mask = 16'hAA00;
defparam \P1|SynthesisedPhase~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N22
cycloneii_lcell_comb \C1|Add0~73 (
// Equation(s):
// \C1|Add0~73_combout  = (\C1|Add0~65_combout  & !\C1|Step[31]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\C1|Add0~65_combout ),
	.datad(\C1|Step[31]~0_combout ),
	.cin(gnd),
	.combout(\C1|Add0~73_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~73 .lut_mask = 16'h00F0;
defparam \C1|Add0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N26
cycloneii_lcell_comb \C1|Add0~75 (
// Equation(s):
// \C1|Add0~75_combout  = (!\C1|Step[31]~0_combout  & \C1|Add0~61_combout )

	.dataa(vcc),
	.datab(\C1|Step[31]~0_combout ),
	.datac(vcc),
	.datad(\C1|Add0~61_combout ),
	.cin(gnd),
	.combout(\C1|Add0~75_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~75 .lut_mask = 16'h3300;
defparam \C1|Add0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N2
cycloneii_lcell_comb \C1|Add0~77 (
// Equation(s):
// \C1|Add0~77_combout  = (!\C1|Step[31]~0_combout  & \C1|Add0~57_combout )

	.dataa(vcc),
	.datab(\C1|Step[31]~0_combout ),
	.datac(vcc),
	.datad(\C1|Add0~57_combout ),
	.cin(gnd),
	.combout(\C1|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~77 .lut_mask = 16'h3300;
defparam \C1|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N10
cycloneii_lcell_comb \C1|Add0~84 (
// Equation(s):
// \C1|Add0~84_combout  = (!\C1|Step[31]~0_combout  & \C1|Add0~43_combout )

	.dataa(vcc),
	.datab(\C1|Step[31]~0_combout ),
	.datac(\C1|Add0~43_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\C1|Add0~84_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~84 .lut_mask = 16'h3030;
defparam \C1|Add0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N18
cycloneii_lcell_comb \C1|Add0~88 (
// Equation(s):
// \C1|Add0~88_combout  = (!\C1|Step[31]~0_combout  & \C1|Add0~35_combout )

	.dataa(\C1|Step[31]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\C1|Add0~35_combout ),
	.cin(gnd),
	.combout(\C1|Add0~88_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~88 .lut_mask = 16'h5500;
defparam \C1|Add0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N10
cycloneii_lcell_comb \C1|Add0~91 (
// Equation(s):
// \C1|Add0~91_combout  = (\C1|Step[31]~0_combout ) # (\C1|Add0~29_combout )

	.dataa(\C1|Step[31]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\C1|Add0~29_combout ),
	.cin(gnd),
	.combout(\C1|Add0~91_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~91 .lut_mask = 16'hFFAA;
defparam \C1|Add0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N16
cycloneii_lcell_comb \C1|Add0~92 (
// Equation(s):
// \C1|Add0~92_combout  = (\C1|Add0~27_combout ) # (\C1|Step[31]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\C1|Add0~27_combout ),
	.datad(\C1|Step[31]~0_combout ),
	.cin(gnd),
	.combout(\C1|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~92 .lut_mask = 16'hFFF0;
defparam \C1|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N2
cycloneii_lcell_comb \C1|Add0~93 (
// Equation(s):
// \C1|Add0~93_combout  = (\C1|Step[31]~0_combout ) # (\C1|Add0~25_combout )

	.dataa(\C1|Step[31]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\C1|Add0~25_combout ),
	.cin(gnd),
	.combout(\C1|Add0~93_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~93 .lut_mask = 16'hFFAA;
defparam \C1|Add0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N6
cycloneii_lcell_comb \C1|Add0~96 (
// Equation(s):
// \C1|Add0~96_combout  = (!\C1|Step[31]~0_combout  & \C1|Add0~19_combout )

	.dataa(vcc),
	.datab(\C1|Step[31]~0_combout ),
	.datac(\C1|Add0~19_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\C1|Add0~96_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~96 .lut_mask = 16'h3030;
defparam \C1|Add0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N10
cycloneii_lcell_comb \C1|Add0~100 (
// Equation(s):
// \C1|Add0~100_combout  = (\C1|Step[31]~0_combout ) # (\C1|Add0~11_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\C1|Step[31]~0_combout ),
	.datad(\C1|Add0~11_combout ),
	.cin(gnd),
	.combout(\C1|Add0~100_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~100 .lut_mask = 16'hFFF0;
defparam \C1|Add0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N2
cycloneii_lcell_comb \B1|Phasesub~0 (
// Equation(s):
// \B1|Phasesub~0_combout  = (\UpDownSelect~combout ) # (\PushButton~combout [0] $ (!\PushButton~combout [1]))

	.dataa(\UpDownSelect~combout ),
	.datab(vcc),
	.datac(\PushButton~combout [0]),
	.datad(\PushButton~combout [1]),
	.cin(gnd),
	.combout(\B1|Phasesub~0_combout ),
	.cout());
// synopsys translate_off
defparam \B1|Phasesub~0 .lut_mask = 16'hFAAF;
defparam \B1|Phasesub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y2_N6
cycloneii_lcell_comb \B1|SwitchNanosub~0 (
// Equation(s):
// \B1|SwitchNanosub~0_combout  = (\PushButton~combout [2] $ (!\PushButton~combout [1])) # (!\PushButton~combout [0])

	.dataa(vcc),
	.datab(\PushButton~combout [0]),
	.datac(\PushButton~combout [2]),
	.datad(\PushButton~combout [1]),
	.cin(gnd),
	.combout(\B1|SwitchNanosub~0_combout ),
	.cout());
// synopsys translate_off
defparam \B1|SwitchNanosub~0 .lut_mask = 16'hF33F;
defparam \B1|SwitchNanosub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y2_N12
cycloneii_lcell_comb \B1|SwitchMicrosub~0 (
// Equation(s):
// \B1|SwitchMicrosub~0_combout  = (\PushButton~combout [0] $ (!\PushButton~combout [2])) # (!\PushButton~combout [1])

	.dataa(vcc),
	.datab(\PushButton~combout [0]),
	.datac(\PushButton~combout [2]),
	.datad(\PushButton~combout [1]),
	.cin(gnd),
	.combout(\B1|SwitchMicrosub~0_combout ),
	.cout());
// synopsys translate_off
defparam \B1|SwitchMicrosub~0 .lut_mask = 16'hC3FF;
defparam \B1|SwitchMicrosub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N16
cycloneii_lcell_comb \P1|PWMout[0]~0 (
// Equation(s):
// \P1|PWMout[0]~0_combout  = !\P1|LessThan0~62_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\P1|LessThan0~62_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\P1|PWMout[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \P1|PWMout[0]~0 .lut_mask = 16'h0F0F;
defparam \P1|PWMout[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N28
cycloneii_lcell_comb \B1|PWMDuty[31] (
// Equation(s):
// \B1|PWMDuty [31] = (GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & (\B1|PWMDuty [31])) # (!GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & ((\B1|Add0~62_combout )))

	.dataa(vcc),
	.datab(\B1|PWMDuty [31]),
	.datac(\B1|Add0~62_combout ),
	.datad(\B1|PWMDuty[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\B1|PWMDuty [31]),
	.cout());
// synopsys translate_off
defparam \B1|PWMDuty[31] .lut_mask = 16'hCCF0;
defparam \B1|PWMDuty[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N26
cycloneii_lcell_comb \B1|PWMDuty[30] (
// Equation(s):
// \B1|PWMDuty [30] = (GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & (\B1|PWMDuty [30])) # (!GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & ((\B1|Add0~60_combout )))

	.dataa(vcc),
	.datab(\B1|PWMDuty [30]),
	.datac(\B1|PWMDuty[31]~0clkctrl_outclk ),
	.datad(\B1|Add0~60_combout ),
	.cin(gnd),
	.combout(\B1|PWMDuty [30]),
	.cout());
// synopsys translate_off
defparam \B1|PWMDuty[30] .lut_mask = 16'hCFC0;
defparam \B1|PWMDuty[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N16
cycloneii_lcell_comb \B1|PWMDuty[29] (
// Equation(s):
// \B1|PWMDuty [29] = (GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & (\B1|PWMDuty [29])) # (!GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & ((\B1|Add0~58_combout )))

	.dataa(\B1|PWMDuty [29]),
	.datab(vcc),
	.datac(\B1|PWMDuty[31]~0clkctrl_outclk ),
	.datad(\B1|Add0~58_combout ),
	.cin(gnd),
	.combout(\B1|PWMDuty [29]),
	.cout());
// synopsys translate_off
defparam \B1|PWMDuty[29] .lut_mask = 16'hAFA0;
defparam \B1|PWMDuty[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N22
cycloneii_lcell_comb \B1|PWMDuty[28] (
// Equation(s):
// \B1|PWMDuty [28] = (GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & (\B1|PWMDuty [28])) # (!GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & ((\B1|Add0~56_combout )))

	.dataa(vcc),
	.datab(\B1|PWMDuty [28]),
	.datac(\B1|PWMDuty[31]~0clkctrl_outclk ),
	.datad(\B1|Add0~56_combout ),
	.cin(gnd),
	.combout(\B1|PWMDuty [28]),
	.cout());
// synopsys translate_off
defparam \B1|PWMDuty[28] .lut_mask = 16'hCFC0;
defparam \B1|PWMDuty[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N0
cycloneii_lcell_comb \B1|PWMDuty[27] (
// Equation(s):
// \B1|PWMDuty [27] = (GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & (\B1|PWMDuty [27])) # (!GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & ((\B1|Add0~54_combout )))

	.dataa(vcc),
	.datab(\B1|PWMDuty [27]),
	.datac(\B1|PWMDuty[31]~0clkctrl_outclk ),
	.datad(\B1|Add0~54_combout ),
	.cin(gnd),
	.combout(\B1|PWMDuty [27]),
	.cout());
// synopsys translate_off
defparam \B1|PWMDuty[27] .lut_mask = 16'hCFC0;
defparam \B1|PWMDuty[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N6
cycloneii_lcell_comb \B1|PWMDuty[26] (
// Equation(s):
// \B1|PWMDuty [26] = (GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & (\B1|PWMDuty [26])) # (!GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & ((\B1|Add0~52_combout )))

	.dataa(\B1|PWMDuty [26]),
	.datab(vcc),
	.datac(\B1|Add0~52_combout ),
	.datad(\B1|PWMDuty[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\B1|PWMDuty [26]),
	.cout());
// synopsys translate_off
defparam \B1|PWMDuty[26] .lut_mask = 16'hAAF0;
defparam \B1|PWMDuty[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N8
cycloneii_lcell_comb \B1|PWMDuty[25] (
// Equation(s):
// \B1|PWMDuty [25] = (GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & (\B1|PWMDuty [25])) # (!GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & ((\B1|Add0~50_combout )))

	.dataa(vcc),
	.datab(\B1|PWMDuty [25]),
	.datac(\B1|PWMDuty[31]~0clkctrl_outclk ),
	.datad(\B1|Add0~50_combout ),
	.cin(gnd),
	.combout(\B1|PWMDuty [25]),
	.cout());
// synopsys translate_off
defparam \B1|PWMDuty[25] .lut_mask = 16'hCFC0;
defparam \B1|PWMDuty[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N2
cycloneii_lcell_comb \B1|PWMDuty[24] (
// Equation(s):
// \B1|PWMDuty [24] = (GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & (\B1|PWMDuty [24])) # (!GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & ((\B1|Add0~48_combout )))

	.dataa(vcc),
	.datab(\B1|PWMDuty [24]),
	.datac(\B1|PWMDuty[31]~0clkctrl_outclk ),
	.datad(\B1|Add0~48_combout ),
	.cin(gnd),
	.combout(\B1|PWMDuty [24]),
	.cout());
// synopsys translate_off
defparam \B1|PWMDuty[24] .lut_mask = 16'hCFC0;
defparam \B1|PWMDuty[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N20
cycloneii_lcell_comb \B1|PWMDuty[23] (
// Equation(s):
// \B1|PWMDuty [23] = (GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & ((\B1|PWMDuty [23]))) # (!GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & (\B1|Add0~46_combout ))

	.dataa(\B1|Add0~46_combout ),
	.datab(vcc),
	.datac(\B1|PWMDuty [23]),
	.datad(\B1|PWMDuty[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\B1|PWMDuty [23]),
	.cout());
// synopsys translate_off
defparam \B1|PWMDuty[23] .lut_mask = 16'hF0AA;
defparam \B1|PWMDuty[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N14
cycloneii_lcell_comb \B1|PWMDuty[22] (
// Equation(s):
// \B1|PWMDuty [22] = (GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & ((\B1|PWMDuty [22]))) # (!GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & (\B1|Add0~44_combout ))

	.dataa(\B1|Add0~44_combout ),
	.datab(vcc),
	.datac(\B1|PWMDuty [22]),
	.datad(\B1|PWMDuty[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\B1|PWMDuty [22]),
	.cout());
// synopsys translate_off
defparam \B1|PWMDuty[22] .lut_mask = 16'hF0AA;
defparam \B1|PWMDuty[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N24
cycloneii_lcell_comb \B1|PWMDuty[21] (
// Equation(s):
// \B1|PWMDuty [21] = (GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & ((\B1|PWMDuty [21]))) # (!GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & (\B1|Add0~42_combout ))

	.dataa(\B1|Add0~42_combout ),
	.datab(vcc),
	.datac(\B1|PWMDuty [21]),
	.datad(\B1|PWMDuty[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\B1|PWMDuty [21]),
	.cout());
// synopsys translate_off
defparam \B1|PWMDuty[21] .lut_mask = 16'hF0AA;
defparam \B1|PWMDuty[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N10
cycloneii_lcell_comb \B1|PWMDuty[20] (
// Equation(s):
// \B1|PWMDuty [20] = (GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & ((\B1|PWMDuty [20]))) # (!GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & (\B1|Add0~40_combout ))

	.dataa(\B1|Add0~40_combout ),
	.datab(vcc),
	.datac(\B1|PWMDuty[31]~0clkctrl_outclk ),
	.datad(\B1|PWMDuty [20]),
	.cin(gnd),
	.combout(\B1|PWMDuty [20]),
	.cout());
// synopsys translate_off
defparam \B1|PWMDuty[20] .lut_mask = 16'hFA0A;
defparam \B1|PWMDuty[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N12
cycloneii_lcell_comb \B1|PWMDuty[19] (
// Equation(s):
// \B1|PWMDuty [19] = (GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & (\B1|PWMDuty [19])) # (!GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & ((\B1|Add0~38_combout )))

	.dataa(\B1|PWMDuty [19]),
	.datab(vcc),
	.datac(\B1|Add0~38_combout ),
	.datad(\B1|PWMDuty[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\B1|PWMDuty [19]),
	.cout());
// synopsys translate_off
defparam \B1|PWMDuty[19] .lut_mask = 16'hAAF0;
defparam \B1|PWMDuty[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N18
cycloneii_lcell_comb \B1|PWMDuty[18] (
// Equation(s):
// \B1|PWMDuty [18] = (GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & (\B1|PWMDuty [18])) # (!GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & ((\B1|Add0~36_combout )))

	.dataa(vcc),
	.datab(\B1|PWMDuty [18]),
	.datac(\B1|Add0~36_combout ),
	.datad(\B1|PWMDuty[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\B1|PWMDuty [18]),
	.cout());
// synopsys translate_off
defparam \B1|PWMDuty[18] .lut_mask = 16'hCCF0;
defparam \B1|PWMDuty[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N4
cycloneii_lcell_comb \B1|PWMDuty[17] (
// Equation(s):
// \B1|PWMDuty [17] = (GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & ((\B1|PWMDuty [17]))) # (!GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & (\B1|Add0~34_combout ))

	.dataa(\B1|Add0~34_combout ),
	.datab(vcc),
	.datac(\B1|PWMDuty [17]),
	.datad(\B1|PWMDuty[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\B1|PWMDuty [17]),
	.cout());
// synopsys translate_off
defparam \B1|PWMDuty[17] .lut_mask = 16'hF0AA;
defparam \B1|PWMDuty[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N30
cycloneii_lcell_comb \B1|PWMDuty[16] (
// Equation(s):
// \B1|PWMDuty [16] = (GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & (\B1|PWMDuty [16])) # (!GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & ((\B1|Add0~32_combout )))

	.dataa(vcc),
	.datab(\B1|PWMDuty [16]),
	.datac(\B1|Add0~32_combout ),
	.datad(\B1|PWMDuty[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\B1|PWMDuty [16]),
	.cout());
// synopsys translate_off
defparam \B1|PWMDuty[16] .lut_mask = 16'hCCF0;
defparam \B1|PWMDuty[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N24
cycloneii_lcell_comb \B1|PWMDuty[15] (
// Equation(s):
// \B1|PWMDuty [15] = (GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & ((\B1|PWMDuty [15]))) # (!GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & (\B1|Add0~30_combout ))

	.dataa(\B1|Add0~30_combout ),
	.datab(vcc),
	.datac(\B1|PWMDuty [15]),
	.datad(\B1|PWMDuty[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\B1|PWMDuty [15]),
	.cout());
// synopsys translate_off
defparam \B1|PWMDuty[15] .lut_mask = 16'hF0AA;
defparam \B1|PWMDuty[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N14
cycloneii_lcell_comb \B1|PWMDuty[14] (
// Equation(s):
// \B1|PWMDuty [14] = (GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & ((\B1|PWMDuty [14]))) # (!GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & (\B1|Add0~28_combout ))

	.dataa(vcc),
	.datab(\B1|Add0~28_combout ),
	.datac(\B1|PWMDuty [14]),
	.datad(\B1|PWMDuty[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\B1|PWMDuty [14]),
	.cout());
// synopsys translate_off
defparam \B1|PWMDuty[14] .lut_mask = 16'hF0CC;
defparam \B1|PWMDuty[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N16
cycloneii_lcell_comb \B1|PWMDuty[13] (
// Equation(s):
// \B1|PWMDuty [13] = (GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & (\B1|PWMDuty [13])) # (!GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & ((\B1|Add0~26_combout )))

	.dataa(\B1|PWMDuty [13]),
	.datab(\B1|Add0~26_combout ),
	.datac(vcc),
	.datad(\B1|PWMDuty[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\B1|PWMDuty [13]),
	.cout());
// synopsys translate_off
defparam \B1|PWMDuty[13] .lut_mask = 16'hAACC;
defparam \B1|PWMDuty[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N20
cycloneii_lcell_comb \B1|PWMDuty[12] (
// Equation(s):
// \B1|PWMDuty [12] = (GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & ((\B1|PWMDuty [12]))) # (!GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & (\B1|Add0~24_combout ))

	.dataa(vcc),
	.datab(\B1|Add0~24_combout ),
	.datac(\B1|PWMDuty [12]),
	.datad(\B1|PWMDuty[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\B1|PWMDuty [12]),
	.cout());
// synopsys translate_off
defparam \B1|PWMDuty[12] .lut_mask = 16'hF0CC;
defparam \B1|PWMDuty[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N26
cycloneii_lcell_comb \B1|PWMDuty[11] (
// Equation(s):
// \B1|PWMDuty [11] = (GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & ((\B1|PWMDuty [11]))) # (!GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & (\B1|Add0~22_combout ))

	.dataa(vcc),
	.datab(\B1|Add0~22_combout ),
	.datac(\B1|PWMDuty[31]~0clkctrl_outclk ),
	.datad(\B1|PWMDuty [11]),
	.cin(gnd),
	.combout(\B1|PWMDuty [11]),
	.cout());
// synopsys translate_off
defparam \B1|PWMDuty[11] .lut_mask = 16'hFC0C;
defparam \B1|PWMDuty[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N28
cycloneii_lcell_comb \B1|PWMDuty[10] (
// Equation(s):
// \B1|PWMDuty [10] = (GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & ((\B1|PWMDuty [10]))) # (!GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & (\B1|Add0~20_combout ))

	.dataa(\B1|Add0~20_combout ),
	.datab(vcc),
	.datac(\B1|PWMDuty[31]~0clkctrl_outclk ),
	.datad(\B1|PWMDuty [10]),
	.cin(gnd),
	.combout(\B1|PWMDuty [10]),
	.cout());
// synopsys translate_off
defparam \B1|PWMDuty[10] .lut_mask = 16'hFA0A;
defparam \B1|PWMDuty[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N10
cycloneii_lcell_comb \B1|PWMDuty[9] (
// Equation(s):
// \B1|PWMDuty [9] = (GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & ((\B1|PWMDuty [9]))) # (!GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & (\B1|Add0~18_combout ))

	.dataa(vcc),
	.datab(\B1|Add0~18_combout ),
	.datac(\B1|PWMDuty[31]~0clkctrl_outclk ),
	.datad(\B1|PWMDuty [9]),
	.cin(gnd),
	.combout(\B1|PWMDuty [9]),
	.cout());
// synopsys translate_off
defparam \B1|PWMDuty[9] .lut_mask = 16'hFC0C;
defparam \B1|PWMDuty[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N16
cycloneii_lcell_comb \B1|PWMDuty[8] (
// Equation(s):
// \B1|PWMDuty [8] = (GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & ((\B1|PWMDuty [8]))) # (!GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & (\B1|Add0~16_combout ))

	.dataa(vcc),
	.datab(\B1|Add0~16_combout ),
	.datac(\B1|PWMDuty [8]),
	.datad(\B1|PWMDuty[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\B1|PWMDuty [8]),
	.cout());
// synopsys translate_off
defparam \B1|PWMDuty[8] .lut_mask = 16'hF0CC;
defparam \B1|PWMDuty[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N22
cycloneii_lcell_comb \B1|PWMDuty[7] (
// Equation(s):
// \B1|PWMDuty [7] = (GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & ((\B1|PWMDuty [7]))) # (!GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & (\B1|Add0~14_combout ))

	.dataa(\B1|Add0~14_combout ),
	.datab(\B1|PWMDuty [7]),
	.datac(vcc),
	.datad(\B1|PWMDuty[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\B1|PWMDuty [7]),
	.cout());
// synopsys translate_off
defparam \B1|PWMDuty[7] .lut_mask = 16'hCCAA;
defparam \B1|PWMDuty[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N8
cycloneii_lcell_comb \B1|PWMDuty[6] (
// Equation(s):
// \B1|PWMDuty [6] = (GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & ((\B1|PWMDuty [6]))) # (!GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & (\B1|Add0~12_combout ))

	.dataa(\B1|Add0~12_combout ),
	.datab(vcc),
	.datac(\B1|PWMDuty [6]),
	.datad(\B1|PWMDuty[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\B1|PWMDuty [6]),
	.cout());
// synopsys translate_off
defparam \B1|PWMDuty[6] .lut_mask = 16'hF0AA;
defparam \B1|PWMDuty[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N30
cycloneii_lcell_comb \B1|PWMDuty[5] (
// Equation(s):
// \B1|PWMDuty [5] = (GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & ((\B1|PWMDuty [5]))) # (!GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & (\B1|Add0~10_combout ))

	.dataa(\B1|Add0~10_combout ),
	.datab(\B1|PWMDuty [5]),
	.datac(vcc),
	.datad(\B1|PWMDuty[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\B1|PWMDuty [5]),
	.cout());
// synopsys translate_off
defparam \B1|PWMDuty[5] .lut_mask = 16'hCCAA;
defparam \B1|PWMDuty[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N4
cycloneii_lcell_comb \B1|PWMDuty[4] (
// Equation(s):
// \B1|PWMDuty [4] = (GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & ((\B1|PWMDuty [4]))) # (!GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & (\B1|Add0~8_combout ))

	.dataa(\B1|Add0~8_combout ),
	.datab(vcc),
	.datac(\B1|PWMDuty [4]),
	.datad(\B1|PWMDuty[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\B1|PWMDuty [4]),
	.cout());
// synopsys translate_off
defparam \B1|PWMDuty[4] .lut_mask = 16'hF0AA;
defparam \B1|PWMDuty[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N18
cycloneii_lcell_comb \B1|PWMDuty[3] (
// Equation(s):
// \B1|PWMDuty [3] = (GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & (\B1|PWMDuty [3])) # (!GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & ((\B1|Add0~6_combout )))

	.dataa(vcc),
	.datab(\B1|PWMDuty [3]),
	.datac(\B1|Add0~6_combout ),
	.datad(\B1|PWMDuty[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\B1|PWMDuty [3]),
	.cout());
// synopsys translate_off
defparam \B1|PWMDuty[3] .lut_mask = 16'hCCF0;
defparam \B1|PWMDuty[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N0
cycloneii_lcell_comb \B1|PWMDuty[2] (
// Equation(s):
// \B1|PWMDuty [2] = (GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & (\B1|PWMDuty [2])) # (!GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & ((\B1|Add0~4_combout )))

	.dataa(vcc),
	.datab(\B1|PWMDuty [2]),
	.datac(\B1|Add0~4_combout ),
	.datad(\B1|PWMDuty[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\B1|PWMDuty [2]),
	.cout());
// synopsys translate_off
defparam \B1|PWMDuty[2] .lut_mask = 16'hCCF0;
defparam \B1|PWMDuty[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N2
cycloneii_lcell_comb \B1|PWMDuty[1] (
// Equation(s):
// \B1|PWMDuty [1] = (GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & ((\B1|PWMDuty [1]))) # (!GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & (\B1|Add0~2_combout ))

	.dataa(\B1|Add0~2_combout ),
	.datab(\B1|PWMDuty [1]),
	.datac(vcc),
	.datad(\B1|PWMDuty[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\B1|PWMDuty [1]),
	.cout());
// synopsys translate_off
defparam \B1|PWMDuty[1] .lut_mask = 16'hCCAA;
defparam \B1|PWMDuty[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N12
cycloneii_lcell_comb \B1|PWMDuty[0] (
// Equation(s):
// \B1|PWMDuty [0] = (GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & (\B1|PWMDuty [0])) # (!GLOBAL(\B1|PWMDuty[31]~0clkctrl_outclk ) & ((\B1|Add0~0_combout )))

	.dataa(\B1|PWMDuty [0]),
	.datab(vcc),
	.datac(\B1|Add0~0_combout ),
	.datad(\B1|PWMDuty[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\B1|PWMDuty [0]),
	.cout());
// synopsys translate_off
defparam \B1|PWMDuty[0] .lut_mask = 16'hAAF0;
defparam \B1|PWMDuty[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N28
cycloneii_lcell_comb \phaseControler|phase[31] (
// Equation(s):
// \phaseControler|phase [31] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|Add0~52_combout ))) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|phase [31]))))

	.dataa(\reset~combout ),
	.datab(\phaseControler|phase [31]),
	.datac(\phaseControler|Add0~52_combout ),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [31]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[31] .lut_mask = 16'hA088;
defparam \phaseControler|phase[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N6
cycloneii_lcell_comb \phaseControler|phase[30] (
// Equation(s):
// \phaseControler|phase [30] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|Add0~50_combout ))) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|phase [30]))))

	.dataa(\phaseControler|phase [30]),
	.datab(\reset~combout ),
	.datac(\phaseControler|phase[31]~0clkctrl_outclk ),
	.datad(\phaseControler|Add0~50_combout ),
	.cin(gnd),
	.combout(\phaseControler|phase [30]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[30] .lut_mask = 16'hC808;
defparam \phaseControler|phase[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N20
cycloneii_lcell_comb \phaseControler|phase[25] (
// Equation(s):
// \phaseControler|phase [25] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|Add0~40_combout )) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|phase [25])))))

	.dataa(\reset~combout ),
	.datab(\phaseControler|Add0~40_combout ),
	.datac(\phaseControler|phase [25]),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [25]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[25] .lut_mask = 16'h88A0;
defparam \phaseControler|phase[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N0
cycloneii_lcell_comb \phaseControler|phase[23] (
// Equation(s):
// \phaseControler|phase [23] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|Add0~36_combout ))) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|phase [23]))))

	.dataa(\reset~combout ),
	.datab(\phaseControler|phase [23]),
	.datac(\phaseControler|Add0~36_combout ),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [23]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[23] .lut_mask = 16'hA088;
defparam \phaseControler|phase[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N8
cycloneii_lcell_comb \phaseControler|phase[11] (
// Equation(s):
// \phaseControler|phase [11] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|Add0~12_combout )) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|phase [11])))))

	.dataa(\reset~combout ),
	.datab(\phaseControler|Add0~12_combout ),
	.datac(\phaseControler|phase [11]),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [11]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[11] .lut_mask = 16'h88A0;
defparam \phaseControler|phase[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N30
cycloneii_lcell_comb \phaseControler|phase[10] (
// Equation(s):
// \phaseControler|phase [10] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|Add0~10_combout ))) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|phase [10]))))

	.dataa(\reset~combout ),
	.datab(\phaseControler|phase [10]),
	.datac(\phaseControler|Add0~10_combout ),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [10]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[10] .lut_mask = 16'hA088;
defparam \phaseControler|phase[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N20
cycloneii_lcell_comb \phaseControler|phase[8] (
// Equation(s):
// \phaseControler|phase [8] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|Add0~6_combout )) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|phase [8])))))

	.dataa(\reset~combout ),
	.datab(\phaseControler|Add0~6_combout ),
	.datac(\phaseControler|phase [8]),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [8]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[8] .lut_mask = 16'h88A0;
defparam \phaseControler|phase[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N2
cycloneii_lcell_comb \phaseControler|phase[7] (
// Equation(s):
// \phaseControler|phase [7] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|Add0~4_combout )) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|phase [7])))))

	.dataa(\phaseControler|Add0~4_combout ),
	.datab(\phaseControler|phase [7]),
	.datac(\reset~combout ),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [7]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[7] .lut_mask = 16'hA0C0;
defparam \phaseControler|phase[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N14
cycloneii_lcell_comb \phaseControler|phase[5] (
// Equation(s):
// \phaseControler|phase [5] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|Add0~0_combout )) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|phase [5])))))

	.dataa(\phaseControler|Add0~0_combout ),
	.datab(\reset~combout ),
	.datac(\phaseControler|phase [5]),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [5]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[5] .lut_mask = 16'h88C0;
defparam \phaseControler|phase[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N10
cycloneii_lcell_comb \C1|Step[29] (
// Equation(s):
// \C1|Step [29] = (GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & ((\C1|Add0~73_combout ))) # (!GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & (\C1|Step [29]))

	.dataa(\C1|Step [29]),
	.datab(vcc),
	.datac(\C1|Step[31]~1clkctrl_outclk ),
	.datad(\C1|Add0~73_combout ),
	.cin(gnd),
	.combout(\C1|Step [29]),
	.cout());
// synopsys translate_off
defparam \C1|Step[29] .lut_mask = 16'hFA0A;
defparam \C1|Step[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N30
cycloneii_lcell_comb \C1|Step[27] (
// Equation(s):
// \C1|Step [27] = (GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & ((\C1|Add0~75_combout ))) # (!GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & (\C1|Step [27]))

	.dataa(vcc),
	.datab(\C1|Step [27]),
	.datac(\C1|Step[31]~1clkctrl_outclk ),
	.datad(\C1|Add0~75_combout ),
	.cin(gnd),
	.combout(\C1|Step [27]),
	.cout());
// synopsys translate_off
defparam \C1|Step[27] .lut_mask = 16'hFC0C;
defparam \C1|Step[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N6
cycloneii_lcell_comb \C1|Step[25] (
// Equation(s):
// \C1|Step [25] = (GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & ((\C1|Add0~77_combout ))) # (!GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & (\C1|Step [25]))

	.dataa(\C1|Step [25]),
	.datab(vcc),
	.datac(\C1|Step[31]~1clkctrl_outclk ),
	.datad(\C1|Add0~77_combout ),
	.cin(gnd),
	.combout(\C1|Step [25]),
	.cout());
// synopsys translate_off
defparam \C1|Step[25] .lut_mask = 16'hFA0A;
defparam \C1|Step[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N2
cycloneii_lcell_comb \C1|Step[18] (
// Equation(s):
// \C1|Step [18] = (GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & ((\C1|Add0~84_combout ))) # (!GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & (\C1|Step [18]))

	.dataa(vcc),
	.datab(\C1|Step [18]),
	.datac(\C1|Step[31]~1clkctrl_outclk ),
	.datad(\C1|Add0~84_combout ),
	.cin(gnd),
	.combout(\C1|Step [18]),
	.cout());
// synopsys translate_off
defparam \C1|Step[18] .lut_mask = 16'hFC0C;
defparam \C1|Step[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N22
cycloneii_lcell_comb \C1|Step[14] (
// Equation(s):
// \C1|Step [14] = (GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & (\C1|Add0~88_combout )) # (!GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & ((\C1|Step [14])))

	.dataa(vcc),
	.datab(\C1|Add0~88_combout ),
	.datac(\C1|Step[31]~1clkctrl_outclk ),
	.datad(\C1|Step [14]),
	.cin(gnd),
	.combout(\C1|Step [14]),
	.cout());
// synopsys translate_off
defparam \C1|Step[14] .lut_mask = 16'hCFC0;
defparam \C1|Step[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N6
cycloneii_lcell_comb \C1|Step[9] (
// Equation(s):
// \C1|Step [9] = (GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & (\C1|Add0~93_combout )) # (!GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & ((\C1|Step [9])))

	.dataa(vcc),
	.datab(\C1|Add0~93_combout ),
	.datac(\C1|Step[31]~1clkctrl_outclk ),
	.datad(\C1|Step [9]),
	.cin(gnd),
	.combout(\C1|Step [9]),
	.cout());
// synopsys translate_off
defparam \C1|Step[9] .lut_mask = 16'hCFC0;
defparam \C1|Step[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \B1|PWMDuty[31]~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\B1|PWMDuty[31]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\B1|PWMDuty[31]~0clkctrl_outclk ));
// synopsys translate_off
defparam \B1|PWMDuty[31]~0clkctrl .clock_type = "global clock";
defparam \B1|PWMDuty[31]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: JTAG_X1_Y7_N0
cycloneii_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~combout ),
	.tck(\altera_reserved_tck~combout ),
	.tdi(\altera_reserved_tdi~combout ),
	.ntrst(gnd),
	.tdoutap(gnd),
	.tdouser(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCFF_X10_Y10_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]));

// Location: LCFF_X10_Y10_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]));

// Location: LCFF_X10_Y12_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]));

// Location: LCCOMB_X10_Y12_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16 .lut_mask = 16'h3C3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18 .lut_mask = 16'hF00F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y10_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]));

// Location: LCFF_X12_Y11_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]));

// Location: LCFF_X14_Y11_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ));

// Location: LCCOMB_X13_Y11_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .lut_mask = 16'h4504;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y11_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]));

// Location: LCCOMB_X13_Y10_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .lut_mask = 16'hF2C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y11_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]));

// Location: LCCOMB_X12_Y10_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .lut_mask = 16'h0002;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .lut_mask = 16'hF0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .lut_mask = 16'hEE34;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7 .lut_mask = 16'h8000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8 .lut_mask = 16'hA0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y11_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]));

// Location: LCCOMB_X12_Y11_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .lut_mask = 16'hFFCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y12_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]));

// Location: LCCOMB_X14_Y11_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .lut_mask = 16'hCCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 .lut_mask = 16'hF078;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y11_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ));

// Location: LCFF_X10_Y10_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]));

// Location: LCCOMB_X10_Y10_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .lut_mask = 16'h3CF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h0080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .lut_mask = 16'hE6E6;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y11_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]));

// Location: LCCOMB_X12_Y11_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .lut_mask = 16'h00F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .lut_mask = 16'hD4D5;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y12_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]));

// Location: LCCOMB_X10_Y12_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .lut_mask = 16'hECA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .lut_mask = 16'h0300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~14 .lut_mask = 16'hB0B3;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~16 .lut_mask = 16'hB3EE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y11_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]));

// Location: LCCOMB_X12_Y11_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .lut_mask = 16'hFFCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .lut_mask = 16'h0004;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y12_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]));

// Location: LCCOMB_X10_Y12_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .lut_mask = 16'h00EC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .lut_mask = 16'h00CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .lut_mask = 16'h1B11;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .lut_mask = 16'h0111;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .lut_mask = 16'hF888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 .lut_mask = 16'h09A8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 .lut_mask = 16'h5A42;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .lut_mask = 16'h2000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 .lut_mask = 16'h22F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y12_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [3]));

// Location: LCFF_X20_Y12_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [1]));

// Location: LCFF_X20_Y12_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [2]));

// Location: LCFF_X20_Y12_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [0]));

// Location: LCCOMB_X20_Y12_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0 .lut_mask = 16'h0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y9_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]));

// Location: LCFF_X18_Y9_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]));

// Location: LCCOMB_X21_Y10_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 .lut_mask = 16'hA5A5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y12_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q [0]));

// Location: LCCOMB_X17_Y9_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~14 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15 .lut_mask = 16'h3C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~18 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17 .lut_mask = 16'hA55F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .lut_mask = 16'h0FF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~18 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X23_Y12
cycloneii_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~regout ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~regout ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~regout ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~regout ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~regout ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~regout ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sp14:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_last_address = 127;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X19_Y12_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [0]));

// Location: LCFF_X19_Y12_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [3]));

// Location: LCFF_X19_Y12_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [2]));

// Location: LCFF_X19_Y12_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [1]));

// Location: LCFF_X22_Y12_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]));

// Location: LCFF_X22_Y12_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1]));

// Location: LCFF_X22_Y12_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2]));

// Location: LCFF_X22_Y12_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3]));

// Location: LCFF_X22_Y12_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4]));

// Location: LCFF_X22_Y12_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5]));

// Location: LCFF_X22_Y12_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ),
	.sdata(\auto_signaltap_0|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6]));

// Location: LCCOMB_X19_Y12_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h5A5A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6]),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .lut_mask = 16'hF00F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X20_Y11_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]));

// Location: LCFF_X15_Y10_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]));

// Location: LCFF_X20_Y8_N17
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\S1|ROM1|altsyncram_component|auto_generated|q_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [0]));

// Location: LCFF_X22_Y8_N1
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [1]));

// Location: LCFF_X21_Y8_N25
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\S1|ROM1|altsyncram_component|auto_generated|q_a [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [2]));

// Location: LCFF_X19_Y8_N25
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\S1|ROM1|altsyncram_component|auto_generated|q_a [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [3]));

// Location: LCFF_X19_Y8_N27
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [4]));

// Location: LCFF_X24_Y9_N25
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\S1|ROM1|altsyncram_component|auto_generated|q_a [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [5]));

// Location: LCFF_X20_Y6_N17
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\S1|ROM1|altsyncram_component|auto_generated|q_a [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [6]));

// Location: LCFF_X19_Y8_N21
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [7]));

// Location: LCFF_X22_Y8_N19
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [8]));

// Location: LCFF_X22_Y8_N29
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [9]));

// Location: LCFF_X20_Y8_N19
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [10]));

// Location: LCFF_X19_Y7_N25
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\S1|ROM1|altsyncram_component|auto_generated|q_a [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [11]));

// Location: LCFF_X24_Y9_N27
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\S1|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [12]));

// Location: LCFF_X22_Y7_N9
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\S1|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [13]));

// Location: LCFF_X22_Y9_N25
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|acq_data_in_reg[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [14]));

// Location: LCFF_X22_Y9_N27
cycloneii_lcell_ff \auto_signaltap_0|acq_data_in_reg[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\S1|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_data_in_reg [15]));

// Location: LCFF_X21_Y8_N13
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\S1|ROM1|altsyncram_component|auto_generated|q_a [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [2]));

// Location: LCFF_X20_Y6_N5
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\S1|ROM1|altsyncram_component|auto_generated|q_a [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [6]));

// Location: LCFF_X21_Y6_N5
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\S1|ROM1|altsyncram_component|auto_generated|q_a [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [9]));

// Location: LCFF_X19_Y7_N19
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\S1|ROM1|altsyncram_component|auto_generated|q_a [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [10]));

// Location: LCFF_X19_Y7_N5
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\S1|ROM1|altsyncram_component|auto_generated|q_a [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [11]));

// Location: LCFF_X22_Y7_N3
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\S1|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [12]));

// Location: LCFF_X19_Y9_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~regout ));

// Location: LCFF_X21_Y11_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]));

// Location: LCFF_X20_Y11_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]));

// Location: LCCOMB_X15_Y10_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 .lut_mask = 16'h0800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 .lut_mask = 16'h4000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .lut_mask = 16'hACAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y10_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout ));

// Location: LCCOMB_X10_Y11_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~2 .lut_mask = 16'h0010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y10_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout ));

// Location: LCFF_X15_Y10_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [1]));

// Location: LCCOMB_X15_Y10_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .lut_mask = 16'h4000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .lut_mask = 16'hAC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~regout ));

// Location: LCCOMB_X19_Y9_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .lut_mask = 16'h7545;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y10_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ));

// Location: LCCOMB_X17_Y10_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .lut_mask = 16'h00CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout ));

// Location: LCCOMB_X17_Y10_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 .lut_mask = 16'hF0E0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~regout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~1 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y10_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~regout ));

// Location: LCFF_X21_Y11_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~regout ));

// Location: LCFF_X20_Y11_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]));

// Location: LCCOMB_X21_Y11_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]));

// Location: LCFF_X20_Y11_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]));

// Location: LCCOMB_X20_Y11_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 .lut_mask = 16'hFB08;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0 .lut_mask = 16'hFBFB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]));

// Location: LCFF_X20_Y10_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout ));

// Location: LCFF_X17_Y9_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]));

// Location: LCFF_X17_Y9_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]));

// Location: LCCOMB_X18_Y9_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 .lut_mask = 16'h1248;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .lut_mask = 16'h0032;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 .lut_mask = 16'hF8F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 .lut_mask = 16'h6A6A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .lut_mask = 16'h0111;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y10_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [2]));

// Location: LCCOMB_X15_Y10_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .lut_mask = 16'h5C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y10_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~regout ));

// Location: LCFF_X22_Y7_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~regout ));

// Location: LCFF_X19_Y7_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~regout ));

// Location: LCFF_X19_Y7_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~regout ));

// Location: LCFF_X21_Y6_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~regout ));

// Location: LCCOMB_X20_Y7_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y6_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~regout ));

// Location: LCFF_X21_Y8_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~regout ));

// Location: LCCOMB_X19_Y9_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .lut_mask = 16'h50FA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y10_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout ));

// Location: LCFF_X20_Y10_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout ));

// Location: LCFF_X21_Y10_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout ));

// Location: LCFF_X20_Y10_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout ));

// Location: LCCOMB_X21_Y10_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout ));

// Location: LCFF_X20_Y10_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout ));

// Location: LCFF_X20_Y10_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout ));

// Location: LCCOMB_X21_Y10_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .lut_mask = 16'hF0F4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 .lut_mask = 16'hD5D0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y10_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~regout ));

// Location: LCFF_X17_Y10_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]));

// Location: LCFF_X20_Y10_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout ));

// Location: LCCOMB_X17_Y10_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .lut_mask = 16'hE000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .lut_mask = 16'h00C8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y11_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~regout ));

// Location: LCFF_X21_Y11_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~regout ));

// Location: LCCOMB_X21_Y11_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 .lut_mask = 16'hEE22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]));

// Location: LCFF_X20_Y11_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]));

// Location: LCCOMB_X20_Y11_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 .lut_mask = 16'hAEA2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 .lut_mask = 16'h5100;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .lut_mask = 16'hF01E;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 .lut_mask = 16'hA002;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 .lut_mask = 16'hA002;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [3]));

// Location: LCCOMB_X15_Y10_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .lut_mask = 16'h8800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y7_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~regout ));

// Location: LCFF_X19_Y7_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~regout ));

// Location: LCFF_X19_Y7_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~regout ));

// Location: LCFF_X21_Y6_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~regout ));

// Location: LCFF_X20_Y6_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~regout ));

// Location: LCFF_X21_Y8_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~regout ));

// Location: LCCOMB_X20_Y10_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 .lut_mask = 16'h5010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 .lut_mask = 16'h5010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 .lut_mask = 16'h5010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 .lut_mask = 16'h5010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .lut_mask = 16'hF0F4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~2 .lut_mask = 16'h0044;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0 .lut_mask = 16'hF7FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .lut_mask = 16'h2000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y11_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]));

// Location: LCFF_X22_Y11_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~regout ));

// Location: LCFF_X21_Y11_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~regout ));

// Location: LCCOMB_X21_Y11_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]));

// Location: LCFF_X20_Y11_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]));

// Location: LCCOMB_X20_Y11_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 .lut_mask = 16'hAEA2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]));

// Location: LCFF_X14_Y10_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [4]));

// Location: LCCOMB_X14_Y10_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1 .lut_mask = 16'h0A08;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .lut_mask = 16'h5F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout ));

// Location: LCFF_X22_Y11_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]));

// Location: LCFF_X22_Y11_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~regout ));

// Location: LCFF_X21_Y11_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~regout ));

// Location: LCCOMB_X21_Y11_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]));

// Location: LCFF_X20_Y11_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]));

// Location: LCCOMB_X20_Y11_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 .lut_mask = 16'hF4B0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]));

// Location: LCFF_X19_Y10_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]));

// Location: LCCOMB_X19_Y10_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 .lut_mask = 16'hE2AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [5]));

// Location: LCCOMB_X14_Y10_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .lut_mask = 16'hEC4C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout ));

// Location: LCFF_X22_Y10_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]));

// Location: LCFF_X22_Y11_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~regout ));

// Location: LCFF_X21_Y11_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~regout ));

// Location: LCCOMB_X21_Y11_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 .lut_mask = 16'hEE22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]));

// Location: LCFF_X20_Y11_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]));

// Location: LCCOMB_X20_Y11_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 .lut_mask = 16'hE4F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]));

// Location: LCFF_X19_Y10_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]));

// Location: LCCOMB_X19_Y10_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 .lut_mask = 16'hCAAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [6]));

// Location: LCCOMB_X14_Y10_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .lut_mask = 16'h5F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout ));

// Location: LCFF_X18_Y10_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]));

// Location: LCFF_X22_Y11_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~regout ));

// Location: LCFF_X21_Y11_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~regout ));

// Location: LCCOMB_X21_Y11_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 .lut_mask = 16'hBB88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]));

// Location: LCFF_X20_Y11_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]));

// Location: LCCOMB_X20_Y11_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 .lut_mask = 16'hE4F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]));

// Location: LCFF_X19_Y10_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]));

// Location: LCCOMB_X19_Y10_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 .lut_mask = 16'hBF80;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [7]));

// Location: LCCOMB_X14_Y10_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .lut_mask = 16'h5F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout ));

// Location: LCFF_X18_Y10_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]));

// Location: LCFF_X22_Y11_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~regout ));

// Location: LCFF_X21_Y11_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~regout ));

// Location: LCCOMB_X21_Y11_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]));

// Location: LCFF_X20_Y11_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]));

// Location: LCCOMB_X20_Y11_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 .lut_mask = 16'hFB08;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]));

// Location: LCFF_X19_Y10_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]));

// Location: LCCOMB_X19_Y10_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 .lut_mask = 16'hBF80;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [8]));

// Location: LCCOMB_X14_Y10_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .lut_mask = 16'h5F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout ));

// Location: LCFF_X18_Y10_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]));

// Location: LCFF_X22_Y11_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~regout ));

// Location: LCFF_X19_Y11_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~regout ));

// Location: LCCOMB_X19_Y11_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]));

// Location: LCFF_X20_Y11_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]));

// Location: LCCOMB_X20_Y11_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 .lut_mask = 16'hACAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]));

// Location: LCCOMB_X19_Y10_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 .lut_mask = 16'hEA2A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [9]));

// Location: LCCOMB_X14_Y10_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .lut_mask = 16'h5F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout ));

// Location: LCFF_X18_Y10_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]));

// Location: LCFF_X22_Y11_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~regout ));

// Location: LCFF_X19_Y11_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~regout ));

// Location: LCCOMB_X19_Y11_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~regout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]));

// Location: LCFF_X20_Y11_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]));

// Location: LCCOMB_X20_Y11_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 .lut_mask = 16'hCACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]));

// Location: LCCOMB_X18_Y10_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 .lut_mask = 16'hBF80;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [10]));

// Location: LCCOMB_X14_Y10_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [10]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .lut_mask = 16'h50F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout ));

// Location: LCFF_X21_Y10_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]));

// Location: LCFF_X22_Y11_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~regout ));

// Location: LCFF_X19_Y11_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~regout ));

// Location: LCCOMB_X19_Y11_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]));

// Location: LCFF_X20_Y11_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]));

// Location: LCCOMB_X20_Y11_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 .lut_mask = 16'hFB08;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]));

// Location: LCCOMB_X18_Y10_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 .lut_mask = 16'hBF80;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [11]));

// Location: LCCOMB_X14_Y10_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .lut_mask = 16'h5F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y10_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]));

// Location: LCFF_X22_Y11_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~regout ));

// Location: LCFF_X19_Y11_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~regout ));

// Location: LCCOMB_X19_Y11_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]));

// Location: LCFF_X20_Y11_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]));

// Location: LCCOMB_X20_Y11_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 .lut_mask = 16'hAEA2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]));

// Location: LCCOMB_X18_Y10_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 .lut_mask = 16'hDF80;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [12]));

// Location: LCCOMB_X14_Y10_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .lut_mask = 16'h5F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y10_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]));

// Location: LCFF_X22_Y11_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~regout ));

// Location: LCFF_X19_Y11_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~regout ));

// Location: LCCOMB_X19_Y11_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~regout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]));

// Location: LCFF_X20_Y11_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]));

// Location: LCCOMB_X20_Y11_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 .lut_mask = 16'hFB08;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]));

// Location: LCCOMB_X18_Y10_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 .lut_mask = 16'hEC4C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [13]));

// Location: LCCOMB_X14_Y10_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .lut_mask = 16'h5F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y10_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]));

// Location: LCFF_X22_Y11_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~regout ));

// Location: LCFF_X19_Y11_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~regout ));

// Location: LCCOMB_X19_Y11_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y11_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]));

// Location: LCFF_X20_Y11_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]));

// Location: LCCOMB_X20_Y11_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 .lut_mask = 16'hAEA2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y10_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]));

// Location: LCCOMB_X18_Y10_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 .lut_mask = 16'hDF80;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [14]));

// Location: LCCOMB_X14_Y10_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [14]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .lut_mask = 16'h4C4C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y10_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]));

// Location: LCFF_X22_Y11_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~regout ));

// Location: LCFF_X19_Y11_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~regout ));

// Location: LCCOMB_X19_Y11_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y11_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]));

// Location: LCCOMB_X20_Y11_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 .lut_mask = 16'hFF0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]));

// Location: LCCOMB_X18_Y10_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 .lut_mask = 16'hEC4C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [15]));

// Location: LCCOMB_X14_Y10_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .lut_mask = 16'h5F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y10_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]));

// Location: LCFF_X22_Y11_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~regout ));

// Location: LCFF_X21_Y11_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~regout ));

// Location: LCCOMB_X21_Y11_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]));

// Location: LCCOMB_X15_Y10_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena .lut_mask = 16'h2000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .lut_mask = 16'hAACA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y10_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [16]));

// Location: LCCOMB_X14_Y10_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [16]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .lut_mask = 16'h4C4C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y10_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]));

// Location: LCFF_X20_Y8_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout ));

// Location: LCFF_X24_Y12_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [2]));

// Location: LCCOMB_X24_Y12_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 .lut_mask = 16'hF4B0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .lut_mask = 16'h5F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~regout ));

// Location: LCCOMB_X22_Y12_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~3 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~3 .lut_mask = 16'h000F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .lut_mask = 16'h0080;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .lut_mask = 16'hF7FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y8_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout ));

// Location: LCFF_X24_Y12_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [3]));

// Location: LCCOMB_X24_Y12_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 .lut_mask = 16'hAACA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~regout ));

// Location: LCFF_X22_Y8_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~regout ));

// Location: LCFF_X22_Y8_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout ));

// Location: LCFF_X24_Y12_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [4]));

// Location: LCCOMB_X24_Y12_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 .lut_mask = 16'hDC8C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_data_in_reg [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~regout ));

// Location: LCFF_X22_Y8_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~regout ));

// Location: LCFF_X21_Y8_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~regout ));

// Location: LCFF_X19_Y8_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~regout ));

// Location: LCFF_X24_Y12_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [5]));

// Location: LCCOMB_X24_Y12_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [5]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 .lut_mask = 16'hAACA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y8_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~regout ));

// Location: LCFF_X21_Y8_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~regout ));

// Location: LCFF_X19_Y8_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~regout ));

// Location: LCFF_X19_Y8_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~regout ));

// Location: LCFF_X24_Y12_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [6]));

// Location: LCCOMB_X24_Y12_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [6]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 .lut_mask = 16'hCCAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_data_in_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~regout ));

// Location: LCFF_X19_Y8_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~regout ));

// Location: LCFF_X19_Y8_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~regout ));

// Location: LCFF_X24_Y9_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~regout ));

// Location: LCFF_X24_Y12_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [7]));

// Location: LCCOMB_X24_Y12_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 .lut_mask = 16'hDC8C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_data_in_reg [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~regout ));

// Location: LCFF_X19_Y8_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~regout ));

// Location: LCFF_X24_Y9_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~regout ));

// Location: LCFF_X19_Y8_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~regout ));

// Location: LCFF_X24_Y12_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [8]));

// Location: LCCOMB_X24_Y12_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 .lut_mask = 16'hAAE2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~regout ));

// Location: LCFF_X24_Y9_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~regout ));

// Location: LCFF_X19_Y8_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~regout ));

// Location: LCFF_X20_Y7_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~regout ));

// Location: LCFF_X24_Y12_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [9]));

// Location: LCCOMB_X24_Y12_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [9]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 .lut_mask = 16'hCCAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y9_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_data_in_reg [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~regout ));

// Location: LCFF_X20_Y6_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~regout ));

// Location: LCFF_X19_Y8_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~regout ));

// Location: LCFF_X22_Y8_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~regout ));

// Location: LCFF_X24_Y12_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [10]));

// Location: LCCOMB_X24_Y12_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 .lut_mask = 16'hFB40;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y6_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_data_in_reg [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~regout ));

// Location: LCFF_X19_Y8_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~regout ));

// Location: LCFF_X22_Y8_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~regout ));

// Location: LCFF_X22_Y8_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~regout ));

// Location: LCFF_X24_Y12_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [11]));

// Location: LCCOMB_X24_Y12_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 .lut_mask = 16'hAAE2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y8_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_data_in_reg [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~regout ));

// Location: LCFF_X22_Y8_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~regout ));

// Location: LCFF_X22_Y8_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~regout ));

// Location: LCFF_X20_Y8_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~regout ));

// Location: LCFF_X24_Y12_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [12]));

// Location: LCCOMB_X24_Y12_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [12]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 .lut_mask = 16'hAAE2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y8_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~regout ));

// Location: LCFF_X22_Y8_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~regout ));

// Location: LCFF_X20_Y8_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~regout ));

// Location: LCFF_X19_Y7_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~regout ));

// Location: LCFF_X24_Y12_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [13]));

// Location: LCCOMB_X24_Y12_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [13]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 .lut_mask = 16'hAACA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y8_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~regout ));

// Location: LCFF_X20_Y8_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~regout ));

// Location: LCFF_X19_Y7_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~regout ));

// Location: LCFF_X24_Y9_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~regout ));

// Location: LCFF_X24_Y12_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [14]));

// Location: LCCOMB_X24_Y12_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [14]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 .lut_mask = 16'hCCAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~regout ));

// Location: LCFF_X19_Y7_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~regout ));

// Location: LCFF_X24_Y9_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~regout ));

// Location: LCFF_X24_Y9_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~regout ));

// Location: LCFF_X24_Y12_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [15]));

// Location: LCCOMB_X24_Y12_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [15]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 .lut_mask = 16'hAACA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y7_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_data_in_reg [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~regout ));

// Location: LCFF_X24_Y9_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~regout ));

// Location: LCFF_X24_Y9_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~regout ));

// Location: LCFF_X22_Y9_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~regout ));

// Location: LCCOMB_X24_Y12_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 .lut_mask = 16'hFF50;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y9_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~regout ));

// Location: LCFF_X22_Y7_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~regout ));

// Location: LCFF_X22_Y9_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~regout ));

// Location: LCFF_X22_Y9_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~regout ));

// Location: LCFF_X22_Y7_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_data_in_reg [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~regout ));

// Location: LCFF_X22_Y9_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~regout ));

// Location: LCFF_X22_Y9_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~regout ));

// Location: LCFF_X22_Y9_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_data_in_reg [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~regout ));

// Location: LCFF_X22_Y9_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~regout ));

// Location: LCFF_X22_Y9_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~regout ));

// Location: LCCOMB_X14_Y10_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3 .lut_mask = 16'hF0C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .lut_mask = 16'hFFBF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 .lut_mask = 16'hFA1B;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 .lut_mask = 16'h2A8A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [16]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [15]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [18]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [19]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 .lut_mask = 16'hFA1B;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 .lut_mask = 16'h6F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [25]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [24]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [28]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [27]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [9]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~regout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [9]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [30]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [31]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~regout ),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [10]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 .lut_mask = 16'h60F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [33]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [34]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~regout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [36]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [12]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [37]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 .lut_mask = 16'hFA1B;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [12]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 .lut_mask = 16'h70D0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .lut_mask = 16'h00FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N24
cycloneii_lcell_comb \auto_signaltap_0|~GND (
// Equation(s):
// \auto_signaltap_0|~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|~GND .lut_mask = 16'h0000;
defparam \auto_signaltap_0|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "falling edge";
// synopsys translate_on

// Location: M4K_X11_Y7
cycloneii_ram_block \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\T1|ROM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "TriangularTable.mif";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1681:auto_generated|ALTSYNCRAM";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X11_Y3
cycloneii_ram_block \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\T1|ROM1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .init_file = "TriangularTable.mif";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1681:auto_generated|ALTSYNCRAM";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 11;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 2047;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 2048;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 11;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h0000000155555556AAAAAAABFFFFFFFC0000000155555556AAAAAAABFFFFFFFC0000000155555556AAAAAAABFFFFFFFC0000000155555556AAAAAAABFFFFFFFC0000000155555556AAAAAAABFFFFFFFC0000000155555556AAAAAAABFFFFFFFC0000000155555556AAAAAAABFFFFFFFC0000000155555556AAAAAAABFFFFFFFC0000000055555555AAAAAAAAFFFFFFFF0000000055555555AAAAAAAAFFFFFFFF0000000055555555AAAAAAAAFFFFFFFF0000000055555555AAAAAAAAFFFFFFFF0000000055555555AAAAAAAAFFFFFFFF0000000055555555AAAAAAAAFFFFFFFF0000000055555555AAAAAAAAFFFFFFFF0000000055555555AAAAAAAAFFFFFFFF;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFFEAAAAAAA95555555400000003FFFFFFFEAAAAAAA95555555400000003FFFFFFFEAAAAAAA95555555400000003FFFFFFFEAAAAAAA95555555400000003FFFFFFFEAAAAAAA95555555400000003FFFFFFFEAAAAAAA95555555400000003FFFFFFFEAAAAAAA95555555400000003FFFFFFFEAAAAAAA95555555400000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000FFFFFFFFAAAAAAAA5555555500000000;
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N20
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[7]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[7]~feeder_combout  = \S1|ROM1|altsyncram_component|auto_generated|q_a [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\S1|ROM1|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[8]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout  = \S1|ROM1|altsyncram_component|auto_generated|q_a [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\S1|ROM1|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[9]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[9]~feeder_combout  = \S1|ROM1|altsyncram_component|auto_generated|q_a [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\S1|ROM1|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N18
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[10]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[10]~feeder_combout  = \S1|ROM1|altsyncram_component|auto_generated|q_a [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\S1|ROM1|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[14]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[14]~feeder_combout  = \S1|ROM1|altsyncram_component|auto_generated|q_a [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\S1|ROM1|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N0
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[1]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout  = \S1|ROM1|altsyncram_component|auto_generated|q_a [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\S1|ROM1|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N26
cycloneii_lcell_comb \auto_signaltap_0|acq_data_in_reg[4]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[4]~feeder_combout  = \S1|ROM1|altsyncram_component|auto_generated|q_a [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\S1|ROM1|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_data_in_reg [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OutMode[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\OutMode~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutMode[0]));
// synopsys translate_off
defparam \OutMode[0]~I .input_async_reset = "none";
defparam \OutMode[0]~I .input_power_up = "low";
defparam \OutMode[0]~I .input_register_mode = "none";
defparam \OutMode[0]~I .input_sync_reset = "none";
defparam \OutMode[0]~I .oe_async_reset = "none";
defparam \OutMode[0]~I .oe_power_up = "low";
defparam \OutMode[0]~I .oe_register_mode = "none";
defparam \OutMode[0]~I .oe_sync_reset = "none";
defparam \OutMode[0]~I .operation_mode = "input";
defparam \OutMode[0]~I .output_async_reset = "none";
defparam \OutMode[0]~I .output_power_up = "low";
defparam \OutMode[0]~I .output_register_mode = "none";
defparam \OutMode[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PushButton[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PushButton~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PushButton[2]));
// synopsys translate_off
defparam \PushButton[2]~I .input_async_reset = "none";
defparam \PushButton[2]~I .input_power_up = "low";
defparam \PushButton[2]~I .input_register_mode = "none";
defparam \PushButton[2]~I .input_sync_reset = "none";
defparam \PushButton[2]~I .oe_async_reset = "none";
defparam \PushButton[2]~I .oe_power_up = "low";
defparam \PushButton[2]~I .oe_register_mode = "none";
defparam \PushButton[2]~I .oe_sync_reset = "none";
defparam \PushButton[2]~I .operation_mode = "input";
defparam \PushButton[2]~I .output_async_reset = "none";
defparam \PushButton[2]~I .output_power_up = "low";
defparam \PushButton[2]~I .output_register_mode = "none";
defparam \PushButton[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \FreqPhaseSelect~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\FreqPhaseSelect~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FreqPhaseSelect));
// synopsys translate_off
defparam \FreqPhaseSelect~I .input_async_reset = "none";
defparam \FreqPhaseSelect~I .input_power_up = "low";
defparam \FreqPhaseSelect~I .input_register_mode = "none";
defparam \FreqPhaseSelect~I .input_sync_reset = "none";
defparam \FreqPhaseSelect~I .oe_async_reset = "none";
defparam \FreqPhaseSelect~I .oe_power_up = "low";
defparam \FreqPhaseSelect~I .oe_register_mode = "none";
defparam \FreqPhaseSelect~I .oe_sync_reset = "none";
defparam \FreqPhaseSelect~I .operation_mode = "input";
defparam \FreqPhaseSelect~I .output_async_reset = "none";
defparam \FreqPhaseSelect~I .output_power_up = "low";
defparam \FreqPhaseSelect~I .output_register_mode = "none";
defparam \FreqPhaseSelect~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PushButton[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PushButton~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PushButton[0]));
// synopsys translate_off
defparam \PushButton[0]~I .input_async_reset = "none";
defparam \PushButton[0]~I .input_power_up = "low";
defparam \PushButton[0]~I .input_register_mode = "none";
defparam \PushButton[0]~I .input_sync_reset = "none";
defparam \PushButton[0]~I .oe_async_reset = "none";
defparam \PushButton[0]~I .oe_power_up = "low";
defparam \PushButton[0]~I .oe_register_mode = "none";
defparam \PushButton[0]~I .oe_sync_reset = "none";
defparam \PushButton[0]~I .operation_mode = "input";
defparam \PushButton[0]~I .output_async_reset = "none";
defparam \PushButton[0]~I .output_power_up = "low";
defparam \PushButton[0]~I .output_register_mode = "none";
defparam \PushButton[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X7_Y2_N16
cycloneii_lcell_comb \B1|SwitchMicroadd~0 (
// Equation(s):
// \B1|SwitchMicroadd~0_combout  = (\PushButton~combout [1]) # (((!\PushButton~combout [0]) # (!\FreqPhaseSelect~combout )) # (!\PushButton~combout [2]))

	.dataa(\PushButton~combout [1]),
	.datab(\PushButton~combout [2]),
	.datac(\FreqPhaseSelect~combout ),
	.datad(\PushButton~combout [0]),
	.cin(gnd),
	.combout(\B1|SwitchMicroadd~0_combout ),
	.cout());
// synopsys translate_off
defparam \B1|SwitchMicroadd~0 .lut_mask = 16'hBFFF;
defparam \B1|SwitchMicroadd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PushButton[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PushButton~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PushButton[1]));
// synopsys translate_off
defparam \PushButton[1]~I .input_async_reset = "none";
defparam \PushButton[1]~I .input_power_up = "low";
defparam \PushButton[1]~I .input_register_mode = "none";
defparam \PushButton[1]~I .input_sync_reset = "none";
defparam \PushButton[1]~I .oe_async_reset = "none";
defparam \PushButton[1]~I .oe_power_up = "low";
defparam \PushButton[1]~I .oe_register_mode = "none";
defparam \PushButton[1]~I .oe_sync_reset = "none";
defparam \PushButton[1]~I .operation_mode = "input";
defparam \PushButton[1]~I .output_async_reset = "none";
defparam \PushButton[1]~I .output_power_up = "low";
defparam \PushButton[1]~I .output_register_mode = "none";
defparam \PushButton[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X6_Y2_N26
cycloneii_lcell_comb \B1|WideNor2~0 (
// Equation(s):
// \B1|WideNor2~0_combout  = \PushButton~combout [0] $ (\PushButton~combout [1])

	.dataa(vcc),
	.datab(\PushButton~combout [0]),
	.datac(vcc),
	.datad(\PushButton~combout [1]),
	.cin(gnd),
	.combout(\B1|WideNor2~0_combout ),
	.cout());
// synopsys translate_off
defparam \B1|WideNor2~0 .lut_mask = 16'h33CC;
defparam \B1|WideNor2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \UpDownSelect~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\UpDownSelect~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(UpDownSelect));
// synopsys translate_off
defparam \UpDownSelect~I .input_async_reset = "none";
defparam \UpDownSelect~I .input_power_up = "low";
defparam \UpDownSelect~I .input_register_mode = "none";
defparam \UpDownSelect~I .input_sync_reset = "none";
defparam \UpDownSelect~I .oe_async_reset = "none";
defparam \UpDownSelect~I .oe_power_up = "low";
defparam \UpDownSelect~I .oe_register_mode = "none";
defparam \UpDownSelect~I .oe_sync_reset = "none";
defparam \UpDownSelect~I .operation_mode = "input";
defparam \UpDownSelect~I .output_async_reset = "none";
defparam \UpDownSelect~I .output_power_up = "low";
defparam \UpDownSelect~I .output_register_mode = "none";
defparam \UpDownSelect~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X6_Y2_N16
cycloneii_lcell_comb \B1|SwitchMicrosub~1 (
// Equation(s):
// \B1|SwitchMicrosub~1_combout  = (\FreqPhaseSelect~combout  & (\B1|SwitchMicrosub~0_combout  & ((!\UpDownSelect~combout )))) # (!\FreqPhaseSelect~combout  & (((!\B1|WideNor2~0_combout ))))

	.dataa(\B1|SwitchMicrosub~0_combout ),
	.datab(\B1|WideNor2~0_combout ),
	.datac(\UpDownSelect~combout ),
	.datad(\FreqPhaseSelect~combout ),
	.cin(gnd),
	.combout(\B1|SwitchMicrosub~1_combout ),
	.cout());
// synopsys translate_off
defparam \B1|SwitchMicrosub~1 .lut_mask = 16'h0A33;
defparam \B1|SwitchMicrosub~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y2_N4
cycloneii_lcell_comb \B1|SwitchMicrosub (
// Equation(s):
// \B1|SwitchMicrosub~combout  = (\B1|SwitchMicrosub~1_combout  & ((\B1|SwitchMicroadd~0_combout ))) # (!\B1|SwitchMicrosub~1_combout  & (\B1|SwitchMicrosub~combout ))

	.dataa(vcc),
	.datab(\B1|SwitchMicrosub~combout ),
	.datac(\B1|SwitchMicroadd~0_combout ),
	.datad(\B1|SwitchMicrosub~1_combout ),
	.cin(gnd),
	.combout(\B1|SwitchMicrosub~combout ),
	.cout());
// synopsys translate_off
defparam \B1|SwitchMicrosub .lut_mask = 16'hF0CC;
defparam \B1|SwitchMicrosub .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y2_N20
cycloneii_lcell_comb \B1|SwitchNanoadd~0 (
// Equation(s):
// \B1|SwitchNanoadd~0_combout  = (((\PushButton~combout [0]) # (!\FreqPhaseSelect~combout )) # (!\PushButton~combout [2])) # (!\PushButton~combout [1])

	.dataa(\PushButton~combout [1]),
	.datab(\PushButton~combout [2]),
	.datac(\FreqPhaseSelect~combout ),
	.datad(\PushButton~combout [0]),
	.cin(gnd),
	.combout(\B1|SwitchNanoadd~0_combout ),
	.cout());
// synopsys translate_off
defparam \B1|SwitchNanoadd~0 .lut_mask = 16'hFF7F;
defparam \B1|SwitchNanoadd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y2_N28
cycloneii_lcell_comb \B1|SwitchNanoadd~1 (
// Equation(s):
// \B1|SwitchNanoadd~1_combout  = (\FreqPhaseSelect~combout  & (\B1|SwitchNanosub~0_combout  & ((\UpDownSelect~combout )))) # (!\FreqPhaseSelect~combout  & (((!\B1|WideNor2~0_combout ))))

	.dataa(\B1|SwitchNanosub~0_combout ),
	.datab(\B1|WideNor2~0_combout ),
	.datac(\UpDownSelect~combout ),
	.datad(\FreqPhaseSelect~combout ),
	.cin(gnd),
	.combout(\B1|SwitchNanoadd~1_combout ),
	.cout());
// synopsys translate_off
defparam \B1|SwitchNanoadd~1 .lut_mask = 16'hA033;
defparam \B1|SwitchNanoadd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y2_N6
cycloneii_lcell_comb \B1|SwitchNanoadd (
// Equation(s):
// \B1|SwitchNanoadd~combout  = (\B1|SwitchNanoadd~1_combout  & ((\B1|SwitchNanoadd~0_combout ))) # (!\B1|SwitchNanoadd~1_combout  & (\B1|SwitchNanoadd~combout ))

	.dataa(\B1|SwitchNanoadd~combout ),
	.datab(vcc),
	.datac(\B1|SwitchNanoadd~0_combout ),
	.datad(\B1|SwitchNanoadd~1_combout ),
	.cin(gnd),
	.combout(\B1|SwitchNanoadd~combout ),
	.cout());
// synopsys translate_off
defparam \B1|SwitchNanoadd .lut_mask = 16'hF0AA;
defparam \B1|SwitchNanoadd .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y2_N0
cycloneii_lcell_comb \C1|Add0~4 (
// Equation(s):
// \C1|Add0~4_combout  = (\B1|SwitchMicrosub~combout  & \B1|SwitchNanoadd~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\B1|SwitchMicrosub~combout ),
	.datad(\B1|SwitchNanoadd~combout ),
	.cin(gnd),
	.combout(\C1|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~4 .lut_mask = 16'hF000;
defparam \C1|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y2_N14
cycloneii_lcell_comb \B1|Switchadd~0 (
// Equation(s):
// \B1|Switchadd~0_combout  = (((\PushButton~combout [2]) # (!\FreqPhaseSelect~combout )) # (!\PushButton~combout [1])) # (!\PushButton~combout [0])

	.dataa(\PushButton~combout [0]),
	.datab(\PushButton~combout [1]),
	.datac(\PushButton~combout [2]),
	.datad(\FreqPhaseSelect~combout ),
	.cin(gnd),
	.combout(\B1|Switchadd~0_combout ),
	.cout());
// synopsys translate_off
defparam \B1|Switchadd~0 .lut_mask = 16'hF7FF;
defparam \B1|Switchadd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y2_N10
cycloneii_lcell_comb \B1|Switchadd~1 (
// Equation(s):
// \B1|Switchadd~1_combout  = (\FreqPhaseSelect~combout  & (\UpDownSelect~combout  & ((!\B1|WideNor2~0_combout ) # (!\PushButton~combout [2])))) # (!\FreqPhaseSelect~combout  & (((!\B1|WideNor2~0_combout ))))

	.dataa(\PushButton~combout [2]),
	.datab(\B1|WideNor2~0_combout ),
	.datac(\UpDownSelect~combout ),
	.datad(\FreqPhaseSelect~combout ),
	.cin(gnd),
	.combout(\B1|Switchadd~1_combout ),
	.cout());
// synopsys translate_off
defparam \B1|Switchadd~1 .lut_mask = 16'h7033;
defparam \B1|Switchadd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y2_N30
cycloneii_lcell_comb \B1|Switchadd (
// Equation(s):
// \B1|Switchadd~combout  = (\B1|Switchadd~1_combout  & ((\B1|Switchadd~0_combout ))) # (!\B1|Switchadd~1_combout  & (\B1|Switchadd~combout ))

	.dataa(vcc),
	.datab(\B1|Switchadd~combout ),
	.datac(\B1|Switchadd~0_combout ),
	.datad(\B1|Switchadd~1_combout ),
	.cin(gnd),
	.combout(\B1|Switchadd~combout ),
	.cout());
// synopsys translate_off
defparam \B1|Switchadd .lut_mask = 16'hF0CC;
defparam \B1|Switchadd .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y2_N24
cycloneii_lcell_comb \B1|SwitchMicroadd~1 (
// Equation(s):
// \B1|SwitchMicroadd~1_combout  = (\FreqPhaseSelect~combout  & (\B1|SwitchMicrosub~0_combout  & ((\UpDownSelect~combout )))) # (!\FreqPhaseSelect~combout  & (((!\B1|WideNor2~0_combout ))))

	.dataa(\B1|SwitchMicrosub~0_combout ),
	.datab(\B1|WideNor2~0_combout ),
	.datac(\UpDownSelect~combout ),
	.datad(\FreqPhaseSelect~combout ),
	.cin(gnd),
	.combout(\B1|SwitchMicroadd~1_combout ),
	.cout());
// synopsys translate_off
defparam \B1|SwitchMicroadd~1 .lut_mask = 16'hA033;
defparam \B1|SwitchMicroadd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y2_N8
cycloneii_lcell_comb \B1|SwitchMicroadd (
// Equation(s):
// \B1|SwitchMicroadd~combout  = (\B1|SwitchMicroadd~1_combout  & ((\B1|SwitchMicroadd~0_combout ))) # (!\B1|SwitchMicroadd~1_combout  & (\B1|SwitchMicroadd~combout ))

	.dataa(vcc),
	.datab(\B1|SwitchMicroadd~combout ),
	.datac(\B1|SwitchMicroadd~0_combout ),
	.datad(\B1|SwitchMicroadd~1_combout ),
	.cin(gnd),
	.combout(\B1|SwitchMicroadd~combout ),
	.cout());
// synopsys translate_off
defparam \B1|SwitchMicroadd .lut_mask = 16'hF0CC;
defparam \B1|SwitchMicroadd .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y2_N14
cycloneii_lcell_comb \B1|Switchsub~0 (
// Equation(s):
// \B1|Switchsub~0_combout  = (\FreqPhaseSelect~combout  & (!\UpDownSelect~combout  & ((!\PushButton~combout [2]) # (!\B1|WideNor2~0_combout )))) # (!\FreqPhaseSelect~combout  & (((!\B1|WideNor2~0_combout ))))

	.dataa(\UpDownSelect~combout ),
	.datab(\B1|WideNor2~0_combout ),
	.datac(\PushButton~combout [2]),
	.datad(\FreqPhaseSelect~combout ),
	.cin(gnd),
	.combout(\B1|Switchsub~0_combout ),
	.cout());
// synopsys translate_off
defparam \B1|Switchsub~0 .lut_mask = 16'h1533;
defparam \B1|Switchsub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y2_N28
cycloneii_lcell_comb \B1|Switchsub (
// Equation(s):
// \B1|Switchsub~combout  = (\B1|Switchsub~0_combout  & ((\B1|Switchadd~0_combout ))) # (!\B1|Switchsub~0_combout  & (\B1|Switchsub~combout ))

	.dataa(vcc),
	.datab(\B1|Switchsub~combout ),
	.datac(\B1|Switchsub~0_combout ),
	.datad(\B1|Switchadd~0_combout ),
	.cin(gnd),
	.combout(\B1|Switchsub~combout ),
	.cout());
// synopsys translate_off
defparam \B1|Switchsub .lut_mask = 16'hFC0C;
defparam \B1|Switchsub .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y2_N10
cycloneii_lcell_comb \C1|Add0~2 (
// Equation(s):
// \C1|Add0~2_combout  = (\B1|SwitchMicroadd~combout  & \B1|Switchsub~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\B1|SwitchMicroadd~combout ),
	.datad(\B1|Switchsub~combout ),
	.cin(gnd),
	.combout(\C1|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~2 .lut_mask = 16'hF000;
defparam \C1|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y2_N2
cycloneii_lcell_comb \C1|Step[31]~0 (
// Equation(s):
// \C1|Step[31]~0_combout  = (\B1|SwitchNanosub~combout  & (\C1|Add0~4_combout  & (\B1|Switchadd~combout  & \C1|Add0~2_combout )))

	.dataa(\B1|SwitchNanosub~combout ),
	.datab(\C1|Add0~4_combout ),
	.datac(\B1|Switchadd~combout ),
	.datad(\C1|Add0~2_combout ),
	.cin(gnd),
	.combout(\C1|Step[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[31]~0 .lut_mask = 16'h8000;
defparam \C1|Step[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y2_N26
cycloneii_lcell_comb \C1|Add0~3 (
// Equation(s):
// \C1|Add0~3_combout  = ((\B1|SwitchNanoadd~combout  & ((\C1|Add0~2_combout ) # (!\B1|SwitchMicrosub~combout )))) # (!\B1|SwitchNanosub~combout )

	.dataa(\B1|SwitchNanosub~combout ),
	.datab(\B1|SwitchMicrosub~combout ),
	.datac(\B1|SwitchNanoadd~combout ),
	.datad(\C1|Add0~2_combout ),
	.cin(gnd),
	.combout(\C1|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~3 .lut_mask = 16'hF575;
defparam \C1|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y2_N18
cycloneii_lcell_comb \C1|Add0~6 (
// Equation(s):
// \C1|Add0~6_combout  = (\B1|SwitchNanosub~combout  & (((\B1|Switchsub~combout  & \B1|SwitchMicroadd~combout )) # (!\C1|Add0~4_combout )))

	.dataa(\B1|SwitchNanosub~combout ),
	.datab(\B1|Switchsub~combout ),
	.datac(\B1|SwitchMicroadd~combout ),
	.datad(\C1|Add0~4_combout ),
	.cin(gnd),
	.combout(\C1|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~6 .lut_mask = 16'h80AA;
defparam \C1|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y2_N28
cycloneii_lcell_comb \C1|Step[31]~1 (
// Equation(s):
// \C1|Step[31]~1_combout  = (!\C1|Step[31]~0_combout ) # (!\reset~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\C1|Step[31]~0_combout ),
	.cin(gnd),
	.combout(\C1|Step[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Step[31]~1 .lut_mask = 16'h0FFF;
defparam \C1|Step[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \C1|Step[31]~1clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\C1|Step[31]~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\C1|Step[31]~1clkctrl_outclk ));
// synopsys translate_off
defparam \C1|Step[31]~1clkctrl .clock_type = "global clock";
defparam \C1|Step[31]~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N14
cycloneii_lcell_comb \C1|Step[11] (
// Equation(s):
// \C1|Step [11] = (GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & (\C1|Add0~91_combout )) # (!GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & ((\C1|Step [11])))

	.dataa(\C1|Add0~91_combout ),
	.datab(vcc),
	.datac(\C1|Step [11]),
	.datad(\C1|Step[31]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\C1|Step [11]),
	.cout());
// synopsys translate_off
defparam \C1|Step[11] .lut_mask = 16'hAAF0;
defparam \C1|Step[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y2_N12
cycloneii_lcell_comb \C1|Add0~5 (
// Equation(s):
// \C1|Add0~5_combout  = (\B1|SwitchNanosub~combout  & (((\B1|SwitchMicroadd~combout  & !\B1|Switchsub~combout )) # (!\C1|Add0~4_combout )))

	.dataa(\B1|SwitchNanosub~combout ),
	.datab(\B1|SwitchMicroadd~combout ),
	.datac(\B1|Switchsub~combout ),
	.datad(\C1|Add0~4_combout ),
	.cin(gnd),
	.combout(\C1|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~5 .lut_mask = 16'h08AA;
defparam \C1|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N0
cycloneii_lcell_comb \C1|Add0~7 (
// Equation(s):
// \C1|Add0~7_combout  = \C1|Step [0] $ (VCC)
// \C1|Add0~8  = CARRY(\C1|Step [0])

	.dataa(vcc),
	.datab(\C1|Step [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\C1|Add0~7_combout ),
	.cout(\C1|Add0~8 ));
// synopsys translate_off
defparam \C1|Add0~7 .lut_mask = 16'h33CC;
defparam \C1|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N26
cycloneii_lcell_comb \C1|Add0~102 (
// Equation(s):
// \C1|Add0~102_combout  = (\C1|Add0~7_combout  & !\C1|Step[31]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\C1|Add0~7_combout ),
	.datad(\C1|Step[31]~0_combout ),
	.cin(gnd),
	.combout(\C1|Add0~102_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~102 .lut_mask = 16'h00F0;
defparam \C1|Add0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N30
cycloneii_lcell_comb \C1|Step[0] (
// Equation(s):
// \C1|Step [0] = (GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & ((\C1|Add0~102_combout ))) # (!GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & (\C1|Step [0]))

	.dataa(vcc),
	.datab(\C1|Step [0]),
	.datac(\C1|Add0~102_combout ),
	.datad(\C1|Step[31]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\C1|Step [0]),
	.cout());
// synopsys translate_off
defparam \C1|Step[0] .lut_mask = 16'hF0CC;
defparam \C1|Step[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N2
cycloneii_lcell_comb \C1|Add0~9 (
// Equation(s):
// \C1|Add0~9_combout  = (\C1|Add0~6_combout  & ((\C1|Step [1] & (!\C1|Add0~8 )) # (!\C1|Step [1] & ((\C1|Add0~8 ) # (GND))))) # (!\C1|Add0~6_combout  & ((\C1|Step [1] & (\C1|Add0~8  & VCC)) # (!\C1|Step [1] & (!\C1|Add0~8 ))))
// \C1|Add0~10  = CARRY((\C1|Add0~6_combout  & ((!\C1|Add0~8 ) # (!\C1|Step [1]))) # (!\C1|Add0~6_combout  & (!\C1|Step [1] & !\C1|Add0~8 )))

	.dataa(\C1|Add0~6_combout ),
	.datab(\C1|Step [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~8 ),
	.combout(\C1|Add0~9_combout ),
	.cout(\C1|Add0~10 ));
// synopsys translate_off
defparam \C1|Add0~9 .lut_mask = 16'h692B;
defparam \C1|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N0
cycloneii_lcell_comb \C1|Add0~101 (
// Equation(s):
// \C1|Add0~101_combout  = (\C1|Step[31]~0_combout ) # (\C1|Add0~9_combout )

	.dataa(\C1|Step[31]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\C1|Add0~9_combout ),
	.cin(gnd),
	.combout(\C1|Add0~101_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~101 .lut_mask = 16'hFFAA;
defparam \C1|Add0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N24
cycloneii_lcell_comb \C1|Step[1] (
// Equation(s):
// \C1|Step [1] = (GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & (\C1|Add0~101_combout )) # (!GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & ((\C1|Step [1])))

	.dataa(vcc),
	.datab(\C1|Add0~101_combout ),
	.datac(\C1|Step [1]),
	.datad(\C1|Step[31]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\C1|Step [1]),
	.cout());
// synopsys translate_off
defparam \C1|Step[1] .lut_mask = 16'hCCF0;
defparam \C1|Step[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N6
cycloneii_lcell_comb \C1|Add0~13 (
// Equation(s):
// \C1|Add0~13_combout  = (\C1|Add0~6_combout  & ((\C1|Step [3] & (!\C1|Add0~12 )) # (!\C1|Step [3] & ((\C1|Add0~12 ) # (GND))))) # (!\C1|Add0~6_combout  & ((\C1|Step [3] & (\C1|Add0~12  & VCC)) # (!\C1|Step [3] & (!\C1|Add0~12 ))))
// \C1|Add0~14  = CARRY((\C1|Add0~6_combout  & ((!\C1|Add0~12 ) # (!\C1|Step [3]))) # (!\C1|Add0~6_combout  & (!\C1|Step [3] & !\C1|Add0~12 )))

	.dataa(\C1|Add0~6_combout ),
	.datab(\C1|Step [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~12 ),
	.combout(\C1|Add0~13_combout ),
	.cout(\C1|Add0~14 ));
// synopsys translate_off
defparam \C1|Add0~13 .lut_mask = 16'h692B;
defparam \C1|Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N20
cycloneii_lcell_comb \C1|Add0~99 (
// Equation(s):
// \C1|Add0~99_combout  = (!\C1|Step[31]~0_combout  & \C1|Add0~13_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\C1|Step[31]~0_combout ),
	.datad(\C1|Add0~13_combout ),
	.cin(gnd),
	.combout(\C1|Add0~99_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~99 .lut_mask = 16'h0F00;
defparam \C1|Add0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N16
cycloneii_lcell_comb \C1|Step[3] (
// Equation(s):
// \C1|Step [3] = (GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & ((\C1|Add0~99_combout ))) # (!GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & (\C1|Step [3]))

	.dataa(\C1|Step [3]),
	.datab(vcc),
	.datac(\C1|Add0~99_combout ),
	.datad(\C1|Step[31]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\C1|Step [3]),
	.cout());
// synopsys translate_off
defparam \C1|Step[3] .lut_mask = 16'hF0AA;
defparam \C1|Step[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N8
cycloneii_lcell_comb \C1|Add0~15 (
// Equation(s):
// \C1|Add0~15_combout  = ((\C1|Add0~6_combout  $ (\C1|Step [4] $ (!\C1|Add0~14 )))) # (GND)
// \C1|Add0~16  = CARRY((\C1|Add0~6_combout  & ((\C1|Step [4]) # (!\C1|Add0~14 ))) # (!\C1|Add0~6_combout  & (\C1|Step [4] & !\C1|Add0~14 )))

	.dataa(\C1|Add0~6_combout ),
	.datab(\C1|Step [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~14 ),
	.combout(\C1|Add0~15_combout ),
	.cout(\C1|Add0~16 ));
// synopsys translate_off
defparam \C1|Add0~15 .lut_mask = 16'h698E;
defparam \C1|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N22
cycloneii_lcell_comb \C1|Add0~98 (
// Equation(s):
// \C1|Add0~98_combout  = (\C1|Step[31]~0_combout ) # (\C1|Add0~15_combout )

	.dataa(vcc),
	.datab(\C1|Step[31]~0_combout ),
	.datac(\C1|Add0~15_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\C1|Add0~98_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~98 .lut_mask = 16'hFCFC;
defparam \C1|Add0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N18
cycloneii_lcell_comb \C1|Step[4] (
// Equation(s):
// \C1|Step [4] = (GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & (\C1|Add0~98_combout )) # (!GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & ((\C1|Step [4])))

	.dataa(vcc),
	.datab(\C1|Add0~98_combout ),
	.datac(\C1|Step [4]),
	.datad(\C1|Step[31]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\C1|Step [4]),
	.cout());
// synopsys translate_off
defparam \C1|Step[4] .lut_mask = 16'hCCF0;
defparam \C1|Step[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N10
cycloneii_lcell_comb \C1|Add0~17 (
// Equation(s):
// \C1|Add0~17_combout  = (\C1|Step [5] & ((\C1|Add0~3_combout  & (\C1|Add0~16  & VCC)) # (!\C1|Add0~3_combout  & (!\C1|Add0~16 )))) # (!\C1|Step [5] & ((\C1|Add0~3_combout  & (!\C1|Add0~16 )) # (!\C1|Add0~3_combout  & ((\C1|Add0~16 ) # (GND)))))
// \C1|Add0~18  = CARRY((\C1|Step [5] & (!\C1|Add0~3_combout  & !\C1|Add0~16 )) # (!\C1|Step [5] & ((!\C1|Add0~16 ) # (!\C1|Add0~3_combout ))))

	.dataa(\C1|Step [5]),
	.datab(\C1|Add0~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~16 ),
	.combout(\C1|Add0~17_combout ),
	.cout(\C1|Add0~18 ));
// synopsys translate_off
defparam \C1|Add0~17 .lut_mask = 16'h9617;
defparam \C1|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N14
cycloneii_lcell_comb \C1|Add0~21 (
// Equation(s):
// \C1|Add0~21_combout  = (\C1|Add0~6_combout  & ((\C1|Step [7] & (!\C1|Add0~20 )) # (!\C1|Step [7] & ((\C1|Add0~20 ) # (GND))))) # (!\C1|Add0~6_combout  & ((\C1|Step [7] & (\C1|Add0~20  & VCC)) # (!\C1|Step [7] & (!\C1|Add0~20 ))))
// \C1|Add0~22  = CARRY((\C1|Add0~6_combout  & ((!\C1|Add0~20 ) # (!\C1|Step [7]))) # (!\C1|Add0~6_combout  & (!\C1|Step [7] & !\C1|Add0~20 )))

	.dataa(\C1|Add0~6_combout ),
	.datab(\C1|Step [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~20 ),
	.combout(\C1|Add0~21_combout ),
	.cout(\C1|Add0~22 ));
// synopsys translate_off
defparam \C1|Add0~21 .lut_mask = 16'h692B;
defparam \C1|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N8
cycloneii_lcell_comb \C1|Add0~95 (
// Equation(s):
// \C1|Add0~95_combout  = (!\C1|Step[31]~0_combout  & \C1|Add0~21_combout )

	.dataa(vcc),
	.datab(\C1|Step[31]~0_combout ),
	.datac(\C1|Add0~21_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\C1|Add0~95_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~95 .lut_mask = 16'h3030;
defparam \C1|Add0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N28
cycloneii_lcell_comb \C1|Step[7] (
// Equation(s):
// \C1|Step [7] = (GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & ((\C1|Add0~95_combout ))) # (!GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & (\C1|Step [7]))

	.dataa(vcc),
	.datab(\C1|Step [7]),
	.datac(\C1|Add0~95_combout ),
	.datad(\C1|Step[31]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\C1|Step [7]),
	.cout());
// synopsys translate_off
defparam \C1|Step[7] .lut_mask = 16'hF0CC;
defparam \C1|Step[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N16
cycloneii_lcell_comb \C1|Add0~23 (
// Equation(s):
// \C1|Add0~23_combout  = ((\C1|Step [8] $ (\C1|Add0~5_combout  $ (\C1|Add0~22 )))) # (GND)
// \C1|Add0~24  = CARRY((\C1|Step [8] & ((!\C1|Add0~22 ) # (!\C1|Add0~5_combout ))) # (!\C1|Step [8] & (!\C1|Add0~5_combout  & !\C1|Add0~22 )))

	.dataa(\C1|Step [8]),
	.datab(\C1|Add0~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~22 ),
	.combout(\C1|Add0~23_combout ),
	.cout(\C1|Add0~24 ));
// synopsys translate_off
defparam \C1|Add0~23 .lut_mask = 16'h962B;
defparam \C1|Add0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N24
cycloneii_lcell_comb \C1|Add0~31 (
// Equation(s):
// \C1|Add0~31_combout  = ((\C1|Step [12] $ (\C1|Add0~3_combout  $ (!\C1|Add0~30 )))) # (GND)
// \C1|Add0~32  = CARRY((\C1|Step [12] & ((\C1|Add0~3_combout ) # (!\C1|Add0~30 ))) # (!\C1|Step [12] & (\C1|Add0~3_combout  & !\C1|Add0~30 )))

	.dataa(\C1|Step [12]),
	.datab(\C1|Add0~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~30 ),
	.combout(\C1|Add0~31_combout ),
	.cout(\C1|Add0~32 ));
// synopsys translate_off
defparam \C1|Add0~31 .lut_mask = 16'h698E;
defparam \C1|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N26
cycloneii_lcell_comb \C1|Add0~33 (
// Equation(s):
// \C1|Add0~33_combout  = (\C1|Add0~1_combout  & ((\C1|Step [13] & (!\C1|Add0~32 )) # (!\C1|Step [13] & ((\C1|Add0~32 ) # (GND))))) # (!\C1|Add0~1_combout  & ((\C1|Step [13] & (\C1|Add0~32  & VCC)) # (!\C1|Step [13] & (!\C1|Add0~32 ))))
// \C1|Add0~34  = CARRY((\C1|Add0~1_combout  & ((!\C1|Add0~32 ) # (!\C1|Step [13]))) # (!\C1|Add0~1_combout  & (!\C1|Step [13] & !\C1|Add0~32 )))

	.dataa(\C1|Add0~1_combout ),
	.datab(\C1|Step [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~32 ),
	.combout(\C1|Add0~33_combout ),
	.cout(\C1|Add0~34 ));
// synopsys translate_off
defparam \C1|Add0~33 .lut_mask = 16'h692B;
defparam \C1|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N4
cycloneii_lcell_comb \C1|Add0~89 (
// Equation(s):
// \C1|Add0~89_combout  = (!\C1|Step[31]~0_combout  & \C1|Add0~33_combout )

	.dataa(vcc),
	.datab(\C1|Step[31]~0_combout ),
	.datac(\C1|Add0~33_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\C1|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~89 .lut_mask = 16'h3030;
defparam \C1|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N24
cycloneii_lcell_comb \C1|Step[13] (
// Equation(s):
// \C1|Step [13] = (GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & (\C1|Add0~89_combout )) # (!GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & ((\C1|Step [13])))

	.dataa(vcc),
	.datab(\C1|Add0~89_combout ),
	.datac(\C1|Step [13]),
	.datad(\C1|Step[31]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\C1|Step [13]),
	.cout());
// synopsys translate_off
defparam \C1|Step[13] .lut_mask = 16'hCCF0;
defparam \C1|Step[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N30
cycloneii_lcell_comb \C1|Add0~37 (
// Equation(s):
// \C1|Add0~37_combout  = (\C1|Add0~1_combout  & ((\C1|Step [15] & (!\C1|Add0~36 )) # (!\C1|Step [15] & ((\C1|Add0~36 ) # (GND))))) # (!\C1|Add0~1_combout  & ((\C1|Step [15] & (\C1|Add0~36  & VCC)) # (!\C1|Step [15] & (!\C1|Add0~36 ))))
// \C1|Add0~38  = CARRY((\C1|Add0~1_combout  & ((!\C1|Add0~36 ) # (!\C1|Step [15]))) # (!\C1|Add0~1_combout  & (!\C1|Step [15] & !\C1|Add0~36 )))

	.dataa(\C1|Add0~1_combout ),
	.datab(\C1|Step [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~36 ),
	.combout(\C1|Add0~37_combout ),
	.cout(\C1|Add0~38 ));
// synopsys translate_off
defparam \C1|Add0~37 .lut_mask = 16'h692B;
defparam \C1|Add0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N20
cycloneii_lcell_comb \C1|Add0~87 (
// Equation(s):
// \C1|Add0~87_combout  = (\C1|Add0~37_combout ) # (\C1|Step[31]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\C1|Add0~37_combout ),
	.datad(\C1|Step[31]~0_combout ),
	.cin(gnd),
	.combout(\C1|Add0~87_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~87 .lut_mask = 16'hFFF0;
defparam \C1|Add0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N12
cycloneii_lcell_comb \C1|Step[15] (
// Equation(s):
// \C1|Step [15] = (GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & ((\C1|Add0~87_combout ))) # (!GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & (\C1|Step [15]))

	.dataa(\C1|Step [15]),
	.datab(vcc),
	.datac(\C1|Add0~87_combout ),
	.datad(\C1|Step[31]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\C1|Step [15]),
	.cout());
// synopsys translate_off
defparam \C1|Step[15] .lut_mask = 16'hF0AA;
defparam \C1|Step[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N0
cycloneii_lcell_comb \C1|Add0~39 (
// Equation(s):
// \C1|Add0~39_combout  = ((\C1|Add0~5_combout  $ (\C1|Step [16] $ (\C1|Add0~38 )))) # (GND)
// \C1|Add0~40  = CARRY((\C1|Add0~5_combout  & (\C1|Step [16] & !\C1|Add0~38 )) # (!\C1|Add0~5_combout  & ((\C1|Step [16]) # (!\C1|Add0~38 ))))

	.dataa(\C1|Add0~5_combout ),
	.datab(\C1|Step [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~38 ),
	.combout(\C1|Add0~39_combout ),
	.cout(\C1|Add0~40 ));
// synopsys translate_off
defparam \C1|Add0~39 .lut_mask = 16'h964D;
defparam \C1|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N22
cycloneii_lcell_comb \C1|Add0~86 (
// Equation(s):
// \C1|Add0~86_combout  = (!\C1|Step[31]~0_combout  & \C1|Add0~39_combout )

	.dataa(vcc),
	.datab(\C1|Step[31]~0_combout ),
	.datac(\C1|Add0~39_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\C1|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~86 .lut_mask = 16'h3030;
defparam \C1|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N30
cycloneii_lcell_comb \C1|Step[16] (
// Equation(s):
// \C1|Step [16] = (GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & (\C1|Add0~86_combout )) # (!GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & ((\C1|Step [16])))

	.dataa(vcc),
	.datab(\C1|Add0~86_combout ),
	.datac(\C1|Step[31]~1clkctrl_outclk ),
	.datad(\C1|Step [16]),
	.cin(gnd),
	.combout(\C1|Step [16]),
	.cout());
// synopsys translate_off
defparam \C1|Step[16] .lut_mask = 16'hCFC0;
defparam \C1|Step[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N2
cycloneii_lcell_comb \C1|Add0~41 (
// Equation(s):
// \C1|Add0~41_combout  = (\C1|Add0~1_combout  & ((\C1|Step [17] & (!\C1|Add0~40 )) # (!\C1|Step [17] & ((\C1|Add0~40 ) # (GND))))) # (!\C1|Add0~1_combout  & ((\C1|Step [17] & (\C1|Add0~40  & VCC)) # (!\C1|Step [17] & (!\C1|Add0~40 ))))
// \C1|Add0~42  = CARRY((\C1|Add0~1_combout  & ((!\C1|Add0~40 ) # (!\C1|Step [17]))) # (!\C1|Add0~1_combout  & (!\C1|Step [17] & !\C1|Add0~40 )))

	.dataa(\C1|Add0~1_combout ),
	.datab(\C1|Step [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~40 ),
	.combout(\C1|Add0~41_combout ),
	.cout(\C1|Add0~42 ));
// synopsys translate_off
defparam \C1|Add0~41 .lut_mask = 16'h692B;
defparam \C1|Add0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N8
cycloneii_lcell_comb \C1|Add0~85 (
// Equation(s):
// \C1|Add0~85_combout  = (\C1|Step[31]~0_combout ) # (\C1|Add0~41_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\C1|Step[31]~0_combout ),
	.datad(\C1|Add0~41_combout ),
	.cin(gnd),
	.combout(\C1|Add0~85_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~85 .lut_mask = 16'hFFF0;
defparam \C1|Add0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N28
cycloneii_lcell_comb \C1|Step[17] (
// Equation(s):
// \C1|Step [17] = (GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & ((\C1|Add0~85_combout ))) # (!GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & (\C1|Step [17]))

	.dataa(vcc),
	.datab(\C1|Step [17]),
	.datac(\C1|Add0~85_combout ),
	.datad(\C1|Step[31]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\C1|Step [17]),
	.cout());
// synopsys translate_off
defparam \C1|Step[17] .lut_mask = 16'hF0CC;
defparam \C1|Step[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N6
cycloneii_lcell_comb \C1|Add0~45 (
// Equation(s):
// \C1|Add0~45_combout  = (\C1|Step [19] & ((\C1|Add0~3_combout  & (\C1|Add0~44  & VCC)) # (!\C1|Add0~3_combout  & (!\C1|Add0~44 )))) # (!\C1|Step [19] & ((\C1|Add0~3_combout  & (!\C1|Add0~44 )) # (!\C1|Add0~3_combout  & ((\C1|Add0~44 ) # (GND)))))
// \C1|Add0~46  = CARRY((\C1|Step [19] & (!\C1|Add0~3_combout  & !\C1|Add0~44 )) # (!\C1|Step [19] & ((!\C1|Add0~44 ) # (!\C1|Add0~3_combout ))))

	.dataa(\C1|Step [19]),
	.datab(\C1|Add0~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~44 ),
	.combout(\C1|Add0~45_combout ),
	.cout(\C1|Add0~46 ));
// synopsys translate_off
defparam \C1|Add0~45 .lut_mask = 16'h9617;
defparam \C1|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N24
cycloneii_lcell_comb \C1|Add0~83 (
// Equation(s):
// \C1|Add0~83_combout  = (!\C1|Step[31]~0_combout  & \C1|Add0~45_combout )

	.dataa(vcc),
	.datab(\C1|Step[31]~0_combout ),
	.datac(\C1|Add0~45_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\C1|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~83 .lut_mask = 16'h3030;
defparam \C1|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N16
cycloneii_lcell_comb \C1|Step[19] (
// Equation(s):
// \C1|Step [19] = (GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & ((\C1|Add0~83_combout ))) # (!GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & (\C1|Step [19]))

	.dataa(\C1|Step [19]),
	.datab(vcc),
	.datac(\C1|Add0~83_combout ),
	.datad(\C1|Step[31]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\C1|Step [19]),
	.cout());
// synopsys translate_off
defparam \C1|Step[19] .lut_mask = 16'hF0AA;
defparam \C1|Step[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N28
cycloneii_lcell_comb \C1|Add0~90 (
// Equation(s):
// \C1|Add0~90_combout  = (\C1|Step[31]~0_combout ) # (\C1|Add0~31_combout )

	.dataa(\C1|Step[31]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\C1|Add0~31_combout ),
	.cin(gnd),
	.combout(\C1|Add0~90_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~90 .lut_mask = 16'hFFAA;
defparam \C1|Add0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N8
cycloneii_lcell_comb \C1|Step[12] (
// Equation(s):
// \C1|Step [12] = (GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & (\C1|Add0~90_combout )) # (!GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & ((\C1|Step [12])))

	.dataa(vcc),
	.datab(\C1|Add0~90_combout ),
	.datac(\C1|Step [12]),
	.datad(\C1|Step[31]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\C1|Step [12]),
	.cout());
// synopsys translate_off
defparam \C1|Step[12] .lut_mask = 16'hCCF0;
defparam \C1|Step[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N4
cycloneii_lcell_comb \C1|Step[10] (
// Equation(s):
// \C1|Step [10] = (GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & (\C1|Add0~92_combout )) # (!GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & ((\C1|Step [10])))

	.dataa(\C1|Add0~92_combout ),
	.datab(vcc),
	.datac(\C1|Step [10]),
	.datad(\C1|Step[31]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\C1|Step [10]),
	.cout());
// synopsys translate_off
defparam \C1|Step[10] .lut_mask = 16'hAAF0;
defparam \C1|Step[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N26
cycloneii_lcell_comb \C1|Add0~94 (
// Equation(s):
// \C1|Add0~94_combout  = (\C1|Step[31]~0_combout ) # (\C1|Add0~23_combout )

	.dataa(vcc),
	.datab(\C1|Step[31]~0_combout ),
	.datac(\C1|Add0~23_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\C1|Add0~94_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~94 .lut_mask = 16'hFCFC;
defparam \C1|Add0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N2
cycloneii_lcell_comb \C1|Step[8] (
// Equation(s):
// \C1|Step [8] = (GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & (\C1|Add0~94_combout )) # (!GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & ((\C1|Step [8])))

	.dataa(vcc),
	.datab(\C1|Add0~94_combout ),
	.datac(\C1|Step[31]~1clkctrl_outclk ),
	.datad(\C1|Step [8]),
	.cin(gnd),
	.combout(\C1|Step [8]),
	.cout());
// synopsys translate_off
defparam \C1|Step[8] .lut_mask = 16'hCFC0;
defparam \C1|Step[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N14
cycloneii_lcell_comb \C1|Step[6] (
// Equation(s):
// \C1|Step [6] = (GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & (\C1|Add0~96_combout )) # (!GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & ((\C1|Step [6])))

	.dataa(\C1|Add0~96_combout ),
	.datab(vcc),
	.datac(\C1|Step [6]),
	.datad(\C1|Step[31]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\C1|Step [6]),
	.cout());
// synopsys translate_off
defparam \C1|Step[6] .lut_mask = 16'hAAF0;
defparam \C1|Step[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N0
cycloneii_lcell_comb \C1|Add0~97 (
// Equation(s):
// \C1|Add0~97_combout  = (!\C1|Step[31]~0_combout  & \C1|Add0~17_combout )

	.dataa(vcc),
	.datab(\C1|Step[31]~0_combout ),
	.datac(\C1|Add0~17_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\C1|Add0~97_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~97 .lut_mask = 16'h3030;
defparam \C1|Add0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N12
cycloneii_lcell_comb \C1|Step[5] (
// Equation(s):
// \C1|Step [5] = (GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & ((\C1|Add0~97_combout ))) # (!GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & (\C1|Step [5]))

	.dataa(\C1|Step [5]),
	.datab(\C1|Add0~97_combout ),
	.datac(vcc),
	.datad(\C1|Step[31]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\C1|Step [5]),
	.cout());
// synopsys translate_off
defparam \C1|Step[5] .lut_mask = 16'hCCAA;
defparam \C1|Step[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N30
cycloneii_lcell_comb \C1|Step[2] (
// Equation(s):
// \C1|Step [2] = (GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & (\C1|Add0~100_combout )) # (!GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & ((\C1|Step [2])))

	.dataa(\C1|Add0~100_combout ),
	.datab(vcc),
	.datac(\C1|Step[31]~1clkctrl_outclk ),
	.datad(\C1|Step [2]),
	.cin(gnd),
	.combout(\C1|Step [2]),
	.cout());
// synopsys translate_off
defparam \C1|Step[2] .lut_mask = 16'hAFA0;
defparam \C1|Step[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N0
cycloneii_lcell_comb \P1|address[0]~32 (
// Equation(s):
// \P1|address[0]~32_combout  = (\C1|Step [0] & (\P1|address [0] $ (VCC))) # (!\C1|Step [0] & (\P1|address [0] & VCC))
// \P1|address[0]~33  = CARRY((\C1|Step [0] & \P1|address [0]))

	.dataa(\C1|Step [0]),
	.datab(\P1|address [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\P1|address[0]~32_combout ),
	.cout(\P1|address[0]~33 ));
// synopsys translate_off
defparam \P1|address[0]~32 .lut_mask = 16'h6688;
defparam \P1|address[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y5_N1
cycloneii_lcell_ff \P1|address[0] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[0]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [0]));

// Location: LCCOMB_X12_Y5_N2
cycloneii_lcell_comb \P1|address[1]~34 (
// Equation(s):
// \P1|address[1]~34_combout  = (\C1|Step [1] & ((\P1|address [1] & (\P1|address[0]~33  & VCC)) # (!\P1|address [1] & (!\P1|address[0]~33 )))) # (!\C1|Step [1] & ((\P1|address [1] & (!\P1|address[0]~33 )) # (!\P1|address [1] & ((\P1|address[0]~33 ) # 
// (GND)))))
// \P1|address[1]~35  = CARRY((\C1|Step [1] & (!\P1|address [1] & !\P1|address[0]~33 )) # (!\C1|Step [1] & ((!\P1|address[0]~33 ) # (!\P1|address [1]))))

	.dataa(\C1|Step [1]),
	.datab(\P1|address [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[0]~33 ),
	.combout(\P1|address[1]~34_combout ),
	.cout(\P1|address[1]~35 ));
// synopsys translate_off
defparam \P1|address[1]~34 .lut_mask = 16'h9617;
defparam \P1|address[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y5_N3
cycloneii_lcell_ff \P1|address[1] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[1]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [1]));

// Location: LCCOMB_X12_Y5_N8
cycloneii_lcell_comb \P1|address[4]~40 (
// Equation(s):
// \P1|address[4]~40_combout  = ((\C1|Step [4] $ (\P1|address [4] $ (!\P1|address[3]~39 )))) # (GND)
// \P1|address[4]~41  = CARRY((\C1|Step [4] & ((\P1|address [4]) # (!\P1|address[3]~39 ))) # (!\C1|Step [4] & (\P1|address [4] & !\P1|address[3]~39 )))

	.dataa(\C1|Step [4]),
	.datab(\P1|address [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[3]~39 ),
	.combout(\P1|address[4]~40_combout ),
	.cout(\P1|address[4]~41 ));
// synopsys translate_off
defparam \P1|address[4]~40 .lut_mask = 16'h698E;
defparam \P1|address[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y5_N9
cycloneii_lcell_ff \P1|address[4] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[4]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [4]));

// Location: LCCOMB_X12_Y5_N10
cycloneii_lcell_comb \P1|address[5]~42 (
// Equation(s):
// \P1|address[5]~42_combout  = (\P1|address [5] & ((\C1|Step [5] & (\P1|address[4]~41  & VCC)) # (!\C1|Step [5] & (!\P1|address[4]~41 )))) # (!\P1|address [5] & ((\C1|Step [5] & (!\P1|address[4]~41 )) # (!\C1|Step [5] & ((\P1|address[4]~41 ) # (GND)))))
// \P1|address[5]~43  = CARRY((\P1|address [5] & (!\C1|Step [5] & !\P1|address[4]~41 )) # (!\P1|address [5] & ((!\P1|address[4]~41 ) # (!\C1|Step [5]))))

	.dataa(\P1|address [5]),
	.datab(\C1|Step [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[4]~41 ),
	.combout(\P1|address[5]~42_combout ),
	.cout(\P1|address[5]~43 ));
// synopsys translate_off
defparam \P1|address[5]~42 .lut_mask = 16'h9617;
defparam \P1|address[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N14
cycloneii_lcell_comb \P1|address[7]~46 (
// Equation(s):
// \P1|address[7]~46_combout  = (\C1|Step [7] & ((\P1|address [7] & (\P1|address[6]~45  & VCC)) # (!\P1|address [7] & (!\P1|address[6]~45 )))) # (!\C1|Step [7] & ((\P1|address [7] & (!\P1|address[6]~45 )) # (!\P1|address [7] & ((\P1|address[6]~45 ) # 
// (GND)))))
// \P1|address[7]~47  = CARRY((\C1|Step [7] & (!\P1|address [7] & !\P1|address[6]~45 )) # (!\C1|Step [7] & ((!\P1|address[6]~45 ) # (!\P1|address [7]))))

	.dataa(\C1|Step [7]),
	.datab(\P1|address [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[6]~45 ),
	.combout(\P1|address[7]~46_combout ),
	.cout(\P1|address[7]~47 ));
// synopsys translate_off
defparam \P1|address[7]~46 .lut_mask = 16'h9617;
defparam \P1|address[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y5_N15
cycloneii_lcell_ff \P1|address[7] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[7]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [7]));

// Location: LCCOMB_X12_Y5_N16
cycloneii_lcell_comb \P1|address[8]~48 (
// Equation(s):
// \P1|address[8]~48_combout  = ((\P1|address [8] $ (\C1|Step [8] $ (!\P1|address[7]~47 )))) # (GND)
// \P1|address[8]~49  = CARRY((\P1|address [8] & ((\C1|Step [8]) # (!\P1|address[7]~47 ))) # (!\P1|address [8] & (\C1|Step [8] & !\P1|address[7]~47 )))

	.dataa(\P1|address [8]),
	.datab(\C1|Step [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[7]~47 ),
	.combout(\P1|address[8]~48_combout ),
	.cout(\P1|address[8]~49 ));
// synopsys translate_off
defparam \P1|address[8]~48 .lut_mask = 16'h698E;
defparam \P1|address[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N18
cycloneii_lcell_comb \P1|address[9]~50 (
// Equation(s):
// \P1|address[9]~50_combout  = (\C1|Step [9] & ((\P1|address [9] & (\P1|address[8]~49  & VCC)) # (!\P1|address [9] & (!\P1|address[8]~49 )))) # (!\C1|Step [9] & ((\P1|address [9] & (!\P1|address[8]~49 )) # (!\P1|address [9] & ((\P1|address[8]~49 ) # 
// (GND)))))
// \P1|address[9]~51  = CARRY((\C1|Step [9] & (!\P1|address [9] & !\P1|address[8]~49 )) # (!\C1|Step [9] & ((!\P1|address[8]~49 ) # (!\P1|address [9]))))

	.dataa(\C1|Step [9]),
	.datab(\P1|address [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[8]~49 ),
	.combout(\P1|address[9]~50_combout ),
	.cout(\P1|address[9]~51 ));
// synopsys translate_off
defparam \P1|address[9]~50 .lut_mask = 16'h9617;
defparam \P1|address[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y5_N19
cycloneii_lcell_ff \P1|address[9] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[9]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [9]));

// Location: LCCOMB_X12_Y5_N20
cycloneii_lcell_comb \P1|address[10]~52 (
// Equation(s):
// \P1|address[10]~52_combout  = ((\P1|address [10] $ (\C1|Step [10] $ (!\P1|address[9]~51 )))) # (GND)
// \P1|address[10]~53  = CARRY((\P1|address [10] & ((\C1|Step [10]) # (!\P1|address[9]~51 ))) # (!\P1|address [10] & (\C1|Step [10] & !\P1|address[9]~51 )))

	.dataa(\P1|address [10]),
	.datab(\C1|Step [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[9]~51 ),
	.combout(\P1|address[10]~52_combout ),
	.cout(\P1|address[10]~53 ));
// synopsys translate_off
defparam \P1|address[10]~52 .lut_mask = 16'h698E;
defparam \P1|address[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N22
cycloneii_lcell_comb \P1|address[11]~54 (
// Equation(s):
// \P1|address[11]~54_combout  = (\C1|Step [11] & ((\P1|address [11] & (\P1|address[10]~53  & VCC)) # (!\P1|address [11] & (!\P1|address[10]~53 )))) # (!\C1|Step [11] & ((\P1|address [11] & (!\P1|address[10]~53 )) # (!\P1|address [11] & ((\P1|address[10]~53 
// ) # (GND)))))
// \P1|address[11]~55  = CARRY((\C1|Step [11] & (!\P1|address [11] & !\P1|address[10]~53 )) # (!\C1|Step [11] & ((!\P1|address[10]~53 ) # (!\P1|address [11]))))

	.dataa(\C1|Step [11]),
	.datab(\P1|address [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[10]~53 ),
	.combout(\P1|address[11]~54_combout ),
	.cout(\P1|address[11]~55 ));
// synopsys translate_off
defparam \P1|address[11]~54 .lut_mask = 16'h9617;
defparam \P1|address[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y5_N23
cycloneii_lcell_ff \P1|address[11] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[11]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [11]));

// Location: LCCOMB_X12_Y5_N24
cycloneii_lcell_comb \P1|address[12]~56 (
// Equation(s):
// \P1|address[12]~56_combout  = ((\P1|address [12] $ (\C1|Step [12] $ (!\P1|address[11]~55 )))) # (GND)
// \P1|address[12]~57  = CARRY((\P1|address [12] & ((\C1|Step [12]) # (!\P1|address[11]~55 ))) # (!\P1|address [12] & (\C1|Step [12] & !\P1|address[11]~55 )))

	.dataa(\P1|address [12]),
	.datab(\C1|Step [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[11]~55 ),
	.combout(\P1|address[12]~56_combout ),
	.cout(\P1|address[12]~57 ));
// synopsys translate_off
defparam \P1|address[12]~56 .lut_mask = 16'h698E;
defparam \P1|address[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N26
cycloneii_lcell_comb \P1|address[13]~58 (
// Equation(s):
// \P1|address[13]~58_combout  = (\C1|Step [13] & ((\P1|address [13] & (\P1|address[12]~57  & VCC)) # (!\P1|address [13] & (!\P1|address[12]~57 )))) # (!\C1|Step [13] & ((\P1|address [13] & (!\P1|address[12]~57 )) # (!\P1|address [13] & ((\P1|address[12]~57 
// ) # (GND)))))
// \P1|address[13]~59  = CARRY((\C1|Step [13] & (!\P1|address [13] & !\P1|address[12]~57 )) # (!\C1|Step [13] & ((!\P1|address[12]~57 ) # (!\P1|address [13]))))

	.dataa(\C1|Step [13]),
	.datab(\P1|address [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[12]~57 ),
	.combout(\P1|address[13]~58_combout ),
	.cout(\P1|address[13]~59 ));
// synopsys translate_off
defparam \P1|address[13]~58 .lut_mask = 16'h9617;
defparam \P1|address[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y5_N27
cycloneii_lcell_ff \P1|address[13] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[13]~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [13]));

// Location: LCCOMB_X12_Y5_N28
cycloneii_lcell_comb \P1|address[14]~60 (
// Equation(s):
// \P1|address[14]~60_combout  = ((\C1|Step [14] $ (\P1|address [14] $ (!\P1|address[13]~59 )))) # (GND)
// \P1|address[14]~61  = CARRY((\C1|Step [14] & ((\P1|address [14]) # (!\P1|address[13]~59 ))) # (!\C1|Step [14] & (\P1|address [14] & !\P1|address[13]~59 )))

	.dataa(\C1|Step [14]),
	.datab(\P1|address [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[13]~59 ),
	.combout(\P1|address[14]~60_combout ),
	.cout(\P1|address[14]~61 ));
// synopsys translate_off
defparam \P1|address[14]~60 .lut_mask = 16'h698E;
defparam \P1|address[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y5_N29
cycloneii_lcell_ff \P1|address[14] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[14]~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [14]));

// Location: LCCOMB_X12_Y5_N30
cycloneii_lcell_comb \P1|address[15]~62 (
// Equation(s):
// \P1|address[15]~62_combout  = (\C1|Step [15] & ((\P1|address [15] & (\P1|address[14]~61  & VCC)) # (!\P1|address [15] & (!\P1|address[14]~61 )))) # (!\C1|Step [15] & ((\P1|address [15] & (!\P1|address[14]~61 )) # (!\P1|address [15] & ((\P1|address[14]~61 
// ) # (GND)))))
// \P1|address[15]~63  = CARRY((\C1|Step [15] & (!\P1|address [15] & !\P1|address[14]~61 )) # (!\C1|Step [15] & ((!\P1|address[14]~61 ) # (!\P1|address [15]))))

	.dataa(\C1|Step [15]),
	.datab(\P1|address [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[14]~61 ),
	.combout(\P1|address[15]~62_combout ),
	.cout(\P1|address[15]~63 ));
// synopsys translate_off
defparam \P1|address[15]~62 .lut_mask = 16'h9617;
defparam \P1|address[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y5_N31
cycloneii_lcell_ff \P1|address[15] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[15]~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [15]));

// Location: LCCOMB_X12_Y4_N0
cycloneii_lcell_comb \P1|address[16]~64 (
// Equation(s):
// \P1|address[16]~64_combout  = ((\C1|Step [16] $ (\P1|address [16] $ (!\P1|address[15]~63 )))) # (GND)
// \P1|address[16]~65  = CARRY((\C1|Step [16] & ((\P1|address [16]) # (!\P1|address[15]~63 ))) # (!\C1|Step [16] & (\P1|address [16] & !\P1|address[15]~63 )))

	.dataa(\C1|Step [16]),
	.datab(\P1|address [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[15]~63 ),
	.combout(\P1|address[16]~64_combout ),
	.cout(\P1|address[16]~65 ));
// synopsys translate_off
defparam \P1|address[16]~64 .lut_mask = 16'h698E;
defparam \P1|address[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y4_N1
cycloneii_lcell_ff \P1|address[16] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[16]~64_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [16]));

// Location: LCCOMB_X12_Y4_N2
cycloneii_lcell_comb \P1|address[17]~66 (
// Equation(s):
// \P1|address[17]~66_combout  = (\C1|Step [17] & ((\P1|address [17] & (\P1|address[16]~65  & VCC)) # (!\P1|address [17] & (!\P1|address[16]~65 )))) # (!\C1|Step [17] & ((\P1|address [17] & (!\P1|address[16]~65 )) # (!\P1|address [17] & ((\P1|address[16]~65 
// ) # (GND)))))
// \P1|address[17]~67  = CARRY((\C1|Step [17] & (!\P1|address [17] & !\P1|address[16]~65 )) # (!\C1|Step [17] & ((!\P1|address[16]~65 ) # (!\P1|address [17]))))

	.dataa(\C1|Step [17]),
	.datab(\P1|address [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[16]~65 ),
	.combout(\P1|address[17]~66_combout ),
	.cout(\P1|address[17]~67 ));
// synopsys translate_off
defparam \P1|address[17]~66 .lut_mask = 16'h9617;
defparam \P1|address[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y4_N3
cycloneii_lcell_ff \P1|address[17] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[17]~66_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [17]));

// Location: LCCOMB_X12_Y4_N4
cycloneii_lcell_comb \P1|address[18]~68 (
// Equation(s):
// \P1|address[18]~68_combout  = ((\C1|Step [18] $ (\P1|address [18] $ (!\P1|address[17]~67 )))) # (GND)
// \P1|address[18]~69  = CARRY((\C1|Step [18] & ((\P1|address [18]) # (!\P1|address[17]~67 ))) # (!\C1|Step [18] & (\P1|address [18] & !\P1|address[17]~67 )))

	.dataa(\C1|Step [18]),
	.datab(\P1|address [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[17]~67 ),
	.combout(\P1|address[18]~68_combout ),
	.cout(\P1|address[18]~69 ));
// synopsys translate_off
defparam \P1|address[18]~68 .lut_mask = 16'h698E;
defparam \P1|address[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y4_N5
cycloneii_lcell_ff \P1|address[18] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[18]~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [18]));

// Location: LCCOMB_X12_Y4_N8
cycloneii_lcell_comb \P1|address[20]~72 (
// Equation(s):
// \P1|address[20]~72_combout  = ((\C1|Step [20] $ (\P1|address [20] $ (!\P1|address[19]~71 )))) # (GND)
// \P1|address[20]~73  = CARRY((\C1|Step [20] & ((\P1|address [20]) # (!\P1|address[19]~71 ))) # (!\C1|Step [20] & (\P1|address [20] & !\P1|address[19]~71 )))

	.dataa(\C1|Step [20]),
	.datab(\P1|address [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[19]~71 ),
	.combout(\P1|address[20]~72_combout ),
	.cout(\P1|address[20]~73 ));
// synopsys translate_off
defparam \P1|address[20]~72 .lut_mask = 16'h698E;
defparam \P1|address[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y4_N9
cycloneii_lcell_ff \P1|address[20] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[20]~72_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [20]));

// Location: LCCOMB_X10_Y2_N0
cycloneii_lcell_comb \B1|Phaseadd~0 (
// Equation(s):
// \B1|Phaseadd~0_combout  = (\PushButton~combout [0] $ (!\PushButton~combout [1])) # (!\UpDownSelect~combout )

	.dataa(\UpDownSelect~combout ),
	.datab(vcc),
	.datac(\PushButton~combout [0]),
	.datad(\PushButton~combout [1]),
	.cin(gnd),
	.combout(\B1|Phaseadd~0_combout ),
	.cout());
// synopsys translate_off
defparam \B1|Phaseadd~0 .lut_mask = 16'hF55F;
defparam \B1|Phaseadd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N18
cycloneii_lcell_comb \B1|Phaseadd~1 (
// Equation(s):
// \B1|Phaseadd~1_combout  = (!\FreqPhaseSelect~combout  & ((\PushButton~combout [1] & ((\PushButton~combout [0]))) # (!\PushButton~combout [1] & ((\UpDownSelect~combout ) # (!\PushButton~combout [0])))))

	.dataa(\UpDownSelect~combout ),
	.datab(\PushButton~combout [1]),
	.datac(\PushButton~combout [0]),
	.datad(\FreqPhaseSelect~combout ),
	.cin(gnd),
	.combout(\B1|Phaseadd~1_combout ),
	.cout());
// synopsys translate_off
defparam \B1|Phaseadd~1 .lut_mask = 16'h00E3;
defparam \B1|Phaseadd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N8
cycloneii_lcell_comb \B1|Phaseadd (
// Equation(s):
// \B1|Phaseadd~combout  = (\B1|Phaseadd~1_combout  & (\B1|Phaseadd~0_combout )) # (!\B1|Phaseadd~1_combout  & ((\B1|Phaseadd~combout )))

	.dataa(vcc),
	.datab(\B1|Phaseadd~0_combout ),
	.datac(\B1|Phaseadd~combout ),
	.datad(\B1|Phaseadd~1_combout ),
	.cin(gnd),
	.combout(\B1|Phaseadd~combout ),
	.cout());
// synopsys translate_off
defparam \B1|Phaseadd .lut_mask = 16'hCCF0;
defparam \B1|Phaseadd .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N12
cycloneii_lcell_comb \B1|Phasesub~1 (
// Equation(s):
// \B1|Phasesub~1_combout  = (!\FreqPhaseSelect~combout  & ((\PushButton~combout [1] & ((\PushButton~combout [0]))) # (!\PushButton~combout [1] & ((!\PushButton~combout [0]) # (!\UpDownSelect~combout )))))

	.dataa(\UpDownSelect~combout ),
	.datab(\PushButton~combout [1]),
	.datac(\PushButton~combout [0]),
	.datad(\FreqPhaseSelect~combout ),
	.cin(gnd),
	.combout(\B1|Phasesub~1_combout ),
	.cout());
// synopsys translate_off
defparam \B1|Phasesub~1 .lut_mask = 16'h00D3;
defparam \B1|Phasesub~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N4
cycloneii_lcell_comb \B1|Phasesub (
// Equation(s):
// \B1|Phasesub~combout  = (\B1|Phasesub~1_combout  & (\B1|Phasesub~0_combout )) # (!\B1|Phasesub~1_combout  & ((\B1|Phasesub~combout )))

	.dataa(\B1|Phasesub~0_combout ),
	.datab(vcc),
	.datac(\B1|Phasesub~combout ),
	.datad(\B1|Phasesub~1_combout ),
	.cin(gnd),
	.combout(\B1|Phasesub~combout ),
	.cout());
// synopsys translate_off
defparam \B1|Phasesub .lut_mask = 16'hAAF0;
defparam \B1|Phasesub .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N16
cycloneii_lcell_comb \phaseControler|phase[31]~0 (
// Equation(s):
// \phaseControler|phase[31]~0_combout  = (!\B1|Phasesub~combout ) # (!\B1|Phaseadd~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\B1|Phaseadd~combout ),
	.datad(\B1|Phasesub~combout ),
	.cin(gnd),
	.combout(\phaseControler|phase[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[31]~0 .lut_mask = 16'h0FFF;
defparam \phaseControler|phase[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneii_clkctrl \phaseControler|phase[31]~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\phaseControler|phase[31]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\phaseControler|phase[31]~0clkctrl_outclk ));
// synopsys translate_off
defparam \phaseControler|phase[31]~0clkctrl .clock_type = "global clock";
defparam \phaseControler|phase[31]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N30
cycloneii_lcell_comb \phaseControler|phase[19] (
// Equation(s):
// \phaseControler|phase [19] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|Add0~28_combout )) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|phase [19])))))

	.dataa(\phaseControler|Add0~28_combout ),
	.datab(\reset~combout ),
	.datac(\phaseControler|phase[31]~0clkctrl_outclk ),
	.datad(\phaseControler|phase [19]),
	.cin(gnd),
	.combout(\phaseControler|phase [19]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[19] .lut_mask = 16'h8C80;
defparam \phaseControler|phase[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N16
cycloneii_lcell_comb \phaseControler|phase[15] (
// Equation(s):
// \phaseControler|phase [15] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|Add0~20_combout )) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|phase [15])))))

	.dataa(\phaseControler|Add0~20_combout ),
	.datab(\reset~combout ),
	.datac(\phaseControler|phase [15]),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [15]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[15] .lut_mask = 16'h88C0;
defparam \phaseControler|phase[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N24
cycloneii_lcell_comb \phaseControler|phase[13] (
// Equation(s):
// \phaseControler|phase [13] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|Add0~16_combout )) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|phase [13])))))

	.dataa(\phaseControler|Add0~16_combout ),
	.datab(\reset~combout ),
	.datac(\phaseControler|phase [13]),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [13]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[13] .lut_mask = 16'h88C0;
defparam \phaseControler|phase[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N16
cycloneii_lcell_comb \phaseControler|phase[9] (
// Equation(s):
// \phaseControler|phase [9] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|Add0~8_combout )) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|phase [9])))))

	.dataa(\phaseControler|Add0~8_combout ),
	.datab(\reset~combout ),
	.datac(\phaseControler|phase [9]),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [9]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[9] .lut_mask = 16'h88C0;
defparam \phaseControler|phase[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N20
cycloneii_lcell_comb \phaseControler|Add0~14 (
// Equation(s):
// \phaseControler|Add0~14_combout  = (\B1|Phasesub~combout  & ((\phaseControler|phase [12] & (!\phaseControler|Add0~13 )) # (!\phaseControler|phase [12] & ((\phaseControler|Add0~13 ) # (GND))))) # (!\B1|Phasesub~combout  & ((\phaseControler|phase [12] & 
// (\phaseControler|Add0~13  & VCC)) # (!\phaseControler|phase [12] & (!\phaseControler|Add0~13 ))))
// \phaseControler|Add0~15  = CARRY((\B1|Phasesub~combout  & ((!\phaseControler|Add0~13 ) # (!\phaseControler|phase [12]))) # (!\B1|Phasesub~combout  & (!\phaseControler|phase [12] & !\phaseControler|Add0~13 )))

	.dataa(\B1|Phasesub~combout ),
	.datab(\phaseControler|phase [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~13 ),
	.combout(\phaseControler|Add0~14_combout ),
	.cout(\phaseControler|Add0~15 ));
// synopsys translate_off
defparam \phaseControler|Add0~14 .lut_mask = 16'h692B;
defparam \phaseControler|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N18
cycloneii_lcell_comb \phaseControler|phase[12] (
// Equation(s):
// \phaseControler|phase [12] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|Add0~14_combout ))) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|phase [12]))))

	.dataa(\reset~combout ),
	.datab(\phaseControler|phase [12]),
	.datac(\phaseControler|Add0~14_combout ),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [12]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[12] .lut_mask = 16'hA088;
defparam \phaseControler|phase[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N24
cycloneii_lcell_comb \phaseControler|Add0~18 (
// Equation(s):
// \phaseControler|Add0~18_combout  = (\B1|Phasesub~combout  & ((\phaseControler|phase [14] & (!\phaseControler|Add0~17 )) # (!\phaseControler|phase [14] & ((\phaseControler|Add0~17 ) # (GND))))) # (!\B1|Phasesub~combout  & ((\phaseControler|phase [14] & 
// (\phaseControler|Add0~17  & VCC)) # (!\phaseControler|phase [14] & (!\phaseControler|Add0~17 ))))
// \phaseControler|Add0~19  = CARRY((\B1|Phasesub~combout  & ((!\phaseControler|Add0~17 ) # (!\phaseControler|phase [14]))) # (!\B1|Phasesub~combout  & (!\phaseControler|phase [14] & !\phaseControler|Add0~17 )))

	.dataa(\B1|Phasesub~combout ),
	.datab(\phaseControler|phase [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~17 ),
	.combout(\phaseControler|Add0~18_combout ),
	.cout(\phaseControler|Add0~19 ));
// synopsys translate_off
defparam \phaseControler|Add0~18 .lut_mask = 16'h692B;
defparam \phaseControler|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N6
cycloneii_lcell_comb \phaseControler|phase[14] (
// Equation(s):
// \phaseControler|phase [14] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|Add0~18_combout )) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|phase [14])))))

	.dataa(\reset~combout ),
	.datab(\phaseControler|Add0~18_combout ),
	.datac(\phaseControler|phase[31]~0clkctrl_outclk ),
	.datad(\phaseControler|phase [14]),
	.cin(gnd),
	.combout(\phaseControler|phase [14]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[14] .lut_mask = 16'h8A80;
defparam \phaseControler|phase[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N28
cycloneii_lcell_comb \phaseControler|Add0~22 (
// Equation(s):
// \phaseControler|Add0~22_combout  = (\B1|Phasesub~combout  & ((\phaseControler|phase [16] & (!\phaseControler|Add0~21 )) # (!\phaseControler|phase [16] & ((\phaseControler|Add0~21 ) # (GND))))) # (!\B1|Phasesub~combout  & ((\phaseControler|phase [16] & 
// (\phaseControler|Add0~21  & VCC)) # (!\phaseControler|phase [16] & (!\phaseControler|Add0~21 ))))
// \phaseControler|Add0~23  = CARRY((\B1|Phasesub~combout  & ((!\phaseControler|Add0~21 ) # (!\phaseControler|phase [16]))) # (!\B1|Phasesub~combout  & (!\phaseControler|phase [16] & !\phaseControler|Add0~21 )))

	.dataa(\B1|Phasesub~combout ),
	.datab(\phaseControler|phase [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~21 ),
	.combout(\phaseControler|Add0~22_combout ),
	.cout(\phaseControler|Add0~23 ));
// synopsys translate_off
defparam \phaseControler|Add0~22 .lut_mask = 16'h692B;
defparam \phaseControler|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N26
cycloneii_lcell_comb \phaseControler|phase[16] (
// Equation(s):
// \phaseControler|phase [16] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|Add0~22_combout )) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|phase [16])))))

	.dataa(\reset~combout ),
	.datab(\phaseControler|Add0~22_combout ),
	.datac(\phaseControler|phase[31]~0clkctrl_outclk ),
	.datad(\phaseControler|phase [16]),
	.cin(gnd),
	.combout(\phaseControler|phase [16]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[16] .lut_mask = 16'h8A80;
defparam \phaseControler|phase[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N30
cycloneii_lcell_comb \phaseControler|Add0~24 (
// Equation(s):
// \phaseControler|Add0~24_combout  = ((\phaseControler|phase [17] $ (\B1|Phasesub~combout  $ (!\phaseControler|Add0~23 )))) # (GND)
// \phaseControler|Add0~25  = CARRY((\phaseControler|phase [17] & ((\B1|Phasesub~combout ) # (!\phaseControler|Add0~23 ))) # (!\phaseControler|phase [17] & (\B1|Phasesub~combout  & !\phaseControler|Add0~23 )))

	.dataa(\phaseControler|phase [17]),
	.datab(\B1|Phasesub~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~23 ),
	.combout(\phaseControler|Add0~24_combout ),
	.cout(\phaseControler|Add0~25 ));
// synopsys translate_off
defparam \phaseControler|Add0~24 .lut_mask = 16'h698E;
defparam \phaseControler|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N0
cycloneii_lcell_comb \phaseControler|Add0~26 (
// Equation(s):
// \phaseControler|Add0~26_combout  = (\phaseControler|phase [18] & ((\B1|Phasesub~combout  & (\phaseControler|Add0~25  & VCC)) # (!\B1|Phasesub~combout  & (!\phaseControler|Add0~25 )))) # (!\phaseControler|phase [18] & ((\B1|Phasesub~combout  & 
// (!\phaseControler|Add0~25 )) # (!\B1|Phasesub~combout  & ((\phaseControler|Add0~25 ) # (GND)))))
// \phaseControler|Add0~27  = CARRY((\phaseControler|phase [18] & (!\B1|Phasesub~combout  & !\phaseControler|Add0~25 )) # (!\phaseControler|phase [18] & ((!\phaseControler|Add0~25 ) # (!\B1|Phasesub~combout ))))

	.dataa(\phaseControler|phase [18]),
	.datab(\B1|Phasesub~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~25 ),
	.combout(\phaseControler|Add0~26_combout ),
	.cout(\phaseControler|Add0~27 ));
// synopsys translate_off
defparam \phaseControler|Add0~26 .lut_mask = 16'h9617;
defparam \phaseControler|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N12
cycloneii_lcell_comb \phaseControler|phase[18] (
// Equation(s):
// \phaseControler|phase [18] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|Add0~26_combout ))) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|phase [18]))))

	.dataa(\phaseControler|phase [18]),
	.datab(\reset~combout ),
	.datac(\phaseControler|Add0~26_combout ),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [18]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[18] .lut_mask = 16'hC088;
defparam \phaseControler|phase[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N4
cycloneii_lcell_comb \phaseControler|phase[17] (
// Equation(s):
// \phaseControler|phase [17] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|Add0~24_combout )) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|phase [17])))))

	.dataa(\reset~combout ),
	.datab(\phaseControler|Add0~24_combout ),
	.datac(\phaseControler|phase [17]),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [17]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[17] .lut_mask = 16'h88A0;
defparam \phaseControler|phase[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y5_N25
cycloneii_lcell_ff \P1|address[12] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[12]~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [12]));

// Location: LCFF_X12_Y5_N21
cycloneii_lcell_ff \P1|address[10] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[10]~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [10]));

// Location: LCFF_X12_Y5_N17
cycloneii_lcell_ff \P1|address[8] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[8]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [8]));

// Location: LCCOMB_X14_Y2_N0
cycloneii_lcell_comb \phaseControler|phase[6] (
// Equation(s):
// \phaseControler|phase [6] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|Add0~2_combout )) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|phase [6])))))

	.dataa(\phaseControler|Add0~2_combout ),
	.datab(\phaseControler|phase [6]),
	.datac(\reset~combout ),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [6]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[6] .lut_mask = 16'hA0C0;
defparam \phaseControler|phase[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y5_N11
cycloneii_lcell_ff \P1|address[5] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[5]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [5]));

// Location: LCCOMB_X13_Y6_N30
cycloneii_lcell_comb \P1|SynthesisedPhase[17]~51 (
// Equation(s):
// \P1|SynthesisedPhase[17]~51_combout  = ((\P1|address [17] $ (\phaseControler|phase [17] $ (!\P1|SynthesisedPhase[16]~50 )))) # (GND)
// \P1|SynthesisedPhase[17]~52  = CARRY((\P1|address [17] & ((\phaseControler|phase [17]) # (!\P1|SynthesisedPhase[16]~50 ))) # (!\P1|address [17] & (\phaseControler|phase [17] & !\P1|SynthesisedPhase[16]~50 )))

	.dataa(\P1|address [17]),
	.datab(\phaseControler|phase [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[16]~50 ),
	.combout(\P1|SynthesisedPhase[17]~51_combout ),
	.cout(\P1|SynthesisedPhase[17]~52 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[17]~51 .lut_mask = 16'h698E;
defparam \P1|SynthesisedPhase[17]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N0
cycloneii_lcell_comb \P1|SynthesisedPhase[18]~53 (
// Equation(s):
// \P1|SynthesisedPhase[18]~53_combout  = (\P1|address [18] & ((\phaseControler|phase [18] & (\P1|SynthesisedPhase[17]~52  & VCC)) # (!\phaseControler|phase [18] & (!\P1|SynthesisedPhase[17]~52 )))) # (!\P1|address [18] & ((\phaseControler|phase [18] & 
// (!\P1|SynthesisedPhase[17]~52 )) # (!\phaseControler|phase [18] & ((\P1|SynthesisedPhase[17]~52 ) # (GND)))))
// \P1|SynthesisedPhase[18]~54  = CARRY((\P1|address [18] & (!\phaseControler|phase [18] & !\P1|SynthesisedPhase[17]~52 )) # (!\P1|address [18] & ((!\P1|SynthesisedPhase[17]~52 ) # (!\phaseControler|phase [18]))))

	.dataa(\P1|address [18]),
	.datab(\phaseControler|phase [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[17]~52 ),
	.combout(\P1|SynthesisedPhase[18]~53_combout ),
	.cout(\P1|SynthesisedPhase[18]~54 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[18]~53 .lut_mask = 16'h9617;
defparam \P1|SynthesisedPhase[18]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N2
cycloneii_lcell_comb \P1|SynthesisedPhase[19]~55 (
// Equation(s):
// \P1|SynthesisedPhase[19]~55_combout  = ((\P1|address [19] $ (\phaseControler|phase [19] $ (!\P1|SynthesisedPhase[18]~54 )))) # (GND)
// \P1|SynthesisedPhase[19]~56  = CARRY((\P1|address [19] & ((\phaseControler|phase [19]) # (!\P1|SynthesisedPhase[18]~54 ))) # (!\P1|address [19] & (\phaseControler|phase [19] & !\P1|SynthesisedPhase[18]~54 )))

	.dataa(\P1|address [19]),
	.datab(\phaseControler|phase [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[18]~54 ),
	.combout(\P1|SynthesisedPhase[19]~55_combout ),
	.cout(\P1|SynthesisedPhase[19]~56 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[19]~55 .lut_mask = 16'h698E;
defparam \P1|SynthesisedPhase[19]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N4
cycloneii_lcell_comb \P1|SynthesisedPhase[20]~57 (
// Equation(s):
// \P1|SynthesisedPhase[20]~57_combout  = (\phaseControler|phase [20] & ((\P1|address [20] & (\P1|SynthesisedPhase[19]~56  & VCC)) # (!\P1|address [20] & (!\P1|SynthesisedPhase[19]~56 )))) # (!\phaseControler|phase [20] & ((\P1|address [20] & 
// (!\P1|SynthesisedPhase[19]~56 )) # (!\P1|address [20] & ((\P1|SynthesisedPhase[19]~56 ) # (GND)))))
// \P1|SynthesisedPhase[20]~58  = CARRY((\phaseControler|phase [20] & (!\P1|address [20] & !\P1|SynthesisedPhase[19]~56 )) # (!\phaseControler|phase [20] & ((!\P1|SynthesisedPhase[19]~56 ) # (!\P1|address [20]))))

	.dataa(\phaseControler|phase [20]),
	.datab(\P1|address [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[19]~56 ),
	.combout(\P1|SynthesisedPhase[20]~57_combout ),
	.cout(\P1|SynthesisedPhase[20]~58 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[20]~57 .lut_mask = 16'h9617;
defparam \P1|SynthesisedPhase[20]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y5_N5
cycloneii_lcell_ff \P1|SynthesisedPhase[20] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[20]~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [20]));

// Location: LCCOMB_X13_Y1_N16
cycloneii_lcell_comb \phaseControler|phase[21] (
// Equation(s):
// \phaseControler|phase [21] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|Add0~32_combout )) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|phase [21])))))

	.dataa(\phaseControler|Add0~32_combout ),
	.datab(\reset~combout ),
	.datac(\phaseControler|phase [21]),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [21]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[21] .lut_mask = 16'h88C0;
defparam \phaseControler|phase[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N6
cycloneii_lcell_comb \P1|SynthesisedPhase[21]~59 (
// Equation(s):
// \P1|SynthesisedPhase[21]~59_combout  = ((\P1|address [21] $ (\phaseControler|phase [21] $ (!\P1|SynthesisedPhase[20]~58 )))) # (GND)
// \P1|SynthesisedPhase[21]~60  = CARRY((\P1|address [21] & ((\phaseControler|phase [21]) # (!\P1|SynthesisedPhase[20]~58 ))) # (!\P1|address [21] & (\phaseControler|phase [21] & !\P1|SynthesisedPhase[20]~58 )))

	.dataa(\P1|address [21]),
	.datab(\phaseControler|phase [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[20]~58 ),
	.combout(\P1|SynthesisedPhase[21]~59_combout ),
	.cout(\P1|SynthesisedPhase[21]~60 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[21]~59 .lut_mask = 16'h698E;
defparam \P1|SynthesisedPhase[21]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y5_N7
cycloneii_lcell_ff \P1|SynthesisedPhase[21] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[21]~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [21]));

// Location: LCCOMB_X8_Y4_N8
cycloneii_lcell_comb \C1|Add0~47 (
// Equation(s):
// \C1|Add0~47_combout  = ((\C1|Add0~1_combout  $ (\C1|Step [20] $ (\C1|Add0~46 )))) # (GND)
// \C1|Add0~48  = CARRY((\C1|Add0~1_combout  & (\C1|Step [20] & !\C1|Add0~46 )) # (!\C1|Add0~1_combout  & ((\C1|Step [20]) # (!\C1|Add0~46 ))))

	.dataa(\C1|Add0~1_combout ),
	.datab(\C1|Step [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~46 ),
	.combout(\C1|Add0~47_combout ),
	.cout(\C1|Add0~48 ));
// synopsys translate_off
defparam \C1|Add0~47 .lut_mask = 16'h964D;
defparam \C1|Add0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N18
cycloneii_lcell_comb \C1|Add0~82 (
// Equation(s):
// \C1|Add0~82_combout  = (!\C1|Step[31]~0_combout  & \C1|Add0~47_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\C1|Step[31]~0_combout ),
	.datad(\C1|Add0~47_combout ),
	.cin(gnd),
	.combout(\C1|Add0~82_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~82 .lut_mask = 16'h0F00;
defparam \C1|Add0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N6
cycloneii_lcell_comb \C1|Step[20] (
// Equation(s):
// \C1|Step [20] = (GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & ((\C1|Add0~82_combout ))) # (!GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & (\C1|Step [20]))

	.dataa(\C1|Step [20]),
	.datab(\C1|Add0~82_combout ),
	.datac(vcc),
	.datad(\C1|Step[31]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\C1|Step [20]),
	.cout());
// synopsys translate_off
defparam \C1|Step[20] .lut_mask = 16'hCCAA;
defparam \C1|Step[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N10
cycloneii_lcell_comb \C1|Add0~49 (
// Equation(s):
// \C1|Add0~49_combout  = (\C1|Add0~1_combout  & ((\C1|Step [21] & (!\C1|Add0~48 )) # (!\C1|Step [21] & ((\C1|Add0~48 ) # (GND))))) # (!\C1|Add0~1_combout  & ((\C1|Step [21] & (\C1|Add0~48  & VCC)) # (!\C1|Step [21] & (!\C1|Add0~48 ))))
// \C1|Add0~50  = CARRY((\C1|Add0~1_combout  & ((!\C1|Add0~48 ) # (!\C1|Step [21]))) # (!\C1|Add0~1_combout  & (!\C1|Step [21] & !\C1|Add0~48 )))

	.dataa(\C1|Add0~1_combout ),
	.datab(\C1|Step [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~48 ),
	.combout(\C1|Add0~49_combout ),
	.cout(\C1|Add0~50 ));
// synopsys translate_off
defparam \C1|Add0~49 .lut_mask = 16'h692B;
defparam \C1|Add0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N4
cycloneii_lcell_comb \C1|Add0~81 (
// Equation(s):
// \C1|Add0~81_combout  = (!\C1|Step[31]~0_combout  & \C1|Add0~49_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\C1|Step[31]~0_combout ),
	.datad(\C1|Add0~49_combout ),
	.cin(gnd),
	.combout(\C1|Add0~81_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~81 .lut_mask = 16'h0F00;
defparam \C1|Add0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N12
cycloneii_lcell_comb \C1|Step[21] (
// Equation(s):
// \C1|Step [21] = (GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & ((\C1|Add0~81_combout ))) # (!GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & (\C1|Step [21]))

	.dataa(\C1|Step [21]),
	.datab(vcc),
	.datac(\C1|Add0~81_combout ),
	.datad(\C1|Step[31]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\C1|Step [21]),
	.cout());
// synopsys translate_off
defparam \C1|Step[21] .lut_mask = 16'hF0AA;
defparam \C1|Step[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N12
cycloneii_lcell_comb \C1|Add0~51 (
// Equation(s):
// \C1|Add0~51_combout  = ((\C1|Add0~1_combout  $ (\C1|Step [22] $ (\C1|Add0~50 )))) # (GND)
// \C1|Add0~52  = CARRY((\C1|Add0~1_combout  & (\C1|Step [22] & !\C1|Add0~50 )) # (!\C1|Add0~1_combout  & ((\C1|Step [22]) # (!\C1|Add0~50 ))))

	.dataa(\C1|Add0~1_combout ),
	.datab(\C1|Step [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~50 ),
	.combout(\C1|Add0~51_combout ),
	.cout(\C1|Add0~52 ));
// synopsys translate_off
defparam \C1|Add0~51 .lut_mask = 16'h964D;
defparam \C1|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N14
cycloneii_lcell_comb \C1|Add0~80 (
// Equation(s):
// \C1|Add0~80_combout  = (!\C1|Step[31]~0_combout  & \C1|Add0~51_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\C1|Step[31]~0_combout ),
	.datad(\C1|Add0~51_combout ),
	.cin(gnd),
	.combout(\C1|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~80 .lut_mask = 16'h0F00;
defparam \C1|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N26
cycloneii_lcell_comb \C1|Step[22] (
// Equation(s):
// \C1|Step [22] = (GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & ((\C1|Add0~80_combout ))) # (!GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & (\C1|Step [22]))

	.dataa(vcc),
	.datab(\C1|Step [22]),
	.datac(\C1|Add0~80_combout ),
	.datad(\C1|Step[31]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\C1|Step [22]),
	.cout());
// synopsys translate_off
defparam \C1|Step[22] .lut_mask = 16'hF0CC;
defparam \C1|Step[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N12
cycloneii_lcell_comb \P1|address[22]~76 (
// Equation(s):
// \P1|address[22]~76_combout  = ((\P1|address [22] $ (\C1|Step [22] $ (!\P1|address[21]~75 )))) # (GND)
// \P1|address[22]~77  = CARRY((\P1|address [22] & ((\C1|Step [22]) # (!\P1|address[21]~75 ))) # (!\P1|address [22] & (\C1|Step [22] & !\P1|address[21]~75 )))

	.dataa(\P1|address [22]),
	.datab(\C1|Step [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[21]~75 ),
	.combout(\P1|address[22]~76_combout ),
	.cout(\P1|address[22]~77 ));
// synopsys translate_off
defparam \P1|address[22]~76 .lut_mask = 16'h698E;
defparam \P1|address[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y4_N13
cycloneii_lcell_ff \P1|address[22] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[22]~76_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [22]));

// Location: LCCOMB_X13_Y5_N8
cycloneii_lcell_comb \P1|SynthesisedPhase[22]~61 (
// Equation(s):
// \P1|SynthesisedPhase[22]~61_combout  = (\phaseControler|phase [22] & ((\P1|address [22] & (\P1|SynthesisedPhase[21]~60  & VCC)) # (!\P1|address [22] & (!\P1|SynthesisedPhase[21]~60 )))) # (!\phaseControler|phase [22] & ((\P1|address [22] & 
// (!\P1|SynthesisedPhase[21]~60 )) # (!\P1|address [22] & ((\P1|SynthesisedPhase[21]~60 ) # (GND)))))
// \P1|SynthesisedPhase[22]~62  = CARRY((\phaseControler|phase [22] & (!\P1|address [22] & !\P1|SynthesisedPhase[21]~60 )) # (!\phaseControler|phase [22] & ((!\P1|SynthesisedPhase[21]~60 ) # (!\P1|address [22]))))

	.dataa(\phaseControler|phase [22]),
	.datab(\P1|address [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[21]~60 ),
	.combout(\P1|SynthesisedPhase[22]~61_combout ),
	.cout(\P1|SynthesisedPhase[22]~62 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[22]~61 .lut_mask = 16'h9617;
defparam \P1|SynthesisedPhase[22]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y5_N9
cycloneii_lcell_ff \P1|SynthesisedPhase[22] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[22]~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [22]));

// Location: LCCOMB_X12_Y4_N14
cycloneii_lcell_comb \P1|address[23]~78 (
// Equation(s):
// \P1|address[23]~78_combout  = (\C1|Step [23] & ((\P1|address [23] & (\P1|address[22]~77  & VCC)) # (!\P1|address [23] & (!\P1|address[22]~77 )))) # (!\C1|Step [23] & ((\P1|address [23] & (!\P1|address[22]~77 )) # (!\P1|address [23] & ((\P1|address[22]~77 
// ) # (GND)))))
// \P1|address[23]~79  = CARRY((\C1|Step [23] & (!\P1|address [23] & !\P1|address[22]~77 )) # (!\C1|Step [23] & ((!\P1|address[22]~77 ) # (!\P1|address [23]))))

	.dataa(\C1|Step [23]),
	.datab(\P1|address [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[22]~77 ),
	.combout(\P1|address[23]~78_combout ),
	.cout(\P1|address[23]~79 ));
// synopsys translate_off
defparam \P1|address[23]~78 .lut_mask = 16'h9617;
defparam \P1|address[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y4_N15
cycloneii_lcell_ff \P1|address[23] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[23]~78_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [23]));

// Location: LCCOMB_X13_Y5_N10
cycloneii_lcell_comb \P1|SynthesisedPhase[23]~63 (
// Equation(s):
// \P1|SynthesisedPhase[23]~63_combout  = ((\phaseControler|phase [23] $ (\P1|address [23] $ (!\P1|SynthesisedPhase[22]~62 )))) # (GND)
// \P1|SynthesisedPhase[23]~64  = CARRY((\phaseControler|phase [23] & ((\P1|address [23]) # (!\P1|SynthesisedPhase[22]~62 ))) # (!\phaseControler|phase [23] & (\P1|address [23] & !\P1|SynthesisedPhase[22]~62 )))

	.dataa(\phaseControler|phase [23]),
	.datab(\P1|address [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[22]~62 ),
	.combout(\P1|SynthesisedPhase[23]~63_combout ),
	.cout(\P1|SynthesisedPhase[23]~64 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[23]~63 .lut_mask = 16'h698E;
defparam \P1|SynthesisedPhase[23]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y5_N11
cycloneii_lcell_ff \P1|SynthesisedPhase[23] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[23]~63_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [23]));

// Location: LCCOMB_X14_Y1_N28
cycloneii_lcell_comb \phaseControler|phase[20] (
// Equation(s):
// \phaseControler|phase [20] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|Add0~30_combout )) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|phase [20])))))

	.dataa(\phaseControler|Add0~30_combout ),
	.datab(\phaseControler|phase [20]),
	.datac(\reset~combout ),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [20]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[20] .lut_mask = 16'hA0C0;
defparam \phaseControler|phase[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N8
cycloneii_lcell_comb \phaseControler|Add0~34 (
// Equation(s):
// \phaseControler|Add0~34_combout  = (\B1|Phasesub~combout  & ((\phaseControler|phase [22] & (!\phaseControler|Add0~33 )) # (!\phaseControler|phase [22] & ((\phaseControler|Add0~33 ) # (GND))))) # (!\B1|Phasesub~combout  & ((\phaseControler|phase [22] & 
// (\phaseControler|Add0~33  & VCC)) # (!\phaseControler|phase [22] & (!\phaseControler|Add0~33 ))))
// \phaseControler|Add0~35  = CARRY((\B1|Phasesub~combout  & ((!\phaseControler|Add0~33 ) # (!\phaseControler|phase [22]))) # (!\B1|Phasesub~combout  & (!\phaseControler|phase [22] & !\phaseControler|Add0~33 )))

	.dataa(\B1|Phasesub~combout ),
	.datab(\phaseControler|phase [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~33 ),
	.combout(\phaseControler|Add0~34_combout ),
	.cout(\phaseControler|Add0~35 ));
// synopsys translate_off
defparam \phaseControler|Add0~34 .lut_mask = 16'h692B;
defparam \phaseControler|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N18
cycloneii_lcell_comb \phaseControler|phase[22] (
// Equation(s):
// \phaseControler|phase [22] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|Add0~34_combout ))) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|phase [22]))))

	.dataa(\phaseControler|phase [22]),
	.datab(\reset~combout ),
	.datac(\phaseControler|Add0~34_combout ),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [22]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[22] .lut_mask = 16'hC088;
defparam \phaseControler|phase[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N12
cycloneii_lcell_comb \phaseControler|Add0~38 (
// Equation(s):
// \phaseControler|Add0~38_combout  = (\B1|Phasesub~combout  & ((\phaseControler|phase [24] & (!\phaseControler|Add0~37 )) # (!\phaseControler|phase [24] & ((\phaseControler|Add0~37 ) # (GND))))) # (!\B1|Phasesub~combout  & ((\phaseControler|phase [24] & 
// (\phaseControler|Add0~37  & VCC)) # (!\phaseControler|phase [24] & (!\phaseControler|Add0~37 ))))
// \phaseControler|Add0~39  = CARRY((\B1|Phasesub~combout  & ((!\phaseControler|Add0~37 ) # (!\phaseControler|phase [24]))) # (!\B1|Phasesub~combout  & (!\phaseControler|phase [24] & !\phaseControler|Add0~37 )))

	.dataa(\B1|Phasesub~combout ),
	.datab(\phaseControler|phase [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~37 ),
	.combout(\phaseControler|Add0~38_combout ),
	.cout(\phaseControler|Add0~39 ));
// synopsys translate_off
defparam \phaseControler|Add0~38 .lut_mask = 16'h692B;
defparam \phaseControler|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N26
cycloneii_lcell_comb \phaseControler|phase[24] (
// Equation(s):
// \phaseControler|phase [24] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|Add0~38_combout ))) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|phase [24]))))

	.dataa(\reset~combout ),
	.datab(\phaseControler|phase [24]),
	.datac(\phaseControler|Add0~38_combout ),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [24]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[24] .lut_mask = 16'hA088;
defparam \phaseControler|phase[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N12
cycloneii_lcell_comb \P1|SynthesisedPhase[24]~65 (
// Equation(s):
// \P1|SynthesisedPhase[24]~65_combout  = (\P1|address [24] & ((\phaseControler|phase [24] & (\P1|SynthesisedPhase[23]~64  & VCC)) # (!\phaseControler|phase [24] & (!\P1|SynthesisedPhase[23]~64 )))) # (!\P1|address [24] & ((\phaseControler|phase [24] & 
// (!\P1|SynthesisedPhase[23]~64 )) # (!\phaseControler|phase [24] & ((\P1|SynthesisedPhase[23]~64 ) # (GND)))))
// \P1|SynthesisedPhase[24]~66  = CARRY((\P1|address [24] & (!\phaseControler|phase [24] & !\P1|SynthesisedPhase[23]~64 )) # (!\P1|address [24] & ((!\P1|SynthesisedPhase[23]~64 ) # (!\phaseControler|phase [24]))))

	.dataa(\P1|address [24]),
	.datab(\phaseControler|phase [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[23]~64 ),
	.combout(\P1|SynthesisedPhase[24]~65_combout ),
	.cout(\P1|SynthesisedPhase[24]~66 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[24]~65 .lut_mask = 16'h9617;
defparam \P1|SynthesisedPhase[24]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y5_N13
cycloneii_lcell_ff \P1|SynthesisedPhase[24] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[24]~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [24]));

// Location: LCCOMB_X8_Y4_N14
cycloneii_lcell_comb \C1|Add0~53 (
// Equation(s):
// \C1|Add0~53_combout  = (\C1|Add0~1_combout  & ((\C1|Step [23] & (!\C1|Add0~52 )) # (!\C1|Step [23] & ((\C1|Add0~52 ) # (GND))))) # (!\C1|Add0~1_combout  & ((\C1|Step [23] & (\C1|Add0~52  & VCC)) # (!\C1|Step [23] & (!\C1|Add0~52 ))))
// \C1|Add0~54  = CARRY((\C1|Add0~1_combout  & ((!\C1|Add0~52 ) # (!\C1|Step [23]))) # (!\C1|Add0~1_combout  & (!\C1|Step [23] & !\C1|Add0~52 )))

	.dataa(\C1|Add0~1_combout ),
	.datab(\C1|Step [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~52 ),
	.combout(\C1|Add0~53_combout ),
	.cout(\C1|Add0~54 ));
// synopsys translate_off
defparam \C1|Add0~53 .lut_mask = 16'h692B;
defparam \C1|Add0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N14
cycloneii_lcell_comb \C1|Add0~79 (
// Equation(s):
// \C1|Add0~79_combout  = (\C1|Add0~53_combout  & !\C1|Step[31]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\C1|Add0~53_combout ),
	.datad(\C1|Step[31]~0_combout ),
	.cin(gnd),
	.combout(\C1|Add0~79_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~79 .lut_mask = 16'h00F0;
defparam \C1|Add0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N18
cycloneii_lcell_comb \C1|Step[23] (
// Equation(s):
// \C1|Step [23] = (GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & ((\C1|Add0~79_combout ))) # (!GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & (\C1|Step [23]))

	.dataa(vcc),
	.datab(\C1|Step [23]),
	.datac(\C1|Add0~79_combout ),
	.datad(\C1|Step[31]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\C1|Step [23]),
	.cout());
// synopsys translate_off
defparam \C1|Step[23] .lut_mask = 16'hF0CC;
defparam \C1|Step[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N16
cycloneii_lcell_comb \C1|Add0~55 (
// Equation(s):
// \C1|Add0~55_combout  = ((\C1|Add0~1_combout  $ (\C1|Step [24] $ (\C1|Add0~54 )))) # (GND)
// \C1|Add0~56  = CARRY((\C1|Add0~1_combout  & (\C1|Step [24] & !\C1|Add0~54 )) # (!\C1|Add0~1_combout  & ((\C1|Step [24]) # (!\C1|Add0~54 ))))

	.dataa(\C1|Add0~1_combout ),
	.datab(\C1|Step [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~54 ),
	.combout(\C1|Add0~55_combout ),
	.cout(\C1|Add0~56 ));
// synopsys translate_off
defparam \C1|Add0~55 .lut_mask = 16'h964D;
defparam \C1|Add0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N16
cycloneii_lcell_comb \C1|Add0~78 (
// Equation(s):
// \C1|Add0~78_combout  = (\C1|Add0~55_combout  & !\C1|Step[31]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\C1|Add0~55_combout ),
	.datad(\C1|Step[31]~0_combout ),
	.cin(gnd),
	.combout(\C1|Add0~78_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~78 .lut_mask = 16'h00F0;
defparam \C1|Add0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N20
cycloneii_lcell_comb \C1|Step[24] (
// Equation(s):
// \C1|Step [24] = (GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & ((\C1|Add0~78_combout ))) # (!GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & (\C1|Step [24]))

	.dataa(\C1|Step [24]),
	.datab(vcc),
	.datac(\C1|Add0~78_combout ),
	.datad(\C1|Step[31]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\C1|Step [24]),
	.cout());
// synopsys translate_off
defparam \C1|Step[24] .lut_mask = 16'hF0AA;
defparam \C1|Step[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N18
cycloneii_lcell_comb \P1|address[25]~82 (
// Equation(s):
// \P1|address[25]~82_combout  = (\C1|Step [25] & ((\P1|address [25] & (\P1|address[24]~81  & VCC)) # (!\P1|address [25] & (!\P1|address[24]~81 )))) # (!\C1|Step [25] & ((\P1|address [25] & (!\P1|address[24]~81 )) # (!\P1|address [25] & ((\P1|address[24]~81 
// ) # (GND)))))
// \P1|address[25]~83  = CARRY((\C1|Step [25] & (!\P1|address [25] & !\P1|address[24]~81 )) # (!\C1|Step [25] & ((!\P1|address[24]~81 ) # (!\P1|address [25]))))

	.dataa(\C1|Step [25]),
	.datab(\P1|address [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[24]~81 ),
	.combout(\P1|address[25]~82_combout ),
	.cout(\P1|address[25]~83 ));
// synopsys translate_off
defparam \P1|address[25]~82 .lut_mask = 16'h9617;
defparam \P1|address[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y4_N19
cycloneii_lcell_ff \P1|address[25] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[25]~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [25]));

// Location: LCCOMB_X13_Y5_N14
cycloneii_lcell_comb \P1|SynthesisedPhase[25]~67 (
// Equation(s):
// \P1|SynthesisedPhase[25]~67_combout  = ((\phaseControler|phase [25] $ (\P1|address [25] $ (!\P1|SynthesisedPhase[24]~66 )))) # (GND)
// \P1|SynthesisedPhase[25]~68  = CARRY((\phaseControler|phase [25] & ((\P1|address [25]) # (!\P1|SynthesisedPhase[24]~66 ))) # (!\phaseControler|phase [25] & (\P1|address [25] & !\P1|SynthesisedPhase[24]~66 )))

	.dataa(\phaseControler|phase [25]),
	.datab(\P1|address [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[24]~66 ),
	.combout(\P1|SynthesisedPhase[25]~67_combout ),
	.cout(\P1|SynthesisedPhase[25]~68 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[25]~67 .lut_mask = 16'h698E;
defparam \P1|SynthesisedPhase[25]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y5_N15
cycloneii_lcell_ff \P1|SynthesisedPhase[25] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[25]~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [25]));

// Location: LCCOMB_X6_Y2_N22
cycloneii_lcell_comb \B1|SwitchNanosub~1 (
// Equation(s):
// \B1|SwitchNanosub~1_combout  = (\FreqPhaseSelect~combout  & (\B1|SwitchNanosub~0_combout  & ((!\UpDownSelect~combout )))) # (!\FreqPhaseSelect~combout  & (((!\B1|WideNor2~0_combout ))))

	.dataa(\B1|SwitchNanosub~0_combout ),
	.datab(\B1|WideNor2~0_combout ),
	.datac(\UpDownSelect~combout ),
	.datad(\FreqPhaseSelect~combout ),
	.cin(gnd),
	.combout(\B1|SwitchNanosub~1_combout ),
	.cout());
// synopsys translate_off
defparam \B1|SwitchNanosub~1 .lut_mask = 16'h0A33;
defparam \B1|SwitchNanosub~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y2_N24
cycloneii_lcell_comb \B1|SwitchNanosub (
// Equation(s):
// \B1|SwitchNanosub~combout  = (\B1|SwitchNanosub~1_combout  & ((\B1|SwitchNanoadd~0_combout ))) # (!\B1|SwitchNanosub~1_combout  & (\B1|SwitchNanosub~combout ))

	.dataa(\B1|SwitchNanosub~combout ),
	.datab(vcc),
	.datac(\B1|SwitchNanoadd~0_combout ),
	.datad(\B1|SwitchNanosub~1_combout ),
	.cin(gnd),
	.combout(\B1|SwitchNanosub~combout ),
	.cout());
// synopsys translate_off
defparam \B1|SwitchNanosub .lut_mask = 16'hF0AA;
defparam \B1|SwitchNanosub .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y2_N30
cycloneii_lcell_comb \C1|Add0~0 (
// Equation(s):
// \C1|Add0~0_combout  = ((\B1|SwitchMicrosub~combout  & ((\B1|Switchsub~combout ) # (!\B1|SwitchMicroadd~combout )))) # (!\B1|SwitchNanoadd~combout )

	.dataa(\B1|SwitchNanoadd~combout ),
	.datab(\B1|Switchsub~combout ),
	.datac(\B1|SwitchMicrosub~combout ),
	.datad(\B1|SwitchMicroadd~combout ),
	.cin(gnd),
	.combout(\C1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~0 .lut_mask = 16'hD5F5;
defparam \C1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y2_N22
cycloneii_lcell_comb \C1|Add0~1 (
// Equation(s):
// \C1|Add0~1_combout  = (\B1|SwitchNanosub~combout  & \C1|Add0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\B1|SwitchNanosub~combout ),
	.datad(\C1|Add0~0_combout ),
	.cin(gnd),
	.combout(\C1|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~1 .lut_mask = 16'hF000;
defparam \C1|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N20
cycloneii_lcell_comb \C1|Add0~59 (
// Equation(s):
// \C1|Add0~59_combout  = ((\C1|Step [26] $ (\C1|Add0~1_combout  $ (\C1|Add0~58 )))) # (GND)
// \C1|Add0~60  = CARRY((\C1|Step [26] & ((!\C1|Add0~58 ) # (!\C1|Add0~1_combout ))) # (!\C1|Step [26] & (!\C1|Add0~1_combout  & !\C1|Add0~58 )))

	.dataa(\C1|Step [26]),
	.datab(\C1|Add0~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~58 ),
	.combout(\C1|Add0~59_combout ),
	.cout(\C1|Add0~60 ));
// synopsys translate_off
defparam \C1|Add0~59 .lut_mask = 16'h962B;
defparam \C1|Add0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N24
cycloneii_lcell_comb \C1|Add0~76 (
// Equation(s):
// \C1|Add0~76_combout  = (!\C1|Step[31]~0_combout  & \C1|Add0~59_combout )

	.dataa(vcc),
	.datab(\C1|Step[31]~0_combout ),
	.datac(vcc),
	.datad(\C1|Add0~59_combout ),
	.cin(gnd),
	.combout(\C1|Add0~76_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~76 .lut_mask = 16'h3300;
defparam \C1|Add0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N4
cycloneii_lcell_comb \C1|Step[26] (
// Equation(s):
// \C1|Step [26] = (GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & ((\C1|Add0~76_combout ))) # (!GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & (\C1|Step [26]))

	.dataa(vcc),
	.datab(\C1|Step [26]),
	.datac(\C1|Add0~76_combout ),
	.datad(\C1|Step[31]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\C1|Step [26]),
	.cout());
// synopsys translate_off
defparam \C1|Step[26] .lut_mask = 16'hF0CC;
defparam \C1|Step[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N20
cycloneii_lcell_comb \P1|address[26]~84 (
// Equation(s):
// \P1|address[26]~84_combout  = ((\P1|address [26] $ (\C1|Step [26] $ (!\P1|address[25]~83 )))) # (GND)
// \P1|address[26]~85  = CARRY((\P1|address [26] & ((\C1|Step [26]) # (!\P1|address[25]~83 ))) # (!\P1|address [26] & (\C1|Step [26] & !\P1|address[25]~83 )))

	.dataa(\P1|address [26]),
	.datab(\C1|Step [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[25]~83 ),
	.combout(\P1|address[26]~84_combout ),
	.cout(\P1|address[26]~85 ));
// synopsys translate_off
defparam \P1|address[26]~84 .lut_mask = 16'h698E;
defparam \P1|address[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y4_N21
cycloneii_lcell_ff \P1|address[26] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[26]~84_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [26]));

// Location: LCCOMB_X13_Y5_N16
cycloneii_lcell_comb \P1|SynthesisedPhase[26]~69 (
// Equation(s):
// \P1|SynthesisedPhase[26]~69_combout  = (\phaseControler|phase [26] & ((\P1|address [26] & (\P1|SynthesisedPhase[25]~68  & VCC)) # (!\P1|address [26] & (!\P1|SynthesisedPhase[25]~68 )))) # (!\phaseControler|phase [26] & ((\P1|address [26] & 
// (!\P1|SynthesisedPhase[25]~68 )) # (!\P1|address [26] & ((\P1|SynthesisedPhase[25]~68 ) # (GND)))))
// \P1|SynthesisedPhase[26]~70  = CARRY((\phaseControler|phase [26] & (!\P1|address [26] & !\P1|SynthesisedPhase[25]~68 )) # (!\phaseControler|phase [26] & ((!\P1|SynthesisedPhase[25]~68 ) # (!\P1|address [26]))))

	.dataa(\phaseControler|phase [26]),
	.datab(\P1|address [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[25]~68 ),
	.combout(\P1|SynthesisedPhase[26]~69_combout ),
	.cout(\P1|SynthesisedPhase[26]~70 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[26]~69 .lut_mask = 16'h9617;
defparam \P1|SynthesisedPhase[26]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y5_N17
cycloneii_lcell_ff \P1|SynthesisedPhase[26] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[26]~69_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [26]));

// Location: LCCOMB_X14_Y1_N16
cycloneii_lcell_comb \phaseControler|Add0~42 (
// Equation(s):
// \phaseControler|Add0~42_combout  = (\B1|Phasesub~combout  & ((\phaseControler|phase [26] & (!\phaseControler|Add0~41 )) # (!\phaseControler|phase [26] & ((\phaseControler|Add0~41 ) # (GND))))) # (!\B1|Phasesub~combout  & ((\phaseControler|phase [26] & 
// (\phaseControler|Add0~41  & VCC)) # (!\phaseControler|phase [26] & (!\phaseControler|Add0~41 ))))
// \phaseControler|Add0~43  = CARRY((\B1|Phasesub~combout  & ((!\phaseControler|Add0~41 ) # (!\phaseControler|phase [26]))) # (!\B1|Phasesub~combout  & (!\phaseControler|phase [26] & !\phaseControler|Add0~41 )))

	.dataa(\B1|Phasesub~combout ),
	.datab(\phaseControler|phase [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~41 ),
	.combout(\phaseControler|Add0~42_combout ),
	.cout(\phaseControler|Add0~43 ));
// synopsys translate_off
defparam \phaseControler|Add0~42 .lut_mask = 16'h692B;
defparam \phaseControler|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N22
cycloneii_lcell_comb \phaseControler|phase[26] (
// Equation(s):
// \phaseControler|phase [26] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|Add0~42_combout ))) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|phase [26]))))

	.dataa(\phaseControler|phase [26]),
	.datab(\reset~combout ),
	.datac(\phaseControler|Add0~42_combout ),
	.datad(\phaseControler|phase[31]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\phaseControler|phase [26]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[26] .lut_mask = 16'hC088;
defparam \phaseControler|phase[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N18
cycloneii_lcell_comb \phaseControler|Add0~44 (
// Equation(s):
// \phaseControler|Add0~44_combout  = ((\phaseControler|phase [27] $ (\B1|Phasesub~combout  $ (\phaseControler|Add0~43 )))) # (GND)
// \phaseControler|Add0~45  = CARRY((\phaseControler|phase [27] & ((!\phaseControler|Add0~43 ) # (!\B1|Phasesub~combout ))) # (!\phaseControler|phase [27] & (!\B1|Phasesub~combout  & !\phaseControler|Add0~43 )))

	.dataa(\phaseControler|phase [27]),
	.datab(\B1|Phasesub~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~43 ),
	.combout(\phaseControler|Add0~44_combout ),
	.cout(\phaseControler|Add0~45 ));
// synopsys translate_off
defparam \phaseControler|Add0~44 .lut_mask = 16'h962B;
defparam \phaseControler|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N8
cycloneii_lcell_comb \phaseControler|phase[27] (
// Equation(s):
// \phaseControler|phase [27] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|Add0~44_combout ))) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|phase [27]))))

	.dataa(\reset~combout ),
	.datab(\phaseControler|phase [27]),
	.datac(\phaseControler|phase[31]~0clkctrl_outclk ),
	.datad(\phaseControler|Add0~44_combout ),
	.cin(gnd),
	.combout(\phaseControler|phase [27]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[27] .lut_mask = 16'hA808;
defparam \phaseControler|phase[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N18
cycloneii_lcell_comb \P1|SynthesisedPhase[27]~71 (
// Equation(s):
// \P1|SynthesisedPhase[27]~71_combout  = ((\P1|address [27] $ (\phaseControler|phase [27] $ (!\P1|SynthesisedPhase[26]~70 )))) # (GND)
// \P1|SynthesisedPhase[27]~72  = CARRY((\P1|address [27] & ((\phaseControler|phase [27]) # (!\P1|SynthesisedPhase[26]~70 ))) # (!\P1|address [27] & (\phaseControler|phase [27] & !\P1|SynthesisedPhase[26]~70 )))

	.dataa(\P1|address [27]),
	.datab(\phaseControler|phase [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[26]~70 ),
	.combout(\P1|SynthesisedPhase[27]~71_combout ),
	.cout(\P1|SynthesisedPhase[27]~72 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[27]~71 .lut_mask = 16'h698E;
defparam \P1|SynthesisedPhase[27]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y5_N19
cycloneii_lcell_ff \P1|SynthesisedPhase[27] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[27]~71_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [27]));

// Location: LCCOMB_X14_Y1_N20
cycloneii_lcell_comb \phaseControler|Add0~46 (
// Equation(s):
// \phaseControler|Add0~46_combout  = (\B1|Phasesub~combout  & ((\phaseControler|phase [28] & (!\phaseControler|Add0~45 )) # (!\phaseControler|phase [28] & ((\phaseControler|Add0~45 ) # (GND))))) # (!\B1|Phasesub~combout  & ((\phaseControler|phase [28] & 
// (\phaseControler|Add0~45  & VCC)) # (!\phaseControler|phase [28] & (!\phaseControler|Add0~45 ))))
// \phaseControler|Add0~47  = CARRY((\B1|Phasesub~combout  & ((!\phaseControler|Add0~45 ) # (!\phaseControler|phase [28]))) # (!\B1|Phasesub~combout  & (!\phaseControler|phase [28] & !\phaseControler|Add0~45 )))

	.dataa(\B1|Phasesub~combout ),
	.datab(\phaseControler|phase [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\phaseControler|Add0~45 ),
	.combout(\phaseControler|Add0~46_combout ),
	.cout(\phaseControler|Add0~47 ));
// synopsys translate_off
defparam \phaseControler|Add0~46 .lut_mask = 16'h692B;
defparam \phaseControler|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N14
cycloneii_lcell_comb \phaseControler|phase[28] (
// Equation(s):
// \phaseControler|phase [28] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|Add0~46_combout ))) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|phase [28]))))

	.dataa(\reset~combout ),
	.datab(\phaseControler|phase [28]),
	.datac(\phaseControler|phase[31]~0clkctrl_outclk ),
	.datad(\phaseControler|Add0~46_combout ),
	.cin(gnd),
	.combout(\phaseControler|phase [28]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[28] .lut_mask = 16'hA808;
defparam \phaseControler|phase[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N20
cycloneii_lcell_comb \P1|SynthesisedPhase[28]~73 (
// Equation(s):
// \P1|SynthesisedPhase[28]~73_combout  = (\P1|address [28] & ((\phaseControler|phase [28] & (\P1|SynthesisedPhase[27]~72  & VCC)) # (!\phaseControler|phase [28] & (!\P1|SynthesisedPhase[27]~72 )))) # (!\P1|address [28] & ((\phaseControler|phase [28] & 
// (!\P1|SynthesisedPhase[27]~72 )) # (!\phaseControler|phase [28] & ((\P1|SynthesisedPhase[27]~72 ) # (GND)))))
// \P1|SynthesisedPhase[28]~74  = CARRY((\P1|address [28] & (!\phaseControler|phase [28] & !\P1|SynthesisedPhase[27]~72 )) # (!\P1|address [28] & ((!\P1|SynthesisedPhase[27]~72 ) # (!\phaseControler|phase [28]))))

	.dataa(\P1|address [28]),
	.datab(\phaseControler|phase [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[27]~72 ),
	.combout(\P1|SynthesisedPhase[28]~73_combout ),
	.cout(\P1|SynthesisedPhase[28]~74 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[28]~73 .lut_mask = 16'h9617;
defparam \P1|SynthesisedPhase[28]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y5_N21
cycloneii_lcell_ff \P1|SynthesisedPhase[28] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[28]~73_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [28]));

// Location: LCCOMB_X13_Y1_N24
cycloneii_lcell_comb \phaseControler|phase[29] (
// Equation(s):
// \phaseControler|phase [29] = (\reset~combout  & ((GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & ((\phaseControler|Add0~48_combout ))) # (!GLOBAL(\phaseControler|phase[31]~0clkctrl_outclk ) & (\phaseControler|phase [29]))))

	.dataa(\phaseControler|phase [29]),
	.datab(\reset~combout ),
	.datac(\phaseControler|phase[31]~0clkctrl_outclk ),
	.datad(\phaseControler|Add0~48_combout ),
	.cin(gnd),
	.combout(\phaseControler|phase [29]),
	.cout());
// synopsys translate_off
defparam \phaseControler|phase[29] .lut_mask = 16'hC808;
defparam \phaseControler|phase[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N22
cycloneii_lcell_comb \P1|SynthesisedPhase[29]~75 (
// Equation(s):
// \P1|SynthesisedPhase[29]~75_combout  = ((\P1|address [29] $ (\phaseControler|phase [29] $ (!\P1|SynthesisedPhase[28]~74 )))) # (GND)
// \P1|SynthesisedPhase[29]~76  = CARRY((\P1|address [29] & ((\phaseControler|phase [29]) # (!\P1|SynthesisedPhase[28]~74 ))) # (!\P1|address [29] & (\phaseControler|phase [29] & !\P1|SynthesisedPhase[28]~74 )))

	.dataa(\P1|address [29]),
	.datab(\phaseControler|phase [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[28]~74 ),
	.combout(\P1|SynthesisedPhase[29]~75_combout ),
	.cout(\P1|SynthesisedPhase[29]~76 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[29]~75 .lut_mask = 16'h698E;
defparam \P1|SynthesisedPhase[29]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y5_N23
cycloneii_lcell_ff \P1|SynthesisedPhase[29] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[29]~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [29]));

// Location: LCCOMB_X8_Y4_N24
cycloneii_lcell_comb \C1|Add0~63 (
// Equation(s):
// \C1|Add0~63_combout  = ((\C1|Step [28] $ (\C1|Add0~1_combout  $ (\C1|Add0~62 )))) # (GND)
// \C1|Add0~64  = CARRY((\C1|Step [28] & ((!\C1|Add0~62 ) # (!\C1|Add0~1_combout ))) # (!\C1|Step [28] & (!\C1|Add0~1_combout  & !\C1|Add0~62 )))

	.dataa(\C1|Step [28]),
	.datab(\C1|Add0~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~62 ),
	.combout(\C1|Add0~63_combout ),
	.cout(\C1|Add0~64 ));
// synopsys translate_off
defparam \C1|Add0~63 .lut_mask = 16'h962B;
defparam \C1|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N28
cycloneii_lcell_comb \C1|Add0~67 (
// Equation(s):
// \C1|Add0~67_combout  = ((\C1|Step [30] $ (\C1|Add0~1_combout  $ (\C1|Add0~66 )))) # (GND)
// \C1|Add0~68  = CARRY((\C1|Step [30] & ((!\C1|Add0~66 ) # (!\C1|Add0~1_combout ))) # (!\C1|Step [30] & (!\C1|Add0~1_combout  & !\C1|Add0~66 )))

	.dataa(\C1|Step [30]),
	.datab(\C1|Add0~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\C1|Add0~66 ),
	.combout(\C1|Add0~67_combout ),
	.cout(\C1|Add0~68 ));
// synopsys translate_off
defparam \C1|Add0~67 .lut_mask = 16'h962B;
defparam \C1|Add0~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N28
cycloneii_lcell_comb \C1|Add0~72 (
// Equation(s):
// \C1|Add0~72_combout  = (!\C1|Step[31]~0_combout  & \C1|Add0~67_combout )

	.dataa(vcc),
	.datab(\C1|Step[31]~0_combout ),
	.datac(vcc),
	.datad(\C1|Add0~67_combout ),
	.cin(gnd),
	.combout(\C1|Add0~72_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~72 .lut_mask = 16'h3300;
defparam \C1|Add0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N12
cycloneii_lcell_comb \C1|Step[30] (
// Equation(s):
// \C1|Step [30] = (GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & ((\C1|Add0~72_combout ))) # (!GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & (\C1|Step [30]))

	.dataa(\C1|Step [30]),
	.datab(vcc),
	.datac(\C1|Step[31]~1clkctrl_outclk ),
	.datad(\C1|Add0~72_combout ),
	.cin(gnd),
	.combout(\C1|Step [30]),
	.cout());
// synopsys translate_off
defparam \C1|Step[30] .lut_mask = 16'hFA0A;
defparam \C1|Step[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N8
cycloneii_lcell_comb \C1|Add0~74 (
// Equation(s):
// \C1|Add0~74_combout  = (!\C1|Step[31]~0_combout  & \C1|Add0~63_combout )

	.dataa(vcc),
	.datab(\C1|Step[31]~0_combout ),
	.datac(vcc),
	.datad(\C1|Add0~63_combout ),
	.cin(gnd),
	.combout(\C1|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~74 .lut_mask = 16'h3300;
defparam \C1|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N0
cycloneii_lcell_comb \C1|Step[28] (
// Equation(s):
// \C1|Step [28] = (GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & ((\C1|Add0~74_combout ))) # (!GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & (\C1|Step [28]))

	.dataa(vcc),
	.datab(\C1|Step [28]),
	.datac(\C1|Add0~74_combout ),
	.datad(\C1|Step[31]~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\C1|Step [28]),
	.cout());
// synopsys translate_off
defparam \C1|Step[28] .lut_mask = 16'hF0CC;
defparam \C1|Step[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N22
cycloneii_lcell_comb \P1|address[27]~86 (
// Equation(s):
// \P1|address[27]~86_combout  = (\C1|Step [27] & ((\P1|address [27] & (\P1|address[26]~85  & VCC)) # (!\P1|address [27] & (!\P1|address[26]~85 )))) # (!\C1|Step [27] & ((\P1|address [27] & (!\P1|address[26]~85 )) # (!\P1|address [27] & ((\P1|address[26]~85 
// ) # (GND)))))
// \P1|address[27]~87  = CARRY((\C1|Step [27] & (!\P1|address [27] & !\P1|address[26]~85 )) # (!\C1|Step [27] & ((!\P1|address[26]~85 ) # (!\P1|address [27]))))

	.dataa(\C1|Step [27]),
	.datab(\P1|address [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[26]~85 ),
	.combout(\P1|address[27]~86_combout ),
	.cout(\P1|address[27]~87 ));
// synopsys translate_off
defparam \P1|address[27]~86 .lut_mask = 16'h9617;
defparam \P1|address[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y4_N23
cycloneii_lcell_ff \P1|address[27] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[27]~86_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [27]));

// Location: LCCOMB_X12_Y4_N26
cycloneii_lcell_comb \P1|address[29]~90 (
// Equation(s):
// \P1|address[29]~90_combout  = (\C1|Step [29] & ((\P1|address [29] & (\P1|address[28]~89  & VCC)) # (!\P1|address [29] & (!\P1|address[28]~89 )))) # (!\C1|Step [29] & ((\P1|address [29] & (!\P1|address[28]~89 )) # (!\P1|address [29] & ((\P1|address[28]~89 
// ) # (GND)))))
// \P1|address[29]~91  = CARRY((\C1|Step [29] & (!\P1|address [29] & !\P1|address[28]~89 )) # (!\C1|Step [29] & ((!\P1|address[28]~89 ) # (!\P1|address [29]))))

	.dataa(\C1|Step [29]),
	.datab(\P1|address [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[28]~89 ),
	.combout(\P1|address[29]~90_combout ),
	.cout(\P1|address[29]~91 ));
// synopsys translate_off
defparam \P1|address[29]~90 .lut_mask = 16'h9617;
defparam \P1|address[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y4_N27
cycloneii_lcell_ff \P1|address[29] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[29]~90_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [29]));

// Location: LCCOMB_X12_Y4_N28
cycloneii_lcell_comb \P1|address[30]~92 (
// Equation(s):
// \P1|address[30]~92_combout  = ((\P1|address [30] $ (\C1|Step [30] $ (!\P1|address[29]~91 )))) # (GND)
// \P1|address[30]~93  = CARRY((\P1|address [30] & ((\C1|Step [30]) # (!\P1|address[29]~91 ))) # (!\P1|address [30] & (\C1|Step [30] & !\P1|address[29]~91 )))

	.dataa(\P1|address [30]),
	.datab(\C1|Step [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|address[29]~91 ),
	.combout(\P1|address[30]~92_combout ),
	.cout(\P1|address[30]~93 ));
// synopsys translate_off
defparam \P1|address[30]~92 .lut_mask = 16'h698E;
defparam \P1|address[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y4_N29
cycloneii_lcell_ff \P1|address[30] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[30]~92_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [30]));

// Location: LCCOMB_X13_Y5_N24
cycloneii_lcell_comb \P1|SynthesisedPhase[30]~77 (
// Equation(s):
// \P1|SynthesisedPhase[30]~77_combout  = (\phaseControler|phase [30] & ((\P1|address [30] & (\P1|SynthesisedPhase[29]~76  & VCC)) # (!\P1|address [30] & (!\P1|SynthesisedPhase[29]~76 )))) # (!\phaseControler|phase [30] & ((\P1|address [30] & 
// (!\P1|SynthesisedPhase[29]~76 )) # (!\P1|address [30] & ((\P1|SynthesisedPhase[29]~76 ) # (GND)))))
// \P1|SynthesisedPhase[30]~78  = CARRY((\phaseControler|phase [30] & (!\P1|address [30] & !\P1|SynthesisedPhase[29]~76 )) # (!\phaseControler|phase [30] & ((!\P1|SynthesisedPhase[29]~76 ) # (!\P1|address [30]))))

	.dataa(\phaseControler|phase [30]),
	.datab(\P1|address [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\P1|SynthesisedPhase[29]~76 ),
	.combout(\P1|SynthesisedPhase[30]~77_combout ),
	.cout(\P1|SynthesisedPhase[30]~78 ));
// synopsys translate_off
defparam \P1|SynthesisedPhase[30]~77 .lut_mask = 16'h9617;
defparam \P1|SynthesisedPhase[30]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y5_N25
cycloneii_lcell_ff \P1|SynthesisedPhase[30] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[30]~77_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [30]));

// Location: LCCOMB_X8_Y4_N30
cycloneii_lcell_comb \C1|Add0~69 (
// Equation(s):
// \C1|Add0~69_combout  = \C1|Add0~1_combout  $ (\C1|Add0~68  $ (!\C1|Step [31]))

	.dataa(vcc),
	.datab(\C1|Add0~1_combout ),
	.datac(vcc),
	.datad(\C1|Step [31]),
	.cin(\C1|Add0~68 ),
	.combout(\C1|Add0~69_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~69 .lut_mask = 16'h3CC3;
defparam \C1|Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N0
cycloneii_lcell_comb \C1|Add0~71 (
// Equation(s):
// \C1|Add0~71_combout  = (!\C1|Step[31]~0_combout  & \C1|Add0~69_combout )

	.dataa(vcc),
	.datab(\C1|Step[31]~0_combout ),
	.datac(\C1|Add0~69_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\C1|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~71 .lut_mask = 16'h3030;
defparam \C1|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N20
cycloneii_lcell_comb \C1|Step[31] (
// Equation(s):
// \C1|Step [31] = (GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & ((\C1|Add0~71_combout ))) # (!GLOBAL(\C1|Step[31]~1clkctrl_outclk ) & (\C1|Step [31]))

	.dataa(\C1|Step [31]),
	.datab(vcc),
	.datac(\C1|Step[31]~1clkctrl_outclk ),
	.datad(\C1|Add0~71_combout ),
	.cin(gnd),
	.combout(\C1|Step [31]),
	.cout());
// synopsys translate_off
defparam \C1|Step[31] .lut_mask = 16'hFA0A;
defparam \C1|Step[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N30
cycloneii_lcell_comb \P1|address[31]~94 (
// Equation(s):
// \P1|address[31]~94_combout  = \C1|Step [31] $ (\P1|address[30]~93  $ (\P1|address [31]))

	.dataa(vcc),
	.datab(\C1|Step [31]),
	.datac(vcc),
	.datad(\P1|address [31]),
	.cin(\P1|address[30]~93 ),
	.combout(\P1|address[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \P1|address[31]~94 .lut_mask = 16'hC33C;
defparam \P1|address[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y4_N31
cycloneii_lcell_ff \P1|address[31] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|address[31]~94_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|address [31]));

// Location: LCCOMB_X13_Y5_N26
cycloneii_lcell_comb \P1|SynthesisedPhase[31]~79 (
// Equation(s):
// \P1|SynthesisedPhase[31]~79_combout  = \phaseControler|phase [31] $ (\P1|SynthesisedPhase[30]~78  $ (!\P1|address [31]))

	.dataa(\phaseControler|phase [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(\P1|address [31]),
	.cin(\P1|SynthesisedPhase[30]~78 ),
	.combout(\P1|SynthesisedPhase[31]~79_combout ),
	.cout());
// synopsys translate_off
defparam \P1|SynthesisedPhase[31]~79 .lut_mask = 16'h5AA5;
defparam \P1|SynthesisedPhase[31]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X13_Y5_N27
cycloneii_lcell_ff \P1|SynthesisedPhase[31] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[31]~79_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [31]));

// Location: M4K_X11_Y5
cycloneii_ram_block \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21],\P1|SynthesisedPhase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\S1|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "SineTable.mif";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated|ALTSYNCRAM";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hE1E1E1F0FC0FF0000000FE0E1C6626492D4AAAD4B64C63C07E038E6CB5695A4CE1FFF86669554B338000E64ACADB9F07C64AAA4C7C7C64AA931FFE66AA9383072554CC00E6B6B38019A52C7879A52CF0792AB300335527CF92AB381CDAD9C0E4AB70032DA61836A91FF12ADC0192B61E325A7019AACE0E6AB3839AADC072AA701CAA9C076AB3839AACE0E6AB301CB498F0DA930076A91FF12AD830CB69801DAA4E0736B67039AA93E7C955B8019AA93C1E694B3C3C694B30039ADACE00665549C18392AACCFFF192AA4C7C7C64AAA4C7C1F3B6A6A4CE000399A5552CCC3FFF0E64B52D5A6CE380FC078C64DA56AAA56924C8CC70E0FE0000001FE07E1F0F0F0F;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h1E1E1E0F03F00FFFFFFF01F1E399D9B6D2B5552B49B39C3F81FC71934A96A5B31E00079996AAB4CC7FFF19B5352460F839B555B383839B556CE00199556C7CF8DAAB33FF19494C7FE65AD387865AD30F86D54CFFCCAAD8306D54C7E325263F1B548FFCD259E7C956E00ED523FE6D49E1CDA58FE65531F1954C7C65523F8D558FE35563F8954C7C65531F1954CFE34B670F256CFF8956E00ED527CF34967FE255B1F8C9498FC6556C1836AA47FE6556C3E196B4C3C396B4CFFC652531FF99AAB63E7C6D5533000E6D55B383839B555B383E0C49595B31FFFC665AAAD333C000F19B4AD2A5931C7F03F8739B25A9555A96DB37338F1F01FFFFFFE01F81E0F0F0F0;
// synopsys translate_on

// Location: M4K_X11_Y2
cycloneii_ram_block \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\T1|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "TriangularTable.mif";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1681:auto_generated|ALTSYNCRAM";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N14
cycloneii_lcell_comb \Control|Mux15~1 (
// Equation(s):
// \Control|Mux15~1_combout  = (\OutMode~combout [0] & ((\OutMode~combout [1] & ((\T1|ROM1|altsyncram_component|auto_generated|q_a [0]))) # (!\OutMode~combout [1] & (\S1|ROM1|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\OutMode~combout [1]),
	.datab(\OutMode~combout [0]),
	.datac(\S1|ROM1|altsyncram_component|auto_generated|q_a [0]),
	.datad(\T1|ROM1|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\Control|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux15~1 .lut_mask = 16'hC840;
defparam \Control|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OutMode[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\OutMode~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OutMode[1]));
// synopsys translate_off
defparam \OutMode[1]~I .input_async_reset = "none";
defparam \OutMode[1]~I .input_power_up = "low";
defparam \OutMode[1]~I .input_register_mode = "none";
defparam \OutMode[1]~I .input_sync_reset = "none";
defparam \OutMode[1]~I .oe_async_reset = "none";
defparam \OutMode[1]~I .oe_power_up = "low";
defparam \OutMode[1]~I .oe_register_mode = "none";
defparam \OutMode[1]~I .oe_sync_reset = "none";
defparam \OutMode[1]~I .operation_mode = "input";
defparam \OutMode[1]~I .output_async_reset = "none";
defparam \OutMode[1]~I .output_power_up = "low";
defparam \OutMode[1]~I .output_register_mode = "none";
defparam \OutMode[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N26
cycloneii_lcell_comb \P2|LessThan0~8 (
// Equation(s):
// \P2|LessThan0~8_combout  = (\P1|SynthesisedPhase [30]) # ((\P1|SynthesisedPhase [29]) # (\P1|SynthesisedPhase [28]))

	.dataa(\P1|SynthesisedPhase [30]),
	.datab(\P1|SynthesisedPhase [29]),
	.datac(\P1|SynthesisedPhase [28]),
	.datad(vcc),
	.cin(gnd),
	.combout(\P2|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \P2|LessThan0~8 .lut_mask = 16'hFEFE;
defparam \P2|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N16
cycloneii_lcell_comb \P2|LessThan0~7 (
// Equation(s):
// \P2|LessThan0~7_combout  = (\P1|SynthesisedPhase [25]) # ((\P1|SynthesisedPhase [24]) # ((\P1|SynthesisedPhase [27]) # (\P1|SynthesisedPhase [26])))

	.dataa(\P1|SynthesisedPhase [25]),
	.datab(\P1|SynthesisedPhase [24]),
	.datac(\P1|SynthesisedPhase [27]),
	.datad(\P1|SynthesisedPhase [26]),
	.cin(gnd),
	.combout(\P2|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \P2|LessThan0~7 .lut_mask = 16'hFFFE;
defparam \P2|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y5_N1
cycloneii_lcell_ff \P1|SynthesisedPhase[18] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[18]~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [18]));

// Location: LCFF_X13_Y6_N31
cycloneii_lcell_ff \P1|SynthesisedPhase[17] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[17]~51_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [17]));

// Location: LCFF_X13_Y5_N3
cycloneii_lcell_ff \P1|SynthesisedPhase[19] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P1|SynthesisedPhase[19]~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P1|SynthesisedPhase [19]));

// Location: LCCOMB_X14_Y4_N24
cycloneii_lcell_comb \P2|LessThan0~5 (
// Equation(s):
// \P2|LessThan0~5_combout  = (\P1|SynthesisedPhase [16]) # ((\P1|SynthesisedPhase [18]) # ((\P1|SynthesisedPhase [17]) # (\P1|SynthesisedPhase [19])))

	.dataa(\P1|SynthesisedPhase [16]),
	.datab(\P1|SynthesisedPhase [18]),
	.datac(\P1|SynthesisedPhase [17]),
	.datad(\P1|SynthesisedPhase [19]),
	.cin(gnd),
	.combout(\P2|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \P2|LessThan0~5 .lut_mask = 16'hFFFE;
defparam \P2|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N0
cycloneii_lcell_comb \P2|LessThan0~9 (
// Equation(s):
// \P2|LessThan0~9_combout  = (\P2|LessThan0~6_combout ) # ((\P2|LessThan0~8_combout ) # ((\P2|LessThan0~7_combout ) # (\P2|LessThan0~5_combout )))

	.dataa(\P2|LessThan0~6_combout ),
	.datab(\P2|LessThan0~8_combout ),
	.datac(\P2|LessThan0~7_combout ),
	.datad(\P2|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\P2|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \P2|LessThan0~9 .lut_mask = 16'hFFFE;
defparam \P2|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N20
cycloneii_lcell_comb \P2|LessThan0~10 (
// Equation(s):
// \P2|LessThan0~10_combout  = ((!\P2|LessThan0~4_combout  & !\P2|LessThan0~9_combout )) # (!\P1|SynthesisedPhase [31])

	.dataa(\P2|LessThan0~4_combout ),
	.datab(\P1|SynthesisedPhase [31]),
	.datac(vcc),
	.datad(\P2|LessThan0~9_combout ),
	.cin(gnd),
	.combout(\P2|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \P2|LessThan0~10 .lut_mask = 16'h3377;
defparam \P2|LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y8_N21
cycloneii_lcell_ff \P2|PWMout[0] (
	.clk(!\clk~clkctrl_outclk ),
	.datain(\P2|LessThan0~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\P2|PWMout [0]));

// Location: LCCOMB_X19_Y5_N12
cycloneii_lcell_comb \Control|Mux15~0 (
// Equation(s):
// \Control|Mux15~0_combout  = (!\OutMode~combout [0] & ((\OutMode~combout [1] & (\P1|PWMout [0])) # (!\OutMode~combout [1] & ((\P2|PWMout [0])))))

	.dataa(\P1|PWMout [0]),
	.datab(\OutMode~combout [0]),
	.datac(\OutMode~combout [1]),
	.datad(\P2|PWMout [0]),
	.cin(gnd),
	.combout(\Control|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux15~0 .lut_mask = 16'h2320;
defparam \Control|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N0
cycloneii_lcell_comb \Control|Mux15~2 (
// Equation(s):
// \Control|Mux15~2_combout  = (\Control|Mux15~1_combout ) # (\Control|Mux15~0_combout )

	.dataa(\Control|Mux15~1_combout ),
	.datab(vcc),
	.datac(\Control|Mux15~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Control|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux15~2 .lut_mask = 16'hFAFA;
defparam \Control|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y1
cycloneii_ram_block \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21],\P1|SynthesisedPhase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\S1|ROM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "SineTable.mif";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated|ALTSYNCRAM";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h54AB54AA555AAAAAAAAAAB54A94B4B6DB66CCCE738707C007E007E1C731B36DA54AAAD4B4D998C3C00001E39D9B6B5556B6CCC707FFC1C66494AAB4B331C0300E3325AAAB4D8C3FFF863652AAD3630FFF8E669555A66380071996AA96CE1FFE3992AAA49C7E7F19B4AA5B31FFF8E6D4B5B63800799A554B33C00799B555B33800399B555B33C00799A554B33C0038DB5A56CE3FFF19B4AA5B31FCFC724AAA9338FFF0E6D2AAD331C0038CC95552CCE3FFE18D96AA94D8C3FFF86365AAAB4998E01807199A5AAA524CC707FFC1C666DAD555ADB3738F0000078633365A56AAA54B6D9B19C70FC00FC007C1C39CE666CDB6DA5A52A55AAAAAAAAAAB554AA55AA55;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hAB54AB55AAA55555555554AB56B4B49249933318C78F83FF81FF81E38CE4C925AB5552B4B26673C3FFFFE1C626494AAA9493338F8003E399B6B554B4CCE3FCFF1CCDA5554B273C00079C9AD552C9CF00071996AAA599C7FF8E669556931E001C66D555B638180E64B55A4CE0007192B4A49C7FF8665AAB4CC3FF8664AAA4CC7FFC664AAA4CC3FF8665AAB4CC3FFC724A5A931C000E64B55A4CE03038DB5556CC7000F192D552CCE3FFC7336AAAD331C001E7269556B273C00079C9A5554B6671FE7F8E665A555ADB338F8003E3999252AAA524C8C70FFFFF879CCC9A5A9555AB49264E638F03FF03FF83E3C631999324925A5AD5AA55555555554AAB55AA55AA;
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N8
cycloneii_lcell_comb \Control|Mux14~0 (
// Equation(s):
// \Control|Mux14~0_combout  = (\OutMode~combout [0] & ((\OutMode~combout [1] & ((\T1|ROM1|altsyncram_component|auto_generated|q_a [1]))) # (!\OutMode~combout [1] & (\S1|ROM1|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\OutMode~combout [1]),
	.datab(\OutMode~combout [0]),
	.datac(\S1|ROM1|altsyncram_component|auto_generated|q_a [1]),
	.datad(\T1|ROM1|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\Control|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux14~0 .lut_mask = 16'hC840;
defparam \Control|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N12
cycloneii_lcell_comb \Control|Mux14~1 (
// Equation(s):
// \Control|Mux14~1_combout  = (\Control|Mux14~0_combout ) # (\Control|Mux15~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Control|Mux14~0_combout ),
	.datad(\Control|Mux15~0_combout ),
	.cin(gnd),
	.combout(\Control|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux14~1 .lut_mask = 16'hFFF0;
defparam \Control|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X23_Y5
cycloneii_ram_block \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\T1|ROM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "TriangularTable.mif";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1681:auto_generated|ALTSYNCRAM";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 11;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 2047;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2048;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 11;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N4
cycloneii_lcell_comb \Control|Mux13~0 (
// Equation(s):
// \Control|Mux13~0_combout  = (\OutMode~combout [0] & ((\OutMode~combout [1] & ((\T1|ROM1|altsyncram_component|auto_generated|q_a [2]))) # (!\OutMode~combout [1] & (\S1|ROM1|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\S1|ROM1|altsyncram_component|auto_generated|q_a [2]),
	.datab(\OutMode~combout [0]),
	.datac(\OutMode~combout [1]),
	.datad(\T1|ROM1|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\Control|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux13~0 .lut_mask = 16'hC808;
defparam \Control|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N6
cycloneii_lcell_comb \Control|Mux13~1 (
// Equation(s):
// \Control|Mux13~1_combout  = (\Control|Mux15~0_combout ) # (\Control|Mux13~0_combout )

	.dataa(vcc),
	.datab(\Control|Mux15~0_combout ),
	.datac(\Control|Mux13~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Control|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux13~1 .lut_mask = 16'hFCFC;
defparam \Control|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N18
cycloneii_lcell_comb \Control|Mux12~0 (
// Equation(s):
// \Control|Mux12~0_combout  = (\OutMode~combout [0] & ((\OutMode~combout [1] & ((\T1|ROM1|altsyncram_component|auto_generated|q_a [3]))) # (!\OutMode~combout [1] & (\S1|ROM1|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\S1|ROM1|altsyncram_component|auto_generated|q_a [3]),
	.datab(\OutMode~combout [0]),
	.datac(\OutMode~combout [1]),
	.datad(\T1|ROM1|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\Control|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux12~0 .lut_mask = 16'hC808;
defparam \Control|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N16
cycloneii_lcell_comb \Control|Mux12~1 (
// Equation(s):
// \Control|Mux12~1_combout  = (\Control|Mux12~0_combout ) # (\Control|Mux15~0_combout )

	.dataa(vcc),
	.datab(\Control|Mux12~0_combout ),
	.datac(vcc),
	.datad(\Control|Mux15~0_combout ),
	.cin(gnd),
	.combout(\Control|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux12~1 .lut_mask = 16'hFFCC;
defparam \Control|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X23_Y4
cycloneii_ram_block \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21],\P1|SynthesisedPhase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\S1|ROM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "SineTable.mif";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated|ALTSYNCRAM";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h54A952A54AB56A956A956AB55AA9552AAD555AAAAAD5555555555556AAAA5552A954A952B5294A52D2D2D25B6D24DB649B366CCC9998CCC6739CE38C38E1E3E1F07C0FF007FFFC0007FFFC01FC0F83E1E3C71C738CE673333664D924DA4B696B5A956AA555555552AB56A529692DB6DB264CCCCCCE739C71C3C3C1F01FE0000000000FF01F0787871C739CE6666664C9B6DB692D294AD5AA955555554AAD52B5AD2DA4B649364CD9999CCE639C71C78F0F83E07F007FFFC0007FFFC01FE07C1F0F8F0E38638E739CC6663332666CD9B24DB6496DB496969694A5295A952A552A9554AAAAD5555555555556AAAAB5556AA9552AB55AAD52AD52AD5AA54A952A55;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hAB56AD5AB54A956A956A954AA556AAD552AAA555552AAAAAAAAAAAA95555AAAD56AB56AD4AD6B5AD2D2D2DA492DB249B64C99333666733398C631C73C71E1C1E0F83F00FF80003FFF80003FE03F07C1E1C38E38C73198CCCC99B26DB25B49694A56A955AAAAAAAAD54A95AD696D24924D9B33333318C638E3C3C3E0FE01FFFFFFFFFF00FE0F87878E38C631999999B36492496D2D6B52A556AAAAAAAB552AD4A52D25B49B6C9B3266663319C638E3870F07C1F80FF80003FFF80003FE01F83E0F070F1C79C718C633999CCCD9993264DB249B6924B6969696B5AD6A56AD5AAD56AAB55552AAAAAAAAAAAA955554AAA9556AAD54AA552AD52AD52A55AB56AD5AA;
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N28
cycloneii_lcell_comb \Control|Mux11~0 (
// Equation(s):
// \Control|Mux11~0_combout  = (\OutMode~combout [0] & ((\OutMode~combout [1] & (\T1|ROM1|altsyncram_component|auto_generated|q_a [4])) # (!\OutMode~combout [1] & ((\S1|ROM1|altsyncram_component|auto_generated|q_a [4])))))

	.dataa(\OutMode~combout [0]),
	.datab(\T1|ROM1|altsyncram_component|auto_generated|q_a [4]),
	.datac(\OutMode~combout [1]),
	.datad(\S1|ROM1|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\Control|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux11~0 .lut_mask = 16'h8A80;
defparam \Control|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N2
cycloneii_lcell_comb \Control|Mux11~1 (
// Equation(s):
// \Control|Mux11~1_combout  = (\Control|Mux15~0_combout ) # (\Control|Mux11~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Control|Mux15~0_combout ),
	.datad(\Control|Mux11~0_combout ),
	.cin(gnd),
	.combout(\Control|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux11~1 .lut_mask = 16'hFFF0;
defparam \Control|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y8
cycloneii_ram_block \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21],\P1|SynthesisedPhase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\S1|ROM1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "SineTable.mif";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated|ALTSYNCRAM";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h3398CE63398CE673198CE6733998CCE66333399999CCCCCCCCCCCCCD9999333664CD9B366C9B26C9B649B6C92492492DB692DA5A4B4A5A52D6B5A95A95AB56AB552AA55552AAAAAAAAAAA95556AAD54AB56A56A5294B5A5A5B496DB6936DB24D93264CC99999999CCC6739CE71CE38E3C78F0F0F0F83E07E03FC01FFE00000000000000FFF007F80FC0F83E1E1E1E3C78E38E71CE739CC66733333332664C993649B6D92DB6D25B4B4B5A5294AD4AD5AA556AAD5552AAAAAAAAAAA95554AA955AAD5AB52B52B5AD694B4A5A4B4B692DB6924924926DB24DB26C9B26CD9B3664CD999333366666666666667333339998CCE6633399CCE63319CCE63398CE63399;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hCC67319CC673198CE673198CC66733199CCCC66666333333333333326666CCC99B3264C99364D93649B64936DB6DB6D2496D25A5B4B5A5AD294A56A56A54A954AAD55AAAAD555555555556AAA9552AB54A95A95AD6B4A5A5A4B692496C924DB26CD9B336666666633398C6318E31C71C3870F0F0F07C1F81FC03FE001FFFFFFFFFFFFFF000FF807F03F07C1E1E1E1C3871C718E318C633998CCCCCCCD99B366C9B64926D2492DA4B4B4A5AD6B52B52A55AA9552AAAD555555555556AAAB556AA552A54AD4AD4A5296B4B5A5B4B496D2496DB6DB6D924DB24D9364D93264C99B32666CCCC99999999999998CCCCC666733199CCC663319CCE63319CC67319CC66;
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N26
cycloneii_lcell_comb \Control|Mux10~0 (
// Equation(s):
// \Control|Mux10~0_combout  = (\OutMode~combout [0] & ((\OutMode~combout [1] & (\T1|ROM1|altsyncram_component|auto_generated|q_a [5])) # (!\OutMode~combout [1] & ((\S1|ROM1|altsyncram_component|auto_generated|q_a [5])))))

	.dataa(\T1|ROM1|altsyncram_component|auto_generated|q_a [5]),
	.datab(\OutMode~combout [0]),
	.datac(\OutMode~combout [1]),
	.datad(\S1|ROM1|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\Control|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux10~0 .lut_mask = 16'h8C80;
defparam \Control|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N24
cycloneii_lcell_comb \Control|Mux10~1 (
// Equation(s):
// \Control|Mux10~1_combout  = (\Control|Mux10~0_combout ) # (\Control|Mux15~0_combout )

	.dataa(vcc),
	.datab(\Control|Mux10~0_combout ),
	.datac(vcc),
	.datad(\Control|Mux15~0_combout ),
	.cin(gnd),
	.combout(\Control|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux10~1 .lut_mask = 16'hFFCC;
defparam \Control|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X23_Y6
cycloneii_ram_block \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\T1|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "TriangularTable.mif";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1681:auto_generated|ALTSYNCRAM";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 11;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 2047;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 2048;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 11;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h9393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939393939390E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4;
// synopsys translate_on

// Location: M4K_X11_Y11
cycloneii_ram_block \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21],\P1|SynthesisedPhase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\S1|ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "SineTable.mif";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated|ALTSYNCRAM";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hA52D6B4A52D6B4A5AD294B5A52D296B4B5A5AD2D2D696969696969692D2DA5A4B696D25B492DB492DB6D24924924924924DB6C936D936C9B64D9326CD93264CD99B3366664CCCCCCCCCCCE666733198CC67398C6318C639C638E71C71C71C38E1C3870F1E1E1E1E0F0783E0F81F03F03F80FF00FF003FF8003FFFE00000000000000000000FFFF8003FF801FE01FE03F81F81F03E0F83C1E0F0F0F0F1E1C3870E3871C71C71CE38C738C6318C6339CC6633199CCCCE666666666664CCCD99B33664C99366C99364DB26D936D926DB6492492492492496DB6925B6925B496D2DA4B4B69692D2D2D2D2D2D2D69696B4B5A5AD29694B5A5296B4A5AD694A5AD694B;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h5AD294B5AD294B5A52D6B4A5AD2D694B4A5A52D2D296969696969696D2D25A5B49692DA4B6D24B6D2492DB6DB6DB6DB6DB24936C926C93649B26CD9326CD9B32664CC9999B3333333333319998CCE673398C6739CE739C639C718E38E38E3C71E3C78F0E1E1E1E1F0F87C1F07E0FC0FC07F00FF00FFC007FFC0001FFFFFFFFFFFFFFFFFFFF00007FFC007FE01FE01FC07E07E0FC1F07C3E1F0F0F0F0E1E3C78F1C78E38E38E31C738C739CE739CC63399CCE663333199999999999B3332664CC99B366C99366C9B24D926C926D9249B6DB6DB6DB6DB692496DA496DA4B692D25B4B49696D2D2D2D2D2D2D2969694B4A5A52D696B4A5AD694B5A5296B5A5296B4;
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N22
cycloneii_lcell_comb \Control|Mux9~0 (
// Equation(s):
// \Control|Mux9~0_combout  = (\OutMode~combout [0] & ((\OutMode~combout [1] & (\T1|ROM1|altsyncram_component|auto_generated|q_a [6])) # (!\OutMode~combout [1] & ((\S1|ROM1|altsyncram_component|auto_generated|q_a [6])))))

	.dataa(\OutMode~combout [1]),
	.datab(\OutMode~combout [0]),
	.datac(\T1|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.datad(\S1|ROM1|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\Control|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux9~0 .lut_mask = 16'hC480;
defparam \Control|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N20
cycloneii_lcell_comb \Control|Mux9~1 (
// Equation(s):
// \Control|Mux9~1_combout  = (\Control|Mux9~0_combout ) # (\Control|Mux15~0_combout )

	.dataa(vcc),
	.datab(\Control|Mux9~0_combout ),
	.datac(vcc),
	.datad(\Control|Mux15~0_combout ),
	.cin(gnd),
	.combout(\Control|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux9~1 .lut_mask = 16'hFFCC;
defparam \Control|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X23_Y11
cycloneii_ram_block \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21],\P1|SynthesisedPhase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\S1|ROM1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "SineTable.mif";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated|ALTSYNCRAM";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hC6318C739CE738C631CE739C631CE738C639CE31CE718E718E718E71CE31C638C718E39C71CE38E31C71C71C71C71C71C71C70E38E1C70E3871E3C70E1C3870E1E3C387878F0F0F0F0F0F078783C1E0F0783E0F83E0F83E07C0F81F81F81FC0FE03F80FE01FE01FF007FC00FFE003FFC000FFFF00003FFFFFC00000000000000000000000000007FFFFF80001FFFE0007FF800FFE007FC01FF00FF00FE03F80FE07F03F03F03E07C0F83E0F83E0F83C1E0F0783C3C1E1E1E1E1E1E3C3C3878F0E1C3870E1C78F1C38E1C70E38E1C71C71C71C71C71C71C718E38E71C738E31C638C718E71CE31CE31CE31CE718E738C639CE718C739CE718C639CE739C6318C7;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h39CE738C6318C739CE318C639CE318C739C631CE318E718E718E718E31CE39C738E71C638E31C71CE38E38E38E38E38E38E38F1C71E38F1C78E1C38F1E3C78F1E1C3C787870F0F0F0F0F0F8787C3E1F0F87C1F07C1F07C1F83F07E07E07E03F01FC07F01FE01FE00FF803FF001FFC003FFF0000FFFFC000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000007FFFE0001FFF8007FF001FF803FE00FF00FF01FC07F01F80FC0FC0FC1F83F07C1F07C1F07C3E1F0F87C3C3E1E1E1E1E1E1C3C3C7870F1E3C78F1E3870E3C71E38F1C71E38E38E38E38E38E38E38E71C718E38C71CE39C738E718E31CE31CE31CE318E718C739C6318E738C6318E739C6318C639CE738;
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N12
cycloneii_lcell_comb \Control|Mux8~0 (
// Equation(s):
// \Control|Mux8~0_combout  = (\OutMode~combout [0] & ((\OutMode~combout [1] & (\T1|ROM1|altsyncram_component|auto_generated|q_a [7])) # (!\OutMode~combout [1] & ((\S1|ROM1|altsyncram_component|auto_generated|q_a [7])))))

	.dataa(\OutMode~combout [0]),
	.datab(\T1|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datac(\OutMode~combout [1]),
	.datad(\S1|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\Control|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux8~0 .lut_mask = 16'h8A80;
defparam \Control|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N26
cycloneii_lcell_comb \Control|Mux8~1 (
// Equation(s):
// \Control|Mux8~1_combout  = (\Control|Mux15~0_combout ) # (\Control|Mux8~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Control|Mux15~0_combout ),
	.datad(\Control|Mux8~0_combout ),
	.cin(gnd),
	.combout(\Control|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux8~1 .lut_mask = 16'hFFF0;
defparam \Control|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y9
cycloneii_ram_block \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21],\P1|SynthesisedPhase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\S1|ROM1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "SineTable.mif";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated|ALTSYNCRAM";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'hF83E0F83E0F83F07C1F07C1F83E0F83F07C1F03E0F81F07E0F81F07E0FC1F83F07E0FC1F81F03F03E07E07E07E07E07E07E07F03F01F80FC07E03F80FE03F80FE03FC07F80FF00FF00FF007F803FE00FF803FF003FF003FF800FFE001FFE000FFFC000FFFE0001FFFF80000FFFFFC000000FFFFFFFFC00000000000000000000000000000000000000007FFFFFFFE0000007FFFFE00003FFFF0000FFFE0007FFE000FFF000FFE003FF801FF801FF803FE00FF803FC01FE01FE01FE03FC07F80FE03F80FE03F80FC07E03F01F81FC0FC0FC0FC0FC0FC0FC0F81F81F03F07E0FC1F83F07E0FC1F03E0FC1F03E0F81F07C1F83E0F83F07C1F07C1F83E0F83E0F83F;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h07C1F07C1F07C0F83E0F83E07C1F07C0F83E0FC1F07E0F81F07E0F81F03E07C0F81F03E07E0FC0FC1F81F81F81F81F81F81F80FC0FE07F03F81FC07F01FC07F01FC03F807F00FF00FF00FF807FC01FF007FC00FFC00FFC007FF001FFE001FFF0003FFF0001FFFE00007FFFF000003FFFFFF000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000001FFFFFF800001FFFFC0000FFFF0001FFF8001FFF000FFF001FFC007FE007FE007FC01FF007FC03FE01FE01FE01FC03F807F01FC07F01FC07F03F81FC0FE07E03F03F03F03F03F03F03F07E07E0FC0F81F03E07C0F81F03E0FC1F03E0FC1F07E0F83E07C1F07C0F83E0F83E07C1F07C1F07C0;
// synopsys translate_on

// Location: M4K_X23_Y7
cycloneii_ram_block \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\T1|ROM1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "TriangularTable.mif";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1681:auto_generated|ALTSYNCRAM";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 11;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 2047;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 2048;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 11;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0156ABFC0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF0055AAFF;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hFEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95400FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500;
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N16
cycloneii_lcell_comb \Control|Mux7~0 (
// Equation(s):
// \Control|Mux7~0_combout  = (\OutMode~combout [0] & ((\OutMode~combout [1] & ((\T1|ROM1|altsyncram_component|auto_generated|q_a [8]))) # (!\OutMode~combout [1] & (\S1|ROM1|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(\OutMode~combout [1]),
	.datab(\S1|ROM1|altsyncram_component|auto_generated|q_a [8]),
	.datac(\OutMode~combout [0]),
	.datad(\T1|ROM1|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\Control|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux7~0 .lut_mask = 16'hE040;
defparam \Control|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N18
cycloneii_lcell_comb \Control|Mux7~1 (
// Equation(s):
// \Control|Mux7~1_combout  = (\Control|Mux7~0_combout ) # (\Control|Mux15~0_combout )

	.dataa(\Control|Mux7~0_combout ),
	.datab(vcc),
	.datac(\Control|Mux15~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Control|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux7~1 .lut_mask = 16'hFAFA;
defparam \Control|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X23_Y8
cycloneii_ram_block \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21],\P1|SynthesisedPhase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\S1|ROM1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "SineTable.mif";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated|ALTSYNCRAM";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'hFFC00FFC00FFC007FE007FE003FF003FF801FFC00FFE007FF001FF800FFE003FF800FFE001FFC003FF8007FF8007FF8007FF8003FFE000FFF8003FFF0003FFF0003FFF8000FFFF0000FFFF80003FFFF00003FFFFC00003FFFFF000001FFFFFF0000000FFFFFFFE000000000FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFE000000000FFFFFFFE0000001FFFFFF000001FFFFF800007FFFF80001FFFF80003FFFE0001FFFE0003FFF8001FFF8001FFF8003FFE000FFF8003FFC003FFC003FFC003FF8007FF000FFE003FF800FFE003FF001FFC00FFE007FF003FF801FF800FFC00FFC007FE007FE007FF;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h003FF003FF003FF801FF801FFC00FFC007FE003FF001FF800FFE007FF001FFC007FF001FFE003FFC007FF8007FF8007FF8007FFC001FFF0007FFC000FFFC000FFFC0007FFF0000FFFF00007FFFC0000FFFFC00003FFFFC00000FFFFFE000000FFFFFFF00000001FFFFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000001FFFFFFFFF00000001FFFFFFE000000FFFFFE000007FFFF800007FFFE00007FFFC0001FFFE0001FFFC0007FFE0007FFE0007FFC001FFF0007FFC003FFC003FFC003FFC007FF800FFF001FFC007FF001FFC00FFE003FF001FF800FFC007FE007FF003FF003FF801FF801FF800;
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N24
cycloneii_lcell_comb \Control|Mux6~0 (
// Equation(s):
// \Control|Mux6~0_combout  = (\OutMode~combout [0] & ((\OutMode~combout [1] & (\T1|ROM1|altsyncram_component|auto_generated|q_a [9])) # (!\OutMode~combout [1] & ((\S1|ROM1|altsyncram_component|auto_generated|q_a [9])))))

	.dataa(\OutMode~combout [0]),
	.datab(\T1|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.datac(\OutMode~combout [1]),
	.datad(\S1|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\Control|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux6~0 .lut_mask = 16'h8A80;
defparam \Control|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N10
cycloneii_lcell_comb \Control|Mux6~1 (
// Equation(s):
// \Control|Mux6~1_combout  = (\Control|Mux6~0_combout ) # (\Control|Mux15~0_combout )

	.dataa(\Control|Mux6~0_combout ),
	.datab(vcc),
	.datac(\Control|Mux15~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Control|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux6~1 .lut_mask = 16'hFAFA;
defparam \Control|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X23_Y9
cycloneii_ram_block \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21],\P1|SynthesisedPhase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\S1|ROM1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .init_file = "SineTable.mif";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated|ALTSYNCRAM";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'hFFFFF00000FFFFF800007FFFFC00003FFFFE00000FFFFF800001FFFFF000003FFFFF000001FFFFFC000007FFFFF8000007FFFFFC000000FFFFFFC0000003FFFFFFC0000000FFFFFFFF000000003FFFFFFFFC0000000003FFFFFFFFFFE0000000000000FFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFE0000000000000FFFFFFFFFFF80000000007FFFFFFFF800000001FFFFFFFE00000007FFFFFF80000007FFFFFE0000007FFFFFC000003FFFFFC000007FFFFF000001FFFFF800001FFFFF000003FFFFE00000FFFFF800007FFFFC00003FFFFE00001FFFFF;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000FFFFF000007FFFF800003FFFFC00001FFFFF000007FFFFE00000FFFFFC00000FFFFFE000003FFFFF8000007FFFFF8000003FFFFFF0000003FFFFFFC0000003FFFFFFF00000000FFFFFFFFC000000003FFFFFFFFFC00000000001FFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFF000000000007FFFFFFFFF8000000007FFFFFFFE00000001FFFFFFF80000007FFFFFF8000001FFFFFF8000003FFFFFC000003FFFFF800000FFFFFE000007FFFFE00000FFFFFC00001FFFFF000007FFFF800003FFFFC00001FFFFE00000;
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N0
cycloneii_lcell_comb \Control|Mux5~0 (
// Equation(s):
// \Control|Mux5~0_combout  = (\OutMode~combout [0] & ((\OutMode~combout [1] & (\T1|ROM1|altsyncram_component|auto_generated|q_a [10])) # (!\OutMode~combout [1] & ((\S1|ROM1|altsyncram_component|auto_generated|q_a [10])))))

	.dataa(\OutMode~combout [0]),
	.datab(\T1|ROM1|altsyncram_component|auto_generated|q_a [10]),
	.datac(\OutMode~combout [1]),
	.datad(\S1|ROM1|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\Control|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux5~0 .lut_mask = 16'h8A80;
defparam \Control|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N22
cycloneii_lcell_comb \Control|Mux5~1 (
// Equation(s):
// \Control|Mux5~1_combout  = (\Control|Mux15~0_combout ) # (\Control|Mux5~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Control|Mux15~0_combout ),
	.datad(\Control|Mux5~0_combout ),
	.cin(gnd),
	.combout(\Control|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux5~1 .lut_mask = 16'hFFF0;
defparam \Control|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y6
cycloneii_ram_block \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21],\P1|SynthesisedPhase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\S1|ROM1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "SineTable.mif";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated|ALTSYNCRAM";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'hFFFFFFFFFF00000000007FFFFFFFFFC0000000000FFFFFFFFFFE00000000003FFFFFFFFFFE000000000007FFFFFFFFFFF8000000000000FFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFFFC0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFE0000000000003FFFFFFFFFFFC00000000000FFFFFFFFFFF80000000000FFFFFFFFFFE00000000007FFFFFFFFFC0000000001FFFFFFFFFF;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h0000000000FFFFFFFFFF80000000003FFFFFFFFFF00000000001FFFFFFFFFFC00000000001FFFFFFFFFFF8000000000007FFFFFFFFFFFF00000000000003FFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFC000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000007FFFFFFFFFFFFFFFFFF80000000000000001FFFFFFFFFFFFFF80000000000001FFFFFFFFFFFFC000000000003FFFFFFFFFFF000000000007FFFFFFFFFF00000000001FFFFFFFFFF80000000003FFFFFFFFFE0000000000;
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N20
cycloneii_lcell_comb \Control|Mux4~0 (
// Equation(s):
// \Control|Mux4~0_combout  = (\OutMode~combout [0] & ((\OutMode~combout [1] & (\T1|ROM1|altsyncram_component|auto_generated|q_a [11])) # (!\OutMode~combout [1] & ((\S1|ROM1|altsyncram_component|auto_generated|q_a [11])))))

	.dataa(\T1|ROM1|altsyncram_component|auto_generated|q_a [11]),
	.datab(\OutMode~combout [0]),
	.datac(\OutMode~combout [1]),
	.datad(\S1|ROM1|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\Control|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux4~0 .lut_mask = 16'h8C80;
defparam \Control|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N16
cycloneii_lcell_comb \Control|Mux4~1 (
// Equation(s):
// \Control|Mux4~1_combout  = (\Control|Mux15~0_combout ) # (\Control|Mux4~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Control|Mux15~0_combout ),
	.datad(\Control|Mux4~0_combout ),
	.cin(gnd),
	.combout(\Control|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux4~1 .lut_mask = 16'hFFF0;
defparam \Control|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y13
cycloneii_ram_block \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\T1|ROM1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .init_file = "TriangularTable.mif";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1681:auto_generated|ALTSYNCRAM";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 11;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 2047;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 2048;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 11;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h0000000000000000000000000000000155555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000155555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000055555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000055555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA95555555555555555555555555555555400000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA95555555555555555555555555555555400000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555500000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555500000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N10
cycloneii_lcell_comb \Control|Mux3~0 (
// Equation(s):
// \Control|Mux3~0_combout  = (\OutMode~combout [0] & ((\OutMode~combout [1] & ((\T1|ROM1|altsyncram_component|auto_generated|q_a [12]))) # (!\OutMode~combout [1] & (\S1|ROM1|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\S1|ROM1|altsyncram_component|auto_generated|q_a [12]),
	.datab(\OutMode~combout [0]),
	.datac(\OutMode~combout [1]),
	.datad(\T1|ROM1|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\Control|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux3~0 .lut_mask = 16'hC808;
defparam \Control|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N16
cycloneii_lcell_comb \Control|Mux3~1 (
// Equation(s):
// \Control|Mux3~1_combout  = (\Control|Mux3~0_combout ) # (\Control|Mux15~0_combout )

	.dataa(\Control|Mux3~0_combout ),
	.datab(vcc),
	.datac(\Control|Mux15~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Control|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux3~1 .lut_mask = 16'hFAFA;
defparam \Control|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N8
cycloneii_lcell_comb \Control|Mux2~0 (
// Equation(s):
// \Control|Mux2~0_combout  = (\OutMode~combout [0] & ((\OutMode~combout [1] & ((\T1|ROM1|altsyncram_component|auto_generated|q_a [13]))) # (!\OutMode~combout [1] & (\S1|ROM1|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(\S1|ROM1|altsyncram_component|auto_generated|q_a [13]),
	.datab(\OutMode~combout [0]),
	.datac(\OutMode~combout [1]),
	.datad(\T1|ROM1|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\Control|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux2~0 .lut_mask = 16'hC808;
defparam \Control|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N20
cycloneii_lcell_comb \Control|Mux2~1 (
// Equation(s):
// \Control|Mux2~1_combout  = (\Control|Mux15~0_combout ) # (\Control|Mux2~0_combout )

	.dataa(vcc),
	.datab(\Control|Mux15~0_combout ),
	.datac(vcc),
	.datad(\Control|Mux2~0_combout ),
	.cin(gnd),
	.combout(\Control|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux2~1 .lut_mask = 16'hFFCC;
defparam \Control|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X23_Y10
cycloneii_ram_block \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\T1|ROM1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .init_file = "TriangularTable.mif";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "TriangularWave:T1|TriangularROM:ROM1|altsyncram:altsyncram_component|altsyncram_1681:auto_generated|ALTSYNCRAM";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 11;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 2047;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 2048;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 11;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000155555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \T1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N30
cycloneii_lcell_comb \Control|Mux1~0 (
// Equation(s):
// \Control|Mux1~0_combout  = (\OutMode~combout [0] & ((\OutMode~combout [1] & ((\T1|ROM1|altsyncram_component|auto_generated|q_a [14]))) # (!\OutMode~combout [1] & (\S1|ROM1|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\S1|ROM1|altsyncram_component|auto_generated|q_a [14]),
	.datab(\OutMode~combout [0]),
	.datac(\OutMode~combout [1]),
	.datad(\T1|ROM1|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\Control|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux1~0 .lut_mask = 16'hC808;
defparam \Control|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N28
cycloneii_lcell_comb \Control|Mux1~1 (
// Equation(s):
// \Control|Mux1~1_combout  = (\Control|Mux1~0_combout ) # (\Control|Mux15~0_combout )

	.dataa(vcc),
	.datab(\Control|Mux1~0_combout ),
	.datac(vcc),
	.datad(\Control|Mux15~0_combout ),
	.cin(gnd),
	.combout(\Control|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux1~1 .lut_mask = 16'hFFCC;
defparam \Control|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X11_Y12
cycloneii_ram_block \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21],\P1|SynthesisedPhase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\S1|ROM1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "SineTable.mif";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated|ALTSYNCRAM";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N30
cycloneii_lcell_comb \Control|Mux0~0 (
// Equation(s):
// \Control|Mux0~0_combout  = (\OutMode~combout [0] & ((\OutMode~combout [1] & ((\T1|ROM1|altsyncram_component|auto_generated|q_a [15]))) # (!\OutMode~combout [1] & (\S1|ROM1|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\OutMode~combout [0]),
	.datab(\S1|ROM1|altsyncram_component|auto_generated|q_a [15]),
	.datac(\OutMode~combout [1]),
	.datad(\T1|ROM1|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\Control|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux0~0 .lut_mask = 16'hA808;
defparam \Control|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N4
cycloneii_lcell_comb \Control|Mux0~1 (
// Equation(s):
// \Control|Mux0~1_combout  = (\Control|Mux15~0_combout ) # (\Control|Mux0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Control|Mux15~0_combout ),
	.datad(\Control|Mux0~0_combout ),
	.cin(gnd),
	.combout(\Control|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control|Mux0~1 .lut_mask = 16'hFFF0;
defparam \Control|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tms~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tms~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tms));
// synopsys translate_off
defparam \altera_reserved_tms~I .input_async_reset = "none";
defparam \altera_reserved_tms~I .input_power_up = "low";
defparam \altera_reserved_tms~I .input_register_mode = "none";
defparam \altera_reserved_tms~I .input_sync_reset = "none";
defparam \altera_reserved_tms~I .oe_async_reset = "none";
defparam \altera_reserved_tms~I .oe_power_up = "low";
defparam \altera_reserved_tms~I .oe_register_mode = "none";
defparam \altera_reserved_tms~I .oe_sync_reset = "none";
defparam \altera_reserved_tms~I .operation_mode = "input";
defparam \altera_reserved_tms~I .output_async_reset = "none";
defparam \altera_reserved_tms~I .output_power_up = "low";
defparam \altera_reserved_tms~I .output_register_mode = "none";
defparam \altera_reserved_tms~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tck~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tck~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tck));
// synopsys translate_off
defparam \altera_reserved_tck~I .input_async_reset = "none";
defparam \altera_reserved_tck~I .input_power_up = "low";
defparam \altera_reserved_tck~I .input_register_mode = "none";
defparam \altera_reserved_tck~I .input_sync_reset = "none";
defparam \altera_reserved_tck~I .oe_async_reset = "none";
defparam \altera_reserved_tck~I .oe_power_up = "low";
defparam \altera_reserved_tck~I .oe_register_mode = "none";
defparam \altera_reserved_tck~I .oe_sync_reset = "none";
defparam \altera_reserved_tck~I .operation_mode = "input";
defparam \altera_reserved_tck~I .output_async_reset = "none";
defparam \altera_reserved_tck~I .output_power_up = "low";
defparam \altera_reserved_tck~I .output_register_mode = "none";
defparam \altera_reserved_tck~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tdi~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tdi~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tdi));
// synopsys translate_off
defparam \altera_reserved_tdi~I .input_async_reset = "none";
defparam \altera_reserved_tdi~I .input_power_up = "low";
defparam \altera_reserved_tdi~I .input_register_mode = "none";
defparam \altera_reserved_tdi~I .input_sync_reset = "none";
defparam \altera_reserved_tdi~I .oe_async_reset = "none";
defparam \altera_reserved_tdi~I .oe_power_up = "low";
defparam \altera_reserved_tdi~I .oe_register_mode = "none";
defparam \altera_reserved_tdi~I .oe_sync_reset = "none";
defparam \altera_reserved_tdi~I .operation_mode = "input";
defparam \altera_reserved_tdi~I .output_async_reset = "none";
defparam \altera_reserved_tdi~I .output_power_up = "low";
defparam \altera_reserved_tdi~I .output_register_mode = "none";
defparam \altera_reserved_tdi~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .lut_mask = 16'hAAA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y11_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]));

// Location: LCCOMB_X13_Y10_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .lut_mask = 16'hFAFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]));

// Location: LCCOMB_X13_Y10_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]));

// Location: LCCOMB_X13_Y10_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hE0E0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]));

// Location: LCCOMB_X13_Y10_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .lut_mask = 16'hF0E0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]));

// Location: LCCOMB_X12_Y11_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .lut_mask = 16'h5050;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y11_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]));

// Location: LCCOMB_X12_Y11_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .lut_mask = 16'hA8A8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y11_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]));

// Location: LCCOMB_X12_Y11_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .lut_mask = 16'hFCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y11_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]));

// Location: LCCOMB_X12_Y11_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .lut_mask = 16'hAA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y11_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]));

// Location: LCCOMB_X12_Y11_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .lut_mask = 16'hFFFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y11_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]));

// Location: LCCOMB_X14_Y11_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4 .lut_mask = 16'hCCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N8
cycloneii_lcell_comb \~QIC_CREATED_GND~Id (
// Equation(s):
// \~QIC_CREATED_GND~Id_1  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~QIC_CREATED_GND~Id_1 ),
	.cout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~Id .lut_mask = 16'h0000;
defparam \~QIC_CREATED_GND~Id .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .lut_mask = 16'hFFFD;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]));

// Location: LCCOMB_X12_Y11_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .lut_mask = 16'hAA00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y11_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ));

// Location: CLKCTRL_G5
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]));

// Location: LCCOMB_X13_Y10_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]));

// Location: CLKCTRL_G4
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]));

// Location: LCCOMB_X13_Y10_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .lut_mask = 16'hFFFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]));

// Location: LCFF_X12_Y10_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]));

// Location: LCFF_X12_Y10_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]));

// Location: LCCOMB_X12_Y10_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]));

// Location: LCFF_X12_Y10_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]));

// Location: LCCOMB_X12_Y10_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]));

// Location: LCFF_X12_Y10_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]));

// Location: LCCOMB_X12_Y10_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]));

// Location: LCCOMB_X12_Y10_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]));

// Location: LCCOMB_X12_Y10_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]));

// Location: LCCOMB_X12_Y10_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]));

// Location: LCCOMB_X12_Y10_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .lut_mask = 16'h0020;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ));

// Location: LCFF_X14_Y11_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout ),
	.sdata(\~QIC_CREATED_GND~Id_1 ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]));

// Location: LCCOMB_X13_Y11_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h0088;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y12_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]));

// Location: LCCOMB_X12_Y12_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y12_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]));

// Location: LCCOMB_X12_Y12_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y12_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]));

// Location: LCCOMB_X12_Y12_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y12_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]));

// Location: LCCOMB_X12_Y12_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .lut_mask = 16'h0020;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y12_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]));

// Location: LCCOMB_X14_Y12_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 .lut_mask = 16'h55AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 .lut_mask = 16'hA505;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 .lut_mask = 16'h3CCF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .lut_mask = 16'h000F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8 .lut_mask = 16'hF888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y12_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]));

// Location: LCFF_X14_Y12_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]));

// Location: LCCOMB_X15_Y12_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .lut_mask = 16'h0033;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7 .lut_mask = 16'hFF40;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y12_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]));

// Location: LCCOMB_X14_Y12_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 .lut_mask = 16'hC303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X14_Y12_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]));

// Location: LCCOMB_X14_Y12_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X14_Y12_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]));

// Location: LCCOMB_X14_Y12_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 .lut_mask = 16'h11DC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .lut_mask = 16'h9595;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y12_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]));

// Location: LCCOMB_X14_Y12_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .lut_mask = 16'h7C44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .lut_mask = 16'h88F8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~16_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~17 .lut_mask = 16'h2E2E;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y12_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]));

// Location: LCCOMB_X14_Y12_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~14_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~15 .lut_mask = 16'h30FA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~17_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~15_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .lut_mask = 16'hE4A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 .lut_mask = 16'h03AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y12_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]));

// Location: LCCOMB_X13_Y12_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .lut_mask = 16'h2000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y10_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ));

// Location: LCCOMB_X13_Y12_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .lut_mask = 16'h3F3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .lut_mask = 16'hF0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y12_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]));

// Location: LCFF_X13_Y12_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~feeder_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]));

// Location: LCFF_X13_Y12_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]));

// Location: LCFF_X13_Y12_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]));

// Location: LCCOMB_X15_Y11_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .lut_mask = 16'h8880;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ));

// Location: LCCOMB_X15_Y11_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ));

// Location: LCCOMB_X15_Y11_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]));

// Location: LCFF_X15_Y11_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ));

// Location: LCCOMB_X15_Y11_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0 .lut_mask = 16'hFA50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]));

// Location: LCCOMB_X13_Y11_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .lut_mask = 16'h3000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 .lut_mask = 16'h7430;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y11_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]));

// Location: LCCOMB_X14_Y11_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1 .lut_mask = 16'hB8B8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 .lut_mask = 16'hA280;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]));

// Location: LCCOMB_X10_Y12_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9 .lut_mask = 16'h55AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~10 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11 .lut_mask = 16'h3C3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20 .lut_mask = 16'hAAEA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y12_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]));

// Location: LCCOMB_X10_Y12_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14 .lut_mask = 16'hA50A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X10_Y12_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]));

// Location: LCCOMB_X10_Y12_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13 .lut_mask = 16'hFF02;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y12_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]));

// Location: LCFF_X10_Y12_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]));

// Location: LCCOMB_X10_Y12_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 .lut_mask = 16'hA000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 .lut_mask = 16'h040C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .lut_mask = 16'h0CCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .lut_mask = 16'hEAC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 .lut_mask = 16'hFAEA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y12_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]));

// Location: LCCOMB_X13_Y11_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .lut_mask = 16'hCCB8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]));

// Location: LCFF_X15_Y11_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ));

// Location: LCCOMB_X15_Y11_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]));

// Location: LCFF_X15_Y11_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout ));

// Location: LCCOMB_X15_Y10_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~2 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~2 .lut_mask = 16'hFFF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .lut_mask = 16'hCAAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .lut_mask = 16'h0444;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .lut_mask = 16'h88D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y10_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ));

// Location: LCCOMB_X15_Y10_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~regout ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 .lut_mask = 16'hFFF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~regout ));

// Location: CLKCTRL_G7
cycloneii_clkctrl \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl .clock_type = "global clock";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X15_Y10_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~regout ));

// Location: LCCOMB_X15_Y10_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 .lut_mask = 16'h3020;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~2_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2 .lut_mask = 16'hB8F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~regout ));

// Location: LCCOMB_X15_Y11_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]));

// Location: LCCOMB_X15_Y11_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]));

// Location: LCFF_X15_Y11_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ));

// Location: LCCOMB_X18_Y11_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~2_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3 .lut_mask = 16'h0010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8 .lut_mask = 16'hFDCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 .lut_mask = 16'hB830;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9 .lut_mask = 16'hF870;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y11_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]));

// Location: LCCOMB_X15_Y11_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y11_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ));

// Location: LCCOMB_X15_Y10_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .lut_mask = 16'h0800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]));

// Location: LCCOMB_X21_Y7_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [46]));

// Location: LCCOMB_X21_Y7_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [46]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [45]));

// Location: LCFF_X21_Y7_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [45]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]));

// Location: LCCOMB_X21_Y7_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [43]));

// Location: LCCOMB_X21_Y7_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [43]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [42]));

// Location: LCCOMB_X22_Y7_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [42]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y7_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]));

// Location: LCCOMB_X22_Y7_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y7_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [40]));

// Location: LCCOMB_X22_Y7_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [40]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y7_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [39]));

// Location: LCCOMB_X22_Y7_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [39]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y7_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]));

// Location: LCCOMB_X22_Y7_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y7_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [37]));

// Location: LCCOMB_X22_Y7_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [37]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y7_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [36]));

// Location: LCCOMB_X22_Y7_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [36]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y7_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]));

// Location: LCCOMB_X19_Y7_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y7_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [34]));

// Location: LCCOMB_X19_Y7_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [34]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y7_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [33]));

// Location: LCCOMB_X19_Y7_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [33]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y7_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]));

// Location: LCCOMB_X19_Y7_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y7_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [31]));

// Location: LCFF_X19_Y7_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [31]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [30]));

// Location: LCFF_X21_Y7_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [30]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]));

// Location: LCCOMB_X21_Y7_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [28]));

// Location: LCFF_X21_Y6_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [28]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [27]));

// Location: LCFF_X21_Y6_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [27]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]));

// Location: LCCOMB_X21_Y6_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [25]));

// Location: LCFF_X21_Y6_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [25]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [24]));

// Location: LCCOMB_X21_Y6_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [24]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]));

// Location: LCCOMB_X21_Y6_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [22]));

// Location: LCCOMB_X21_Y6_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [22]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [21]));

// Location: LCCOMB_X20_Y6_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [21]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y6_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]));

// Location: LCFF_X20_Y6_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [19]));

// Location: LCCOMB_X20_Y6_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [19]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y6_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [18]));

// Location: LCFF_X20_Y6_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [18]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]));

// Location: LCCOMB_X20_Y6_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y6_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [16]));

// Location: LCFF_X20_Y6_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [16]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [15]));

// Location: LCFF_X20_Y7_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [15]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]));

// Location: LCCOMB_X20_Y7_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y7_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]));

// Location: LCCOMB_X20_Y7_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y7_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]));

// Location: LCCOMB_X20_Y7_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y7_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]));

// Location: LCCOMB_X20_Y7_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y7_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]));

// Location: LCCOMB_X20_Y7_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y7_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]));

// Location: LCFF_X21_Y8_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]));

// Location: LCFF_X21_Y8_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]));

// Location: LCCOMB_X21_Y8_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]));

// Location: LCCOMB_X21_Y8_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]));

// Location: LCCOMB_X21_Y8_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]));

// Location: LCCOMB_X21_Y8_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]));

// Location: LCCOMB_X20_Y8_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]));

// Location: LCCOMB_X20_Y8_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]));

// Location: LCCOMB_X20_Y8_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]));

// Location: LCCOMB_X19_Y12_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]));

// Location: LCCOMB_X19_Y12_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]));

// Location: LCCOMB_X19_Y12_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]));

// Location: LCCOMB_X19_Y12_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]));

// Location: LCCOMB_X19_Y12_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]));

// Location: LCCOMB_X19_Y12_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y12_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]));

// Location: LCCOMB_X19_Y9_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]));

// Location: LCFF_X19_Y9_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]));

// Location: LCCOMB_X19_Y9_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]));

// Location: LCFF_X19_Y9_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]));

// Location: LCFF_X19_Y9_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]));

// Location: LCFF_X19_Y9_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]));

// Location: LCCOMB_X19_Y9_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]));

// Location: LCCOMB_X19_Y9_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]));

// Location: LCCOMB_X19_Y9_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]));

// Location: LCCOMB_X19_Y9_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]));

// Location: LCFF_X19_Y9_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]));

// Location: LCCOMB_X19_Y9_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]));

// Location: LCCOMB_X18_Y9_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]));

// Location: LCCOMB_X18_Y9_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]));

// Location: LCFF_X18_Y9_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]));

// Location: LCCOMB_X10_Y11_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10 .lut_mask = 16'h2A00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~11 .lut_mask = 16'h6C5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y11_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]));

// Location: LCCOMB_X10_Y11_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1 .lut_mask = 16'h7F80;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~8_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~13 .lut_mask = 16'h0888;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y11_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]));

// Location: LCCOMB_X10_Y11_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~8 .lut_mask = 16'hFEFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~12 .lut_mask = 16'h0700;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y11_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]));

// Location: LCCOMB_X10_Y11_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .lut_mask = 16'h8292;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .lut_mask = 16'hAAAB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 .lut_mask = 16'h2230;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N22
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~9 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~9 .lut_mask = 16'h3FC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y11_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [3]));

// Location: LCCOMB_X10_Y11_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~8_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9 .lut_mask = 16'h0220;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y11_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]));

// Location: LCCOMB_X10_Y11_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .lut_mask = 16'h4450;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y11_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [2]));

// Location: LCCOMB_X10_Y11_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5 .lut_mask = 16'h5044;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y11_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [1]));

// Location: LCCOMB_X10_Y11_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3 .lut_mask = 16'h0C0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y11_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [0]));

// Location: LCCOMB_X18_Y10_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0 .lut_mask = 16'h0C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~8 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7 .lut_mask = 16'h9988;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .lut_mask = 16'hFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y10_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [0]));

// Location: LCCOMB_X17_Y10_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y10_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [1]));

// Location: LCFF_X17_Y10_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [2]));

// Location: LCFF_X17_Y10_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]));

// Location: LCFF_X20_Y8_N5
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\S1|ROM1|altsyncram_component|auto_generated|q_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [0]));

// Location: LCCOMB_X20_Y8_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N6
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout ));

// Location: LCCOMB_X20_Y8_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y8_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout ));

// Location: M4K_X11_Y10
cycloneii_ram_block \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21],\P1|SynthesisedPhase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\S1|ROM1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "SineTable.mif";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated|ALTSYNCRAM";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCFF_X20_Y7_N11
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\S1|ROM1|altsyncram_component|auto_generated|q_a [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [4]));

// Location: LCCOMB_X20_Y7_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 .lut_mask = 16'hAFB1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y7_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~regout ));

// Location: LCCOMB_X20_Y7_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y7_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~regout ));

// Location: M4K_X11_Y4
cycloneii_ram_block \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21],\P1|SynthesisedPhase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\S1|ROM1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .init_file = "SineTable.mif";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated|ALTSYNCRAM";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFFFFFFFC00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000007FFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFF;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h000000000000000000007FFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF8000000000000000000001FFFFFFFFFFFFFFFFFFFFC00000000000000000000;
// synopsys translate_on

// Location: LCFF_X20_Y7_N25
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\S1|ROM1|altsyncram_component|auto_generated|q_a [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [3]));

// Location: LCCOMB_X20_Y7_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y7_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~regout ));

// Location: LCCOMB_X20_Y7_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y7_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~regout ));

// Location: LCFF_X21_Y8_N19
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\S1|ROM1|altsyncram_component|auto_generated|q_a [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [1]));

// Location: LCCOMB_X21_Y8_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~regout ));

// Location: LCCOMB_X21_Y8_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.datab(\auto_signaltap_0|acq_trigger_in_reg [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 .lut_mask = 16'h7D00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y8_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~regout ));

// Location: LCCOMB_X20_Y7_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N17
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\S1|ROM1|altsyncram_component|auto_generated|q_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [7]));

// Location: LCCOMB_X21_Y6_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [21]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [22]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N7
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~regout ));

// Location: LCCOMB_X21_Y6_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 .lut_mask = 16'h4CC4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~regout ));

// Location: M4K_X23_Y3
cycloneii_ram_block \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21],\P1|SynthesisedPhase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\S1|ROM1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .init_file = "SineTable.mif";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated|ALTSYNCRAM";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCFF_X20_Y6_N19
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\S1|ROM1|altsyncram_component|auto_generated|q_a [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [5]));

// Location: LCCOMB_X20_Y6_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y6_N11
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~regout ));

// Location: LCCOMB_X20_Y6_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~regout ),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 .lut_mask = 16'h2AA2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y6_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~regout ));

// Location: M4K_X23_Y2
cycloneii_ram_block \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\P1|SynthesisedPhase [31],\P1|SynthesisedPhase [30],\P1|SynthesisedPhase [29],\P1|SynthesisedPhase [28],\P1|SynthesisedPhase [27],\P1|SynthesisedPhase [26],\P1|SynthesisedPhase [25],\P1|SynthesisedPhase [24],\P1|SynthesisedPhase [23],\P1|SynthesisedPhase [22],\P1|SynthesisedPhase [21],\P1|SynthesisedPhase [20]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\S1|ROM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "SineTable.mif";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "SinWave:S1|SinROM:ROM1|altsyncram:altsyncram_component|altsyncram_th71:auto_generated|ALTSYNCRAM";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h993266CC9993333333333398CE738C71C78F0F07C07F80007E0001FC0F070E39CC6664D924B4A56AAAAAAB5292DB2666738F0F807FFC03E1C739992696B556554A5B6CCCC71F03FFF81F1CE6649295AAAD4B4D999C783FFFF078E664DA54AAB52DB3338E07FFF078C66C96B5552B49939C7C0000786332696AAAAD2D999C3C0000787333696AAAAD2C998C3C00007C739325A9555AD26CC63C1FFFC0E3999B695AAA54B64CCE3C1FFFF83C733365A56AAB52924CCE71F03FFF81F1C6666DB4A554D55AD2C93339C70F807FFC03E1E39CCCC9B69295AAAAAAAD4A5A49364CCC6738E1C1E07F0000FC0003FC07C1E1E3C71C639CE6339999999999933266CC9933;
defparam \S1|ROM1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h66CD9933666CCCCCCCCCCC67318C738E3870F0F83F807FFF81FFFE03F0F8F1C633999B26DB4B5A95555554AD6D24D9998C70F07F8003FC1E38C666D9694AA9AAB5A4933338E0FC0007E0E3199B6D6A5552B4B2666387C0000F87199B25AB554AD24CCC71F8000F873993694AAAD4B66C6383FFFF879CCD96955552D26663C3FFFF878CCC96955552D36673C3FFFF838C6CDA56AAA52D9339C3E0003F1C666496A555AB49B331C3E00007C38CCC9A5A9554AD6DB3318E0FC0007E0E3999924B5AAB2AA52D36CCC638F07F8003FC1E1C633336496D6A55555552B5A5B6C9B33398C71E3E1F80FFFF03FFFC03F83E1E1C38E39C6319CC66666666666CCD993366CC;
// synopsys translate_on

// Location: LCFF_X21_Y6_N11
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\S1|ROM1|altsyncram_component|auto_generated|q_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [8]));

// Location: LCFF_X21_Y6_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~regout ));

// Location: LCCOMB_X21_Y6_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1 .lut_mask = 16'h2AA2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y6_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~regout ));

// Location: LCCOMB_X20_Y6_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N1
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\S1|ROM1|altsyncram_component|auto_generated|q_a [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [14]));

// Location: LCCOMB_X21_Y7_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [43]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [14]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [42]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 .lut_mask = 16'hCFD1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~regout ));

// Location: LCCOMB_X21_Y7_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [14]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 .lut_mask = 16'h4CC4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~regout ));

// Location: LCFF_X21_Y7_N3
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\S1|ROM1|altsyncram_component|auto_generated|q_a [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [15]));

// Location: LCCOMB_X21_Y7_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [45]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [15]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [46]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 .lut_mask = 16'hFA1B;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~regout ));

// Location: LCCOMB_X21_Y7_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~regout ),
	.datad(\auto_signaltap_0|acq_trigger_in_reg [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 .lut_mask = 16'h4CC4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N5
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~regout ));

// Location: LCFF_X22_Y7_N21
cycloneii_lcell_ff \auto_signaltap_0|acq_trigger_in_reg[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\S1|ROM1|altsyncram_component|auto_generated|q_a [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|acq_trigger_in_reg [13]));

// Location: LCCOMB_X22_Y7_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [40]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [39]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [13]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y7_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|acq_trigger_in_reg [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~regout ));

// Location: LCCOMB_X22_Y7_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [13]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y7_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~regout ));

// Location: LCCOMB_X21_Y7_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5 .lut_mask = 16'hDC50;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y9_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ));

// Location: LCCOMB_X20_Y10_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .lut_mask = 16'hFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y10_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ));

// Location: LCCOMB_X19_Y9_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .lut_mask = 16'h00CF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y10_N13
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout ));

// Location: LCCOMB_X17_Y10_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 .lut_mask = 16'hC000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N15
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]));

// Location: LCFF_X18_Y9_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]));

// Location: LCCOMB_X17_Y9_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 .lut_mask = 16'hA002;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y9_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]));

// Location: LCCOMB_X17_Y9_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~1 .lut_mask = 16'hA0F2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y9_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~1_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]));

// Location: LCCOMB_X18_Y10_N10
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N2
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 .lut_mask = 16'hA002;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y9_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]));

// Location: LCCOMB_X18_Y9_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 .lut_mask = 16'h1248;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N26
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 .lut_mask = 16'hA002;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y9_N27
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]));

// Location: LCCOMB_X18_Y9_N16
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~8 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~10 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11 (
	.dataa(vcc),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~10 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~12 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11 .lut_mask = 16'h3C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~12 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~14 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13 .lut_mask = 16'hA55F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y9_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]));

// Location: LCFF_X18_Y9_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]));

// Location: LCCOMB_X18_Y9_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 .lut_mask = 16'h1248;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y9_N17
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]));

// Location: LCFF_X18_Y9_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]));

// Location: LCCOMB_X18_Y9_N12
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 .lut_mask = 16'h1428;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 .lut_mask = 16'hA002;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y9_N21
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]));

// Location: LCCOMB_X17_Y9_N24
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .lut_mask = 16'hA002;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y9_N25
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]));

// Location: LCCOMB_X18_Y10_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~0 .lut_mask = 16'h5F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N4
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 .lut_mask = 16'h0A02;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datab(vcc),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .lut_mask = 16'hFAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y10_N31
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ));

// Location: LCCOMB_X17_Y10_N20
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .lut_mask = 16'h0088;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N23
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]));

// Location: LCCOMB_X19_Y10_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 .lut_mask = 16'hBF80;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N9
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]));

// Location: LCCOMB_X20_Y10_N14
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 .lut_mask = 16'h0A02;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N3
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]));

// Location: LCCOMB_X19_Y10_N28
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 .lut_mask = 16'hF780;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N29
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]));

// Location: LCCOMB_X19_Y10_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 .lut_mask = 16'hEA2A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N19
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]));

// Location: LCCOMB_X19_Y10_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 .lut_mask = 16'hEA2A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y10_N1
cycloneii_lcell_ff \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]));

// Location: LCCOMB_X18_Y11_N0
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0 .lut_mask = 16'hEA40;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N18
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1 .lut_mask = 16'h0B08;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N8
cycloneii_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4 .lut_mask = 16'hFFE4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .lut_mask = 16'h12DE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datac(vcc),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .lut_mask = 16'hEE22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .lut_mask = 16'hBFAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .lut_mask = 16'h0755;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .lut_mask = 16'hFCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y11_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ));

// Location: LCCOMB_X13_Y11_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SignalOut[0]~I (
	.datain(\Control|Mux15~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SignalOut[0]));
// synopsys translate_off
defparam \SignalOut[0]~I .input_async_reset = "none";
defparam \SignalOut[0]~I .input_power_up = "low";
defparam \SignalOut[0]~I .input_register_mode = "none";
defparam \SignalOut[0]~I .input_sync_reset = "none";
defparam \SignalOut[0]~I .oe_async_reset = "none";
defparam \SignalOut[0]~I .oe_power_up = "low";
defparam \SignalOut[0]~I .oe_register_mode = "none";
defparam \SignalOut[0]~I .oe_sync_reset = "none";
defparam \SignalOut[0]~I .operation_mode = "output";
defparam \SignalOut[0]~I .output_async_reset = "none";
defparam \SignalOut[0]~I .output_power_up = "low";
defparam \SignalOut[0]~I .output_register_mode = "none";
defparam \SignalOut[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SignalOut[1]~I (
	.datain(\Control|Mux14~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SignalOut[1]));
// synopsys translate_off
defparam \SignalOut[1]~I .input_async_reset = "none";
defparam \SignalOut[1]~I .input_power_up = "low";
defparam \SignalOut[1]~I .input_register_mode = "none";
defparam \SignalOut[1]~I .input_sync_reset = "none";
defparam \SignalOut[1]~I .oe_async_reset = "none";
defparam \SignalOut[1]~I .oe_power_up = "low";
defparam \SignalOut[1]~I .oe_register_mode = "none";
defparam \SignalOut[1]~I .oe_sync_reset = "none";
defparam \SignalOut[1]~I .operation_mode = "output";
defparam \SignalOut[1]~I .output_async_reset = "none";
defparam \SignalOut[1]~I .output_power_up = "low";
defparam \SignalOut[1]~I .output_register_mode = "none";
defparam \SignalOut[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SignalOut[2]~I (
	.datain(\Control|Mux13~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SignalOut[2]));
// synopsys translate_off
defparam \SignalOut[2]~I .input_async_reset = "none";
defparam \SignalOut[2]~I .input_power_up = "low";
defparam \SignalOut[2]~I .input_register_mode = "none";
defparam \SignalOut[2]~I .input_sync_reset = "none";
defparam \SignalOut[2]~I .oe_async_reset = "none";
defparam \SignalOut[2]~I .oe_power_up = "low";
defparam \SignalOut[2]~I .oe_register_mode = "none";
defparam \SignalOut[2]~I .oe_sync_reset = "none";
defparam \SignalOut[2]~I .operation_mode = "output";
defparam \SignalOut[2]~I .output_async_reset = "none";
defparam \SignalOut[2]~I .output_power_up = "low";
defparam \SignalOut[2]~I .output_register_mode = "none";
defparam \SignalOut[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SignalOut[3]~I (
	.datain(\Control|Mux12~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SignalOut[3]));
// synopsys translate_off
defparam \SignalOut[3]~I .input_async_reset = "none";
defparam \SignalOut[3]~I .input_power_up = "low";
defparam \SignalOut[3]~I .input_register_mode = "none";
defparam \SignalOut[3]~I .input_sync_reset = "none";
defparam \SignalOut[3]~I .oe_async_reset = "none";
defparam \SignalOut[3]~I .oe_power_up = "low";
defparam \SignalOut[3]~I .oe_register_mode = "none";
defparam \SignalOut[3]~I .oe_sync_reset = "none";
defparam \SignalOut[3]~I .operation_mode = "output";
defparam \SignalOut[3]~I .output_async_reset = "none";
defparam \SignalOut[3]~I .output_power_up = "low";
defparam \SignalOut[3]~I .output_register_mode = "none";
defparam \SignalOut[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SignalOut[4]~I (
	.datain(\Control|Mux11~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SignalOut[4]));
// synopsys translate_off
defparam \SignalOut[4]~I .input_async_reset = "none";
defparam \SignalOut[4]~I .input_power_up = "low";
defparam \SignalOut[4]~I .input_register_mode = "none";
defparam \SignalOut[4]~I .input_sync_reset = "none";
defparam \SignalOut[4]~I .oe_async_reset = "none";
defparam \SignalOut[4]~I .oe_power_up = "low";
defparam \SignalOut[4]~I .oe_register_mode = "none";
defparam \SignalOut[4]~I .oe_sync_reset = "none";
defparam \SignalOut[4]~I .operation_mode = "output";
defparam \SignalOut[4]~I .output_async_reset = "none";
defparam \SignalOut[4]~I .output_power_up = "low";
defparam \SignalOut[4]~I .output_register_mode = "none";
defparam \SignalOut[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SignalOut[5]~I (
	.datain(\Control|Mux10~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SignalOut[5]));
// synopsys translate_off
defparam \SignalOut[5]~I .input_async_reset = "none";
defparam \SignalOut[5]~I .input_power_up = "low";
defparam \SignalOut[5]~I .input_register_mode = "none";
defparam \SignalOut[5]~I .input_sync_reset = "none";
defparam \SignalOut[5]~I .oe_async_reset = "none";
defparam \SignalOut[5]~I .oe_power_up = "low";
defparam \SignalOut[5]~I .oe_register_mode = "none";
defparam \SignalOut[5]~I .oe_sync_reset = "none";
defparam \SignalOut[5]~I .operation_mode = "output";
defparam \SignalOut[5]~I .output_async_reset = "none";
defparam \SignalOut[5]~I .output_power_up = "low";
defparam \SignalOut[5]~I .output_register_mode = "none";
defparam \SignalOut[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SignalOut[6]~I (
	.datain(\Control|Mux9~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SignalOut[6]));
// synopsys translate_off
defparam \SignalOut[6]~I .input_async_reset = "none";
defparam \SignalOut[6]~I .input_power_up = "low";
defparam \SignalOut[6]~I .input_register_mode = "none";
defparam \SignalOut[6]~I .input_sync_reset = "none";
defparam \SignalOut[6]~I .oe_async_reset = "none";
defparam \SignalOut[6]~I .oe_power_up = "low";
defparam \SignalOut[6]~I .oe_register_mode = "none";
defparam \SignalOut[6]~I .oe_sync_reset = "none";
defparam \SignalOut[6]~I .operation_mode = "output";
defparam \SignalOut[6]~I .output_async_reset = "none";
defparam \SignalOut[6]~I .output_power_up = "low";
defparam \SignalOut[6]~I .output_register_mode = "none";
defparam \SignalOut[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_116,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SignalOut[7]~I (
	.datain(\Control|Mux8~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SignalOut[7]));
// synopsys translate_off
defparam \SignalOut[7]~I .input_async_reset = "none";
defparam \SignalOut[7]~I .input_power_up = "low";
defparam \SignalOut[7]~I .input_register_mode = "none";
defparam \SignalOut[7]~I .input_sync_reset = "none";
defparam \SignalOut[7]~I .oe_async_reset = "none";
defparam \SignalOut[7]~I .oe_power_up = "low";
defparam \SignalOut[7]~I .oe_register_mode = "none";
defparam \SignalOut[7]~I .oe_sync_reset = "none";
defparam \SignalOut[7]~I .operation_mode = "output";
defparam \SignalOut[7]~I .output_async_reset = "none";
defparam \SignalOut[7]~I .output_power_up = "low";
defparam \SignalOut[7]~I .output_register_mode = "none";
defparam \SignalOut[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SignalOut[8]~I (
	.datain(\Control|Mux7~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SignalOut[8]));
// synopsys translate_off
defparam \SignalOut[8]~I .input_async_reset = "none";
defparam \SignalOut[8]~I .input_power_up = "low";
defparam \SignalOut[8]~I .input_register_mode = "none";
defparam \SignalOut[8]~I .input_sync_reset = "none";
defparam \SignalOut[8]~I .oe_async_reset = "none";
defparam \SignalOut[8]~I .oe_power_up = "low";
defparam \SignalOut[8]~I .oe_register_mode = "none";
defparam \SignalOut[8]~I .oe_sync_reset = "none";
defparam \SignalOut[8]~I .operation_mode = "output";
defparam \SignalOut[8]~I .output_async_reset = "none";
defparam \SignalOut[8]~I .output_power_up = "low";
defparam \SignalOut[8]~I .output_register_mode = "none";
defparam \SignalOut[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SignalOut[9]~I (
	.datain(\Control|Mux6~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SignalOut[9]));
// synopsys translate_off
defparam \SignalOut[9]~I .input_async_reset = "none";
defparam \SignalOut[9]~I .input_power_up = "low";
defparam \SignalOut[9]~I .input_register_mode = "none";
defparam \SignalOut[9]~I .input_sync_reset = "none";
defparam \SignalOut[9]~I .oe_async_reset = "none";
defparam \SignalOut[9]~I .oe_power_up = "low";
defparam \SignalOut[9]~I .oe_register_mode = "none";
defparam \SignalOut[9]~I .oe_sync_reset = "none";
defparam \SignalOut[9]~I .operation_mode = "output";
defparam \SignalOut[9]~I .output_async_reset = "none";
defparam \SignalOut[9]~I .output_power_up = "low";
defparam \SignalOut[9]~I .output_register_mode = "none";
defparam \SignalOut[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SignalOut[10]~I (
	.datain(\Control|Mux5~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SignalOut[10]));
// synopsys translate_off
defparam \SignalOut[10]~I .input_async_reset = "none";
defparam \SignalOut[10]~I .input_power_up = "low";
defparam \SignalOut[10]~I .input_register_mode = "none";
defparam \SignalOut[10]~I .input_sync_reset = "none";
defparam \SignalOut[10]~I .oe_async_reset = "none";
defparam \SignalOut[10]~I .oe_power_up = "low";
defparam \SignalOut[10]~I .oe_register_mode = "none";
defparam \SignalOut[10]~I .oe_sync_reset = "none";
defparam \SignalOut[10]~I .operation_mode = "output";
defparam \SignalOut[10]~I .output_async_reset = "none";
defparam \SignalOut[10]~I .output_power_up = "low";
defparam \SignalOut[10]~I .output_register_mode = "none";
defparam \SignalOut[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SignalOut[11]~I (
	.datain(\Control|Mux4~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SignalOut[11]));
// synopsys translate_off
defparam \SignalOut[11]~I .input_async_reset = "none";
defparam \SignalOut[11]~I .input_power_up = "low";
defparam \SignalOut[11]~I .input_register_mode = "none";
defparam \SignalOut[11]~I .input_sync_reset = "none";
defparam \SignalOut[11]~I .oe_async_reset = "none";
defparam \SignalOut[11]~I .oe_power_up = "low";
defparam \SignalOut[11]~I .oe_register_mode = "none";
defparam \SignalOut[11]~I .oe_sync_reset = "none";
defparam \SignalOut[11]~I .operation_mode = "output";
defparam \SignalOut[11]~I .output_async_reset = "none";
defparam \SignalOut[11]~I .output_power_up = "low";
defparam \SignalOut[11]~I .output_register_mode = "none";
defparam \SignalOut[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SignalOut[12]~I (
	.datain(\Control|Mux3~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SignalOut[12]));
// synopsys translate_off
defparam \SignalOut[12]~I .input_async_reset = "none";
defparam \SignalOut[12]~I .input_power_up = "low";
defparam \SignalOut[12]~I .input_register_mode = "none";
defparam \SignalOut[12]~I .input_sync_reset = "none";
defparam \SignalOut[12]~I .oe_async_reset = "none";
defparam \SignalOut[12]~I .oe_power_up = "low";
defparam \SignalOut[12]~I .oe_register_mode = "none";
defparam \SignalOut[12]~I .oe_sync_reset = "none";
defparam \SignalOut[12]~I .operation_mode = "output";
defparam \SignalOut[12]~I .output_async_reset = "none";
defparam \SignalOut[12]~I .output_power_up = "low";
defparam \SignalOut[12]~I .output_register_mode = "none";
defparam \SignalOut[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SignalOut[13]~I (
	.datain(\Control|Mux2~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SignalOut[13]));
// synopsys translate_off
defparam \SignalOut[13]~I .input_async_reset = "none";
defparam \SignalOut[13]~I .input_power_up = "low";
defparam \SignalOut[13]~I .input_register_mode = "none";
defparam \SignalOut[13]~I .input_sync_reset = "none";
defparam \SignalOut[13]~I .oe_async_reset = "none";
defparam \SignalOut[13]~I .oe_power_up = "low";
defparam \SignalOut[13]~I .oe_register_mode = "none";
defparam \SignalOut[13]~I .oe_sync_reset = "none";
defparam \SignalOut[13]~I .operation_mode = "output";
defparam \SignalOut[13]~I .output_async_reset = "none";
defparam \SignalOut[13]~I .output_power_up = "low";
defparam \SignalOut[13]~I .output_register_mode = "none";
defparam \SignalOut[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SignalOut[14]~I (
	.datain(\Control|Mux1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SignalOut[14]));
// synopsys translate_off
defparam \SignalOut[14]~I .input_async_reset = "none";
defparam \SignalOut[14]~I .input_power_up = "low";
defparam \SignalOut[14]~I .input_register_mode = "none";
defparam \SignalOut[14]~I .input_sync_reset = "none";
defparam \SignalOut[14]~I .oe_async_reset = "none";
defparam \SignalOut[14]~I .oe_power_up = "low";
defparam \SignalOut[14]~I .oe_register_mode = "none";
defparam \SignalOut[14]~I .oe_sync_reset = "none";
defparam \SignalOut[14]~I .operation_mode = "output";
defparam \SignalOut[14]~I .output_async_reset = "none";
defparam \SignalOut[14]~I .output_power_up = "low";
defparam \SignalOut[14]~I .output_register_mode = "none";
defparam \SignalOut[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SignalOut[15]~I (
	.datain(\Control|Mux0~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SignalOut[15]));
// synopsys translate_off
defparam \SignalOut[15]~I .input_async_reset = "none";
defparam \SignalOut[15]~I .input_power_up = "low";
defparam \SignalOut[15]~I .input_register_mode = "none";
defparam \SignalOut[15]~I .input_sync_reset = "none";
defparam \SignalOut[15]~I .oe_async_reset = "none";
defparam \SignalOut[15]~I .oe_power_up = "low";
defparam \SignalOut[15]~I .oe_register_mode = "none";
defparam \SignalOut[15]~I .oe_sync_reset = "none";
defparam \SignalOut[15]~I .operation_mode = "output";
defparam \SignalOut[15]~I .output_async_reset = "none";
defparam \SignalOut[15]~I .output_power_up = "low";
defparam \SignalOut[15]~I .output_register_mode = "none";
defparam \SignalOut[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
cycloneii_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QIC_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N0
cycloneii_lcell_comb \auto_hub|~GND (
// Equation(s):

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \altera_reserved_tdo~I (
	.datain(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tdo));
// synopsys translate_off
defparam \altera_reserved_tdo~I .input_async_reset = "none";
defparam \altera_reserved_tdo~I .input_power_up = "low";
defparam \altera_reserved_tdo~I .input_register_mode = "none";
defparam \altera_reserved_tdo~I .input_sync_reset = "none";
defparam \altera_reserved_tdo~I .oe_async_reset = "none";
defparam \altera_reserved_tdo~I .oe_power_up = "low";
defparam \altera_reserved_tdo~I .oe_register_mode = "none";
defparam \altera_reserved_tdo~I .oe_sync_reset = "none";
defparam \altera_reserved_tdo~I .operation_mode = "output";
defparam \altera_reserved_tdo~I .output_async_reset = "none";
defparam \altera_reserved_tdo~I .output_power_up = "low";
defparam \altera_reserved_tdo~I .output_register_mode = "none";
defparam \altera_reserved_tdo~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
