plane	,	V_152
aux_crtc	,	V_156
shift	,	V_39
div_tvenc_shift	,	V_45
zx_crtc_enable	,	F_10
VOU_DIV_LAYER	,	V_52
drm_display_mode_to_videomode	,	F_11
AUX_RSZ_OFFSET	,	V_146
vouctl	,	V_9
VOU_INF_CH_SEL	,	V_23
dev	,	V_115
CHN_SCREEN_H_SHIFT	,	V_109
state	,	V_59
OSD_INT_ERROR	,	V_178
DTRC_DECOMPRESS_BYPASS	,	V_186
TILE2RASTESCAN_BYPASS_MODE	,	V_182
"failed to init drm crtc: %d\n"	,	L_7
VOU_DIV_HDMI_PNX	,	V_46
DTRC_F1_CTRL	,	V_187
"failed to init overlay %d\n"	,	L_9
zx_plane_set_update	,	F_51
div_hdmi_shift	,	V_49
adjusted_mode	,	V_60
zx_plane_init	,	F_36
ppu_clk	,	V_205
DISPLAY_FLAGS_HSYNC_LOW	,	V_90
DRM_PLANE_TYPE_OVERLAY	,	V_168
"timing_ctrl"	,	L_13
"failed to init primary plane: %d\n"	,	L_6
OSD_INT_MSK	,	V_191
zx_vou_hw	,	V_1
GFP_KERNEL	,	V_127
main_crtc_regs	,	V_141
clocks_sel_bits	,	V_25
pixclk	,	V_114
device	,	V_124
drm_plane	,	V_160
vou_irq_handler	,	F_52
fir_vtiming	,	V_82
OSD_INT_CLRSTA	,	V_175
zx_writel_mask	,	F_4
tc_enable	,	V_104
otfppu	,	V_137
VOU_CLK_EN	,	V_26
pol	,	V_69
"ppu_wclk"	,	L_23
vou_inf_disable	,	F_6
"failed to enable axi_clk: %d\n"	,	L_25
"failed to enable ppu_clk: %d\n"	,	L_26
vou_inf_hdmi_audio_sel	,	F_3
"osd"	,	L_11
rsz	,	V_136
MAIN_RSZ_OFFSET	,	V_138
drm_crtc	,	V_2
interlaced	,	V_61
scan_mask	,	V_68
devm_ioremap_resource	,	F_63
cfg	,	V_37
MAIN_HBSC_OFFSET	,	V_135
AUX_HBSC_OFFSET	,	V_145
i	,	V_34
irq	,	V_169
regs	,	V_65
POL_VSYNC_SHIFT	,	V_89
"failed to request vou irq: %d\n"	,	L_28
component_del	,	F_72
drm_crtc_arm_vblank_event	,	F_28
zx_crtc_bind	,	F_60
zcrtc	,	V_5
platform_device	,	V_199
DISPLAY_FLAGS_VSYNC_LOW	,	V_88
AUX_GL_OFFSET	,	V_143
aux_crtc_bits	,	V_149
"failed to get ppu_clk: %d\n"	,	L_24
vou_infs	,	V_16
OSD_VL_OFFSET	,	F_46
TIMING_INT_AUX_FRAME	,	V_173
zx_vou_layer_disable	,	F_44
drm_for_each_plane_mask	,	F_50
zx_crtc_unbind	,	F_67
div_inf_shift	,	V_51
H_SHIFT_VAL	,	V_95
reg	,	V_38
OSD_MAIN_CHN	,	V_140
zx_crtc	,	V_4
zx_readl	,	F_17
sec_vtiming	,	V_87
platform_get_irq	,	F_64
aux_crtc_regs	,	V_148
VOU_INF_DATA_SEL	,	V_21
ret	,	V_70
SYNC_WIDE	,	F_14
res	,	V_202
drm_display_mode	,	V_57
polarity_mask	,	V_93
vou_div_config	,	V_29
CHN_CTRL1	,	V_105
AUX_CSC_OFFSET	,	V_144
zplane	,	V_126
drm_crtc_handle_vblank	,	F_53
aud	,	V_8
VOU_DIV_PARA	,	V_35
"failed to remap otfppu region: %d\n"	,	L_20
clocks_en_bits	,	V_27
hback_porch	,	V_76
zx_crtc_disable	,	F_22
vou_inf_id	,	V_12
vm	,	V_67
DTRC_ARID	,	V_188
CHN_CTRL0	,	V_112
"failed to remap vou_ctrl region: %d\n"	,	L_18
crtc_to_vou	,	F_1
dev_set_drvdata	,	F_65
vou_hw_init	,	F_59
hsync_len	,	V_75
drm_crtc_vblank_get	,	F_27
timing_pi_shift	,	V_98
CHN_SCREEN_W_SHIFT	,	V_107
VOU_INF_HDMI_CTRL	,	V_10
to_zx_crtc	,	F_2
VOU_HDMI_AUD_MASK	,	V_11
TIMING_TC_ENABLE	,	V_103
V_ACTIVE	,	F_12
BACK_PORCH	,	F_15
vfront_porch	,	V_81
vou	,	V_6
mask	,	V_84
VOU_CHN_MAIN	,	V_19
data_sel	,	V_22
"failed to get pix clk: %d\n"	,	L_5
"failed to remap osd region: %d\n"	,	L_12
devm_clk_get	,	F_33
main_crtc	,	V_155
clk_disable_unprepare	,	F_23
HBSC_VL_OFFSET	,	F_47
"failed to set pixclk rate: %d\n"	,	L_1
clksel	,	V_164
dtrc	,	V_180
TIMING_INT_ENABLE	,	V_193
CHN_INTERLACE_BUF_CTRL	,	V_110
disable_axi_clk	,	V_206
MAIN_CSC_OFFSET	,	V_133
drm_crtc_vblank_off	,	F_24
hbsc	,	V_134
"vou_ctrl"	,	L_17
ENOMEM	,	V_128
osd	,	V_130
zx_vou_layer_enable	,	F_42
dev_get_drvdata	,	F_68
DRM_MODE_FLAG_INTERLACE	,	V_63
fir_active	,	V_74
"failed to get axi_clk: %d\n"	,	L_22
data_sel_shift	,	V_20
drm_device	,	V_121
DTRC_F0_CTRL	,	V_185
"zx_vou"	,	L_27
H_PI_SHIFT_VAL	,	V_99
enable	,	V_165
VOU_DIV_INF	,	V_50
event_lock	,	V_120
zx_crtc_funcs	,	V_153
id	,	V_13
drm_crtc_from_index	,	F_40
DETILE_ARID_IN_ARIDR	,	V_184
to_platform_device	,	F_61
vou_inf_hdmi_audio	,	V_7
val	,	V_54
"dtrc"	,	L_15
CHN_INTERLACE_EN	,	V_111
bits	,	V_33
zx_crtc_helper_funcs	,	V_154
CHN_UPDATE	,	V_56
CHN_SCREEN_W_MASK	,	V_106
zx_overlay_init	,	F_45
TIMING_CTRL	,	V_92
IRQ_HANDLED	,	V_179
crtc	,	V_3
VOU_INF_EN	,	V_28
VOU_DIV_VGA	,	V_40
VOU_CHN_AUX	,	V_208
old_state	,	V_117
zx_vou_disable_vblank	,	F_41
interlace_select	,	V_100
OSD_CTRL0	,	V_162
fir_htiming	,	V_78
vsync_len	,	V_79
primary	,	V_151
VL_NUM	,	V_166
VOU_DIV_TVENC	,	V_44
zx_crtc_bits	,	V_32
DRM_PLANE_TYPE_PRIMARY	,	V_150
zx_crtc_remove	,	F_71
"aux_wclk"	,	L_4
flags	,	V_62
div_hdmi_pnx_shift	,	V_47
"failed to enable pixclk: %d\n"	,	L_2
layer	,	V_129
vou_layer_bits	,	V_161
CHN_ENABLE	,	V_113
drm_crtc_helper_add	,	F_38
VOU_DIV_HDMI	,	V_48
zx_crtc_init	,	F_31
TIMING_INT_MAIN_FRAME	,	V_172
H_ACTIVE	,	F_13
DRM_DEV_ERROR	,	F_20
event	,	V_119
clk_prepare_enable	,	F_21
main_crtc_bits	,	V_142
"failed to allocate zplane %d\n"	,	L_8
"failed to remap timing_ctrl region: %d\n"	,	L_14
spin_unlock_irq	,	F_30
"main_wclk"	,	L_3
zx_crtc_atomic_flush	,	F_25
OTFPPU_RSZ_DATA_SOURCE	,	V_194
disable_ppu_clk	,	V_207
zx_vou_config_dividers	,	F_7
VOU_DIV_PIC	,	V_42
"failed to remap dtrc region: %d\n"	,	L_16
polarity_shift	,	V_94
TIMING_INT_STATE	,	V_171
axi_clk	,	V_204
V_SHIFT_VAL	,	V_96
data	,	V_198
DTRC_ARID3	,	F_55
num	,	V_31
MAIN_GL_OFFSET	,	V_131
DTRC_ARID2	,	F_56
DTRC_ARID1	,	F_57
DTRC_ARID0	,	F_58
drm_crtc_send_vblank_event	,	F_29
mode	,	V_58
pdev	,	V_200
zx_crtc_regs	,	V_64
VOU_SOFT_RST	,	V_189
u32	,	T_1
DIV_PARA_UPDATE	,	V_36
chnreg	,	V_55
spin_lock_irq	,	F_26
zx_vl_bits	,	V_167
POL_HSYNC_SHIFT	,	V_91
pipe	,	V_157
VOU_CLK_REQEN	,	V_190
div_vga_shift	,	V_41
OSD_INT_STA	,	V_174
drm	,	V_122
drm_pending_vblank_event	,	V_118
resource	,	V_201
timing	,	V_73
vback_porch	,	V_80
OSD_AUX_CHN	,	V_147
zx_writel	,	F_9
PTR_ERR	,	F_35
"OSD ERROR: 0x%08x!\n"	,	L_10
zx_plane	,	V_125
"failed to init main channel crtc: %d\n"	,	L_29
int_frame_mask	,	V_158
vactive	,	V_71
RST_PER_FRAME	,	V_196
"aclk"	,	L_21
zx_crtc_component_ops	,	V_209
is_main	,	V_17
vou_inf_enable	,	F_5
clk_set_rate	,	F_19
OSD_INT_MAIN_UPT	,	V_176
devm_kzalloc	,	F_32
configs	,	V_30
drm_crtc_vblank_on	,	F_18
div_layer_shift	,	V_53
hfront_porch	,	V_77
drm_crtc_init_with_planes	,	F_37
drm_crtc_state	,	V_116
chnsel	,	V_163
sec_vactive_mask	,	V_85
to_zx_plane	,	F_43
zx_vou_enable_vblank	,	F_39
zx_osd_int_update	,	F_49
chn_type	,	V_18
sec_vactive_shift	,	V_83
OSD_RST_CLR	,	V_195
OSD_INT_AUX_UPT	,	V_177
vou_chn_type	,	V_123
vou_inf	,	V_14
pi_enable	,	V_101
hactive	,	V_72
DTRC_DETILE_CTRL	,	V_181
IORESOURCE_MEM	,	V_203
FRONT_PORCH	,	F_16
inf	,	V_15
videomode	,	V_66
CHN_SCREEN_H_MASK	,	V_108
SCAN_CTRL	,	V_102
platform_get_resource_byname	,	F_62
component_add	,	F_70
zx_gl_bits	,	V_139
irqreturn_t	,	T_2
timing_shift	,	V_97
SEC_V_ACTIVE	,	V_86
dev_id	,	V_170
master	,	V_197
DETILE_ARIDR_MODE_MASK	,	V_183
div_pic_shift	,	V_43
csc	,	V_132
OSD_INT_ENABLE	,	V_192
zx_crtc_probe	,	F_69
vou_dtrc_init	,	F_54
"otfppu"	,	L_19
"failed to init aux channel crtc: %d\n"	,	L_30
vou_chn_set_update	,	F_8
TIMING_INT_CTRL	,	V_159
VOU_CLK_SEL	,	V_24
IS_ERR	,	F_34
RSZ_VL_OFFSET	,	F_48
devm_request_irq	,	F_66
