(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (bvslt (bvxnor (bvnand #xc9e9687a  #x6acd49cc ) (bvudiv #x08cd2a53  bv_0)) (bvor (bvadd bv_1 bv_2) (bvor bv_4 bv_3))))
(assert (bvult (bvurem (bvadd bv_2 #xdb50d8ff ) (bvadd #x61178a08  bv_0)) (bvudiv (bvshl #x8d640eff  #x8a53925d ) (bvmul bv_1 bv_0))))
(assert (=> (bvsle (bvmul #x3d71c67d  bv_3) (bvand bv_0 bv_2)) (bvsgt (bvand bv_0 #x5b90e6c4 ) (bvshl #x4189c693  #xf5a87c73 ))))
(assert (bvsge (bvnor (bvnor bv_4 #x2231c7e5 ) (bvnand bv_3 bv_0)) (bvmul (bvxnor bv_2 #x92411af1 ) (bvsmod #xcffdd78e  bv_3))))
(assert (=> (and (bvsge bv_1 #x7edef28a ) (bvule bv_4 bv_3)) (bvult (bvnor #x7014c41f  #xa61a0047 ) (bvshl bv_1 #xeb686e61 ))))
(check-sat)
(exit)
