{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1653374302991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653374302992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 24 11:08:22 2022 " "Processing started: Tue May 24 11:08:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653374302992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1653374302992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARM -c ARM " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARM -c ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1653374302992 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1653374303597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_stage " "Found entity 1: WB_stage" {  } { { "WB_stage.v" "" { Text "E:/UT/S6/CALab/src/WB_stage.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374303683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374303683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "val2gen.v 1 1 " "Found 1 design units, including 1 entities, in source file val2gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Val2Gen " "Found entity 1: Val2Gen" {  } { { "Val2Gen.v" "" { Text "E:/UT/S6/CALab/src/Val2Gen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374303690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374303690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test " "Found entity 1: Test" {  } { { "Test.v" "" { Text "E:/UT/S6/CALab/src/Test.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374303694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374303694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "TB.v" "" { Text "E:/UT/S6/CALab/src/TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374303695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374303695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statusreg.v 1 1 " "Found 1 design units, including 1 entities, in source file statusreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 StatusReg " "Found entity 1: StatusReg" {  } { { "StatusReg.v" "" { Text "E:/UT/S6/CALab/src/StatusReg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374303698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374303698 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAMController.v(35) " "Verilog HDL warning at SRAMController.v(35): extended using \"x\" or \"z\"" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1653374303700 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAMController.v(39) " "Verilog HDL warning at SRAMController.v(39): extended using \"x\" or \"z\"" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1653374303700 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAMController.v(49) " "Verilog HDL warning at SRAMController.v(49): extended using \"x\" or \"z\"" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1653374303700 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAMController.v(52) " "Verilog HDL warning at SRAMController.v(52): extended using \"x\" or \"z\"" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 52 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1653374303702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sramcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file sramcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAMController " "Found entity 1: SRAMController" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374303702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374303702 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM.v(20) " "Verilog HDL warning at SRAM.v(20): extended using \"x\" or \"z\"" {  } { { "SRAM.v" "" { Text "E:/UT/S6/CALab/src/SRAM.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1653374303704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.v" "" { Text "E:/UT/S6/CALab/src/SRAM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374303705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374303705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "E:/UT/S6/CALab/src/RegisterFile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374303707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374303707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 1 1 " "Found 1 design units, including 1 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "reg.v" "" { Text "E:/UT/S6/CALab/src/reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374303710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374303710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcreg.v 1 1 " "Found 1 design units, including 1 entities, in source file pcreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_reg " "Found entity 1: PC_reg" {  } { { "PCReg.v" "" { Text "E:/UT/S6/CALab/src/PCReg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374303712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374303712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_32 " "Found entity 1: mux2_32" {  } { { "mux.v" "" { Text "E:/UT/S6/CALab/src/mux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374303714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374303714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_stage " "Found entity 1: MEM_stage" {  } { { "MEM_stage.v" "" { Text "E:/UT/S6/CALab/src/MEM_stage.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374303717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374303717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_reg " "Found entity 1: MEM_reg" {  } { { "MEM_reg.v" "" { Text "E:/UT/S6/CALab/src/MEM_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374303720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374303720 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Memory.v(18) " "Verilog HDL warning at Memory.v(18): extended using \"x\" or \"z\"" {  } { { "Memory.v" "" { Text "E:/UT/S6/CALab/src/Memory.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1653374303722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "E:/UT/S6/CALab/src/Memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374303722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374303722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "instructionMemory.v" "" { Text "E:/UT/S6/CALab/src/instructionMemory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374303725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374303725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file if_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_stage " "Found entity 1: IF_stage" {  } { { "IF_stage.v" "" { Text "E:/UT/S6/CALab/src/IF_stage.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374303727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374303727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file if_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_reg " "Found entity 1: IF_reg" {  } { { "IF_reg.v" "" { Text "E:/UT/S6/CALab/src/IF_reg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374303730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374303730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file id_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_stage " "Found entity 1: ID_stage" {  } { { "ID_stage.v" "" { Text "E:/UT/S6/CALab/src/ID_stage.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374303732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374303732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file id_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Reg " "Found entity 1: ID_Reg" {  } { { "ID_reg.v" "" { Text "E:/UT/S6/CALab/src/ID_reg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374303735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374303735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazarddetection.v 1 1 " "Found 1 design units, including 1 entities, in source file hazarddetection.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardDetection " "Found entity 1: HazardDetection" {  } { { "HazardDetection.v" "" { Text "E:/UT/S6/CALab/src/HazardDetection.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374303736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374303736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "ForwardingUnit.v" "" { Text "E:/UT/S6/CALab/src/ForwardingUnit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374303740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374303740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file exe_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_stage " "Found entity 1: EXE_stage" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374303743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374303743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file exe_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_reg " "Found entity 1: EXE_reg" {  } { { "EXE_reg.v" "" { Text "E:/UT/S6/CALab/src/EXE_reg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374303745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374303745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "E:/UT/S6/CALab/src/ControlUnit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374303748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374303748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditioncheck.v 1 1 " "Found 1 design units, including 1 entities, in source file conditioncheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCheck " "Found entity 1: ConditionCheck" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374303749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374303749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.v 1 1 " "Found 1 design units, including 1 entities, in source file arm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARM " "Found entity 1: ARM" {  } { { "ARM.v" "" { Text "E:/UT/S6/CALab/src/ARM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374303753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374303753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alutb.v 1 1 " "Found 1 design units, including 1 entities, in source file alutb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alutb " "Found entity 1: alutb" {  } { { "alutb.v" "" { Text "E:/UT/S6/CALab/src/alutb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374303756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374303756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/UT/S6/CALab/src/ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653374303759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653374303759 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARM " "Elaborating entity \"ARM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1653374303795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_stage IF_stage:if_stage " "Elaborating entity \"IF_stage\" for hierarchy \"IF_stage:if_stage\"" {  } { { "ARM.v" "if_stage" { Text "E:/UT/S6/CALab/src/ARM.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374303804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_32 IF_stage:if_stage\|mux2_32:mux " "Elaborating entity \"mux2_32\" for hierarchy \"IF_stage:if_stage\|mux2_32:mux\"" {  } { { "IF_stage.v" "mux" { Text "E:/UT/S6/CALab/src/IF_stage.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374303807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_reg IF_stage:if_stage\|PC_reg:pc_reg " "Elaborating entity \"PC_reg\" for hierarchy \"IF_stage:if_stage\|PC_reg:pc_reg\"" {  } { { "IF_stage.v" "pc_reg" { Text "E:/UT/S6/CALab/src/IF_stage.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374303809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory IF_stage:if_stage\|InstructionMemory:instmem " "Elaborating entity \"InstructionMemory\" for hierarchy \"IF_stage:if_stage\|InstructionMemory:instmem\"" {  } { { "IF_stage.v" "instmem" { Text "E:/UT/S6/CALab/src/IF_stage.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374303811 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions.data_a 0 instructionMemory.v(7) " "Net \"instructions.data_a\" at instructionMemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "E:/UT/S6/CALab/src/instructionMemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653374303813 "|ARM|IF_stage:if_stage|InstructionMemory:instmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions.waddr_a 0 instructionMemory.v(7) " "Net \"instructions.waddr_a\" at instructionMemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "E:/UT/S6/CALab/src/instructionMemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653374303813 "|ARM|IF_stage:if_stage|InstructionMemory:instmem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions.we_a 0 instructionMemory.v(7) " "Net \"instructions.we_a\" at instructionMemory.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "E:/UT/S6/CALab/src/instructionMemory.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1653374303813 "|ARM|IF_stage:if_stage|InstructionMemory:instmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_reg IF_reg:if_reg " "Elaborating entity \"IF_reg\" for hierarchy \"IF_reg:if_reg\"" {  } { { "ARM.v" "if_reg" { Text "E:/UT/S6/CALab/src/ARM.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374303815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_stage ID_stage:id_stage " "Elaborating entity \"ID_stage\" for hierarchy \"ID_stage:id_stage\"" {  } { { "ARM.v" "id_stage" { Text "E:/UT/S6/CALab/src/ARM.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374303817 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ID_stage.v(74) " "Verilog HDL assignment warning at ID_stage.v(74): truncated value with size 32 to match size of target (1)" {  } { { "ID_stage.v" "" { Text "E:/UT/S6/CALab/src/ID_stage.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653374303820 "|ARM|ID_stage:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ID_stage.v(75) " "Verilog HDL assignment warning at ID_stage.v(75): truncated value with size 32 to match size of target (1)" {  } { { "ID_stage.v" "" { Text "E:/UT/S6/CALab/src/ID_stage.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653374303820 "|ARM|ID_stage:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ID_stage.v(76) " "Verilog HDL assignment warning at ID_stage.v(76): truncated value with size 32 to match size of target (1)" {  } { { "ID_stage.v" "" { Text "E:/UT/S6/CALab/src/ID_stage.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653374303820 "|ARM|ID_stage:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ID_stage.v(77) " "Verilog HDL assignment warning at ID_stage.v(77): truncated value with size 32 to match size of target (1)" {  } { { "ID_stage.v" "" { Text "E:/UT/S6/CALab/src/ID_stage.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653374303820 "|ARM|ID_stage:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ID_stage.v(78) " "Verilog HDL assignment warning at ID_stage.v(78): truncated value with size 32 to match size of target (4)" {  } { { "ID_stage.v" "" { Text "E:/UT/S6/CALab/src/ID_stage.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653374303820 "|ARM|ID_stage:id_stage"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ID_stage.v(79) " "Verilog HDL assignment warning at ID_stage.v(79): truncated value with size 32 to match size of target (1)" {  } { { "ID_stage.v" "" { Text "E:/UT/S6/CALab/src/ID_stage.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653374303820 "|ARM|ID_stage:id_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile ID_stage:id_stage\|RegisterFile:RegFile " "Elaborating entity \"RegisterFile\" for hierarchy \"ID_stage:id_stage\|RegisterFile:RegFile\"" {  } { { "ID_stage.v" "RegFile" { Text "E:/UT/S6/CALab/src/ID_stage.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374303823 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i RegisterFile.v(19) " "Verilog HDL Always Construct warning at RegisterFile.v(19): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "RegisterFile.v" "" { Text "E:/UT/S6/CALab/src/RegisterFile.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1653374303825 "|ARM|ID_stage:id_stage|RegisterFile:RegFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ID_stage:id_stage\|ControlUnit:CtrlUnit " "Elaborating entity \"ControlUnit\" for hierarchy \"ID_stage:id_stage\|ControlUnit:CtrlUnit\"" {  } { { "ID_stage.v" "CtrlUnit" { Text "E:/UT/S6/CALab/src/ID_stage.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374303830 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(66) " "Verilog HDL Case Statement warning at ControlUnit.v(66): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "E:/UT/S6/CALab/src/ControlUnit.v" 66 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1653374303830 "|ARM|ID_stage:id_stage|ControlUnit:CtrlUnit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(43) " "Verilog HDL Case Statement warning at ControlUnit.v(43): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "E:/UT/S6/CALab/src/ControlUnit.v" 43 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1653374303830 "|ARM|ID_stage:id_stage|ControlUnit:CtrlUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionCheck ID_stage:id_stage\|ConditionCheck:CondCheck " "Elaborating entity \"ConditionCheck\" for hierarchy \"ID_stage:id_stage\|ConditionCheck:CondCheck\"" {  } { { "ID_stage.v" "CondCheck" { Text "E:/UT/S6/CALab/src/ID_stage.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374303831 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z ConditionCheck.v(32) " "Verilog HDL Always Construct warning at ConditionCheck.v(32): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374303833 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z ConditionCheck.v(33) " "Verilog HDL Always Construct warning at ConditionCheck.v(33): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374303833 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c ConditionCheck.v(34) " "Verilog HDL Always Construct warning at ConditionCheck.v(34): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374303833 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c ConditionCheck.v(35) " "Verilog HDL Always Construct warning at ConditionCheck.v(35): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374303833 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n ConditionCheck.v(36) " "Verilog HDL Always Construct warning at ConditionCheck.v(36): variable \"n\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374303834 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n ConditionCheck.v(37) " "Verilog HDL Always Construct warning at ConditionCheck.v(37): variable \"n\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374303834 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v ConditionCheck.v(38) " "Verilog HDL Always Construct warning at ConditionCheck.v(38): variable \"v\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374303834 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v ConditionCheck.v(39) " "Verilog HDL Always Construct warning at ConditionCheck.v(39): variable \"v\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374303834 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c ConditionCheck.v(40) " "Verilog HDL Always Construct warning at ConditionCheck.v(40): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374303834 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z ConditionCheck.v(40) " "Verilog HDL Always Construct warning at ConditionCheck.v(40): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374303834 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c ConditionCheck.v(41) " "Verilog HDL Always Construct warning at ConditionCheck.v(41): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374303834 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z ConditionCheck.v(41) " "Verilog HDL Always Construct warning at ConditionCheck.v(41): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374303834 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n ConditionCheck.v(42) " "Verilog HDL Always Construct warning at ConditionCheck.v(42): variable \"n\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374303834 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v ConditionCheck.v(42) " "Verilog HDL Always Construct warning at ConditionCheck.v(42): variable \"v\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374303834 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n ConditionCheck.v(43) " "Verilog HDL Always Construct warning at ConditionCheck.v(43): variable \"n\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374303834 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v ConditionCheck.v(43) " "Verilog HDL Always Construct warning at ConditionCheck.v(43): variable \"v\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374303834 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z ConditionCheck.v(44) " "Verilog HDL Always Construct warning at ConditionCheck.v(44): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374303834 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n ConditionCheck.v(44) " "Verilog HDL Always Construct warning at ConditionCheck.v(44): variable \"n\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374303834 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v ConditionCheck.v(44) " "Verilog HDL Always Construct warning at ConditionCheck.v(44): variable \"v\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374303834 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z ConditionCheck.v(45) " "Verilog HDL Always Construct warning at ConditionCheck.v(45): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374303834 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n ConditionCheck.v(45) " "Verilog HDL Always Construct warning at ConditionCheck.v(45): variable \"n\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374303834 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "v ConditionCheck.v(45) " "Verilog HDL Always Construct warning at ConditionCheck.v(45): variable \"v\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374303834 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ConditionCheck.v(31) " "Verilog HDL Case Statement warning at ConditionCheck.v(31): incomplete case statement has no default case item" {  } { { "ConditionCheck.v" "" { Text "E:/UT/S6/CALab/src/ConditionCheck.v" 31 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1653374303834 "|ARM|ID_stage:id_stage|ConditionCheck:CondCheck"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Reg ID_Reg:id_reg " "Elaborating entity \"ID_Reg\" for hierarchy \"ID_Reg:id_reg\"" {  } { { "ARM.v" "id_reg" { Text "E:/UT/S6/CALab/src/ARM.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374303836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_stage EXE_stage:exe_stage " "Elaborating entity \"EXE_stage\" for hierarchy \"EXE_stage:exe_stage\"" {  } { { "ARM.v" "exe_stage" { Text "E:/UT/S6/CALab/src/ARM.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374303842 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[0\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[0\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303843 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[1\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[1\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303843 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[2\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[2\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303843 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[3\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[3\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303845 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[4\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[4\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303845 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[5\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[5\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303845 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[6\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[6\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303845 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[7\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[7\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303845 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[8\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[8\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303845 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[9\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[9\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303845 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[10\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[10\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303845 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[11\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[11\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303845 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[12\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[12\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303845 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[13\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[13\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303845 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[14\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[14\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303845 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[15\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[15\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303845 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[16\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[16\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303845 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[17\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[17\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303845 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[18\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[18\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303845 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[19\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[19\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303845 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[20\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[20\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303845 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[21\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[21\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303845 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[22\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[22\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303845 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[23\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[23\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303846 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[24\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[24\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303846 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[25\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[25\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303846 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[26\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[26\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303846 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[27\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[27\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303846 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[28\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[28\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303846 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[29\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[29\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303846 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[30\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[30\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303846 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val2\[31\] EXE_stage.v(21) " "Inferred latch for \"alu_val2\[31\]\" at EXE_stage.v(21)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303846 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[0\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[0\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303846 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[1\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[1\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303846 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[2\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[2\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303846 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[3\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[3\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303846 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[4\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[4\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303846 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[5\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[5\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303846 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[6\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[6\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303846 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[7\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[7\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303846 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[8\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[8\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303846 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[9\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[9\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303846 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[10\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[10\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303846 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[11\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[11\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303847 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[12\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[12\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303847 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[13\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[13\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303847 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[14\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[14\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303847 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[15\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[15\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303847 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[16\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[16\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303847 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[17\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[17\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303847 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[18\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[18\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303847 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[19\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[19\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303847 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[20\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[20\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303847 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[21\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[21\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303847 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[22\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[22\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303847 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[23\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[23\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303847 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[24\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[24\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303847 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[25\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[25\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303847 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[26\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[26\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303847 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[27\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[27\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303847 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[28\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[28\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303847 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[29\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[29\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303847 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[30\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[30\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303848 "|ARM|EXE_stage:exe_stage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_val1\[31\] EXE_stage.v(20) " "Inferred latch for \"alu_val1\[31\]\" at EXE_stage.v(20)" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653374303848 "|ARM|EXE_stage:exe_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU EXE_stage:exe_stage\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"EXE_stage:exe_stage\|ALU:alu\"" {  } { { "EXE_stage.v" "alu" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374303849 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU.v(60) " "Verilog HDL Case Statement warning at ALU.v(60): case item expression covers a value already covered by a previous case item" {  } { { "ALU.v" "" { Text "E:/UT/S6/CALab/src/ALU.v" 60 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1653374303851 "|ARM|EXE_stage:exe_stage|ALU:alu"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU.v(64) " "Verilog HDL Case Statement warning at ALU.v(64): case item expression covers a value already covered by a previous case item" {  } { { "ALU.v" "" { Text "E:/UT/S6/CALab/src/ALU.v" 64 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1653374303851 "|ARM|EXE_stage:exe_stage|ALU:alu"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU.v(65) " "Verilog HDL Case Statement warning at ALU.v(65): case item expression covers a value already covered by a previous case item" {  } { { "ALU.v" "" { Text "E:/UT/S6/CALab/src/ALU.v" 65 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1653374303851 "|ARM|EXE_stage:exe_stage|ALU:alu"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU.v(69) " "Verilog HDL Case Statement warning at ALU.v(69): case item expression covers a value already covered by a previous case item" {  } { { "ALU.v" "" { Text "E:/UT/S6/CALab/src/ALU.v" 69 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1653374303851 "|ARM|EXE_stage:exe_stage|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(31) " "Verilog HDL Case Statement warning at ALU.v(31): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "E:/UT/S6/CALab/src/ALU.v" 31 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1653374303852 "|ARM|EXE_stage:exe_stage|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Val2Gen EXE_stage:exe_stage\|Val2Gen:val2gen " "Elaborating entity \"Val2Gen\" for hierarchy \"EXE_stage:exe_stage\|Val2Gen:val2gen\"" {  } { { "EXE_stage.v" "val2gen" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374303853 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Val2Gen.v(17) " "Verilog HDL Always Construct warning at Val2Gen.v(17): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "Val2Gen.v" "" { Text "E:/UT/S6/CALab/src/Val2Gen.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1653374303856 "|ARM|EXE_stage:exe_stage|Val2Gen:val2gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_reg EXE_reg:exe_reg " "Elaborating entity \"EXE_reg\" for hierarchy \"EXE_reg:exe_reg\"" {  } { { "ARM.v" "exe_reg" { Text "E:/UT/S6/CALab/src/ARM.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374303856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_stage MEM_stage:mem_stage " "Elaborating entity \"MEM_stage\" for hierarchy \"MEM_stage:mem_stage\"" {  } { { "ARM.v" "mem_stage" { Text "E:/UT/S6/CALab/src/ARM.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374303861 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MEM_stage.v(37) " "Verilog HDL assignment warning at MEM_stage.v(37): truncated value with size 32 to match size of target (1)" {  } { { "MEM_stage.v" "" { Text "E:/UT/S6/CALab/src/MEM_stage.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653374303865 "|ARM|MEM_stage:mem_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAMController MEM_stage:mem_stage\|SRAMController:sramCtrl " "Elaborating entity \"SRAMController\" for hierarchy \"MEM_stage:mem_stage\|SRAMController:sramCtrl\"" {  } { { "MEM_stage.v" "sramCtrl" { Text "E:/UT/S6/CALab/src/MEM_stage.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374303878 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 SRAMController.v(35) " "Verilog HDL assignment warning at SRAMController.v(35): truncated value with size 32 to match size of target (18)" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653374303880 "|ARM|MEM_stage:mem_stage|SRAMController:sramCtrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SRAMController.v(39) " "Verilog HDL assignment warning at SRAMController.v(39): truncated value with size 32 to match size of target (16)" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653374303880 "|ARM|MEM_stage:mem_stage|SRAMController:sramCtrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SRAMController.v(49) " "Verilog HDL assignment warning at SRAMController.v(49): truncated value with size 32 to match size of target (16)" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653374303880 "|ARM|MEM_stage:mem_stage|SRAMController:sramCtrl"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SRAMController.v(94) " "Verilog HDL Case Statement warning at SRAMController.v(94): incomplete case statement has no default case item" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 94 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1653374303880 "|ARM|MEM_stage:mem_stage|SRAMController:sramCtrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SRAMController.v(94) " "Verilog HDL Case Statement information at SRAMController.v(94): all case item expressions in this case statement are onehot" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 94 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1653374303880 "|ARM|MEM_stage:mem_stage|SRAMController:sramCtrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SRAMController.v(108) " "Verilog HDL assignment warning at SRAMController.v(108): truncated value with size 32 to match size of target (3)" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653374303880 "|ARM|MEM_stage:mem_stage|SRAMController:sramCtrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg " "Elaborating entity \"register\" for hierarchy \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg\"" {  } { { "SRAMController.v" "read_data_reg" { Text "E:/UT/S6/CALab/src/SRAMController.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374303882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2 " "Elaborating entity \"register\" for hierarchy \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2\"" {  } { { "SRAMController.v" "read_data_reg2" { Text "E:/UT/S6/CALab/src/SRAMController.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374303884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_reg MEM_reg:mem_reg " "Elaborating entity \"MEM_reg\" for hierarchy \"MEM_reg:mem_reg\"" {  } { { "ARM.v" "mem_reg" { Text "E:/UT/S6/CALab/src/ARM.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374303887 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MEM_reg.v(16) " "Verilog HDL assignment warning at MEM_reg.v(16): truncated value with size 32 to match size of target (4)" {  } { { "MEM_reg.v" "" { Text "E:/UT/S6/CALab/src/MEM_reg.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1653374303890 "|ARM|MEM_reg:mem_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_stage WB_stage:wb_stage " "Elaborating entity \"WB_stage\" for hierarchy \"WB_stage:wb_stage\"" {  } { { "ARM.v" "wb_stage" { Text "E:/UT/S6/CALab/src/ARM.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374303892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardDetection HazardDetection:hazard_detection " "Elaborating entity \"HazardDetection\" for hierarchy \"HazardDetection:hazard_detection\"" {  } { { "ARM.v" "hazard_detection" { Text "E:/UT/S6/CALab/src/ARM.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374303894 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "forward_en HazardDetection.v(14) " "Verilog HDL Always Construct warning at HazardDetection.v(14): variable \"forward_en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HazardDetection.v" "" { Text "E:/UT/S6/CALab/src/HazardDetection.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374303896 "|ARM|HazardDetection:hazard_detection"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXE_MEM_R_en HazardDetection.v(16) " "Verilog HDL Always Construct warning at HazardDetection.v(16): variable \"EXE_MEM_R_en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HazardDetection.v" "" { Text "E:/UT/S6/CALab/src/HazardDetection.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374303896 "|ARM|HazardDetection:hazard_detection"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EXE_MEM_R_en HazardDetection.v(18) " "Verilog HDL Always Construct warning at HazardDetection.v(18): variable \"EXE_MEM_R_en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HazardDetection.v" "" { Text "E:/UT/S6/CALab/src/HazardDetection.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1653374303897 "|ARM|HazardDetection:hazard_detection"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit ForwardingUnit:forwarding_unit " "Elaborating entity \"ForwardingUnit\" for hierarchy \"ForwardingUnit:forwarding_unit\"" {  } { { "ARM.v" "forwarding_unit" { Text "E:/UT/S6/CALab/src/ARM.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653374303898 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[15\] " "Converted tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[15\]\" feeding internal logic into a wire" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1653374304451 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[14\] " "Converted tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[14\]\" feeding internal logic into a wire" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1653374304451 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[13\] " "Converted tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[13\]\" feeding internal logic into a wire" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1653374304451 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[12\] " "Converted tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[12\]\" feeding internal logic into a wire" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1653374304451 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[11\] " "Converted tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[11\]\" feeding internal logic into a wire" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1653374304451 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[10\] " "Converted tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[10\]\" feeding internal logic into a wire" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1653374304451 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[9\] " "Converted tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[9\]\" feeding internal logic into a wire" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1653374304451 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[8\] " "Converted tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[8\]\" feeding internal logic into a wire" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1653374304451 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[7\] " "Converted tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[7\]\" feeding internal logic into a wire" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1653374304451 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[6\] " "Converted tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[6\]\" feeding internal logic into a wire" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1653374304451 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[5\] " "Converted tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[5\]\" feeding internal logic into a wire" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1653374304451 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[4\] " "Converted tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[4\]\" feeding internal logic into a wire" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1653374304451 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[3\] " "Converted tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[3\]\" feeding internal logic into a wire" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1653374304451 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[2\] " "Converted tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[2\]\" feeding internal logic into a wire" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1653374304451 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[1\] " "Converted tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[1\]\" feeding internal logic into a wire" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1653374304451 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[0\] " "Converted tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[0\]\" feeding internal logic into a wire" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1653374304451 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1653374304451 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/UT/S6/CALab/src/db/ARM.ram0_InstructionMemory_d1968ec4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/UT/S6/CALab/src/db/ARM.ram0_InstructionMemory_d1968ec4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1653374305086 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val2\[31\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val2\[31\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val2\[30\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val2\[30\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val2\[29\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val2\[29\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val2\[28\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val2\[28\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val2\[27\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val2\[27\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val2\[26\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val2\[26\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val2\[25\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val2\[25\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val2\[24\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val2\[24\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val2\[23\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val2\[23\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val2\[22\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val2\[22\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val2\[21\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val2\[21\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val2\[20\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val2\[20\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val2\[19\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val2\[19\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val2\[18\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val2\[18\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val2\[17\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val2\[17\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val2\[16\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val2\[16\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val2\[15\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val2\[15\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val2\[14\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val2\[14\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val2\[13\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val2\[13\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val2\[12\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val2\[12\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val2\[11\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val2\[11\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val2\[10\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val2\[10\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val2\[9\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val2\[9\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val2\[8\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val2\[8\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val2\[7\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val2\[7\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308995 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val2\[6\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val2\[6\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val2\[5\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val2\[5\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val2\[4\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val2\[4\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val2\[3\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val2\[3\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val2\[2\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val2\[2\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val2\[1\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val2\[1\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val2\[0\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val2\[0\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val1\[31\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val1\[31\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val1\[30\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val1\[30\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val1\[29\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val1\[29\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val1\[28\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val1\[28\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val1\[27\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val1\[27\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val1\[26\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val1\[26\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308996 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val1\[25\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val1\[25\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val1\[24\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val1\[24\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val1\[23\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val1\[23\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val1\[22\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val1\[22\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val1\[21\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val1\[21\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val1\[20\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val1\[20\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val1\[19\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val1\[19\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val1\[18\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val1\[18\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val1\[17\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val1\[17\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val1\[16\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val1\[16\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val1\[15\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val1\[15\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val1\[14\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val1\[14\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val1\[13\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val1\[13\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val1\[12\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val1\[12\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val1\[11\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val1\[11\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val1\[10\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val1\[10\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val1\[9\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val1\[9\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val1\[8\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val1\[8\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val1\[7\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val1\[7\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val1\[6\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val1\[6\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val1\[5\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val1\[5\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val1\[4\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val1\[4\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val1\[3\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val1\[3\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val1\[2\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val1\[2\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val1\[1\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val1\[1\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308998 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EXE_stage:exe_stage\|alu_val1\[0\] " "LATCH primitive \"EXE_stage:exe_stage\|alu_val1\[0\]\" is permanently enabled" {  } { { "EXE_stage.v" "" { Text "E:/UT/S6/CALab/src/EXE_stage.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1653374308998 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[31\] MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2\|out\[31\] " "Converted the fan-out from the tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[31\]\" to the node \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2\|out\[31\]\" into an OR gate" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1653374311175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[30\] MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2\|out\[30\] " "Converted the fan-out from the tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[30\]\" to the node \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2\|out\[30\]\" into an OR gate" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1653374311175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[29\] MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2\|out\[29\] " "Converted the fan-out from the tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[29\]\" to the node \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2\|out\[29\]\" into an OR gate" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1653374311175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[28\] MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2\|out\[28\] " "Converted the fan-out from the tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[28\]\" to the node \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2\|out\[28\]\" into an OR gate" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1653374311175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[25\] MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2\|out\[25\] " "Converted the fan-out from the tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[25\]\" to the node \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2\|out\[25\]\" into an OR gate" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1653374311175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[24\] MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2\|out\[24\] " "Converted the fan-out from the tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[24\]\" to the node \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2\|out\[24\]\" into an OR gate" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1653374311175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[23\] MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2\|out\[23\] " "Converted the fan-out from the tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[23\]\" to the node \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2\|out\[23\]\" into an OR gate" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1653374311175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[22\] MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2\|out\[22\] " "Converted the fan-out from the tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[22\]\" to the node \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2\|out\[22\]\" into an OR gate" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1653374311175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[21\] MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2\|out\[21\] " "Converted the fan-out from the tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[21\]\" to the node \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2\|out\[21\]\" into an OR gate" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1653374311175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[16\] MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2\|out\[16\] " "Converted the fan-out from the tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[16\]\" to the node \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2\|out\[16\]\" into an OR gate" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1653374311175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[17\] MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2\|out\[17\] " "Converted the fan-out from the tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[17\]\" to the node \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2\|out\[17\]\" into an OR gate" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1653374311175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[18\] MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2\|out\[18\] " "Converted the fan-out from the tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[18\]\" to the node \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2\|out\[18\]\" into an OR gate" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1653374311175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[19\] MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2\|out\[19\] " "Converted the fan-out from the tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[19\]\" to the node \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2\|out\[19\]\" into an OR gate" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1653374311175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[20\] MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2\|out\[20\] " "Converted the fan-out from the tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[20\]\" to the node \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2\|out\[20\]\" into an OR gate" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1653374311175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[26\] MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2\|out\[26\] " "Converted the fan-out from the tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[26\]\" to the node \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2\|out\[26\]\" into an OR gate" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1653374311175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[27\] MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2\|out\[27\] " "Converted the fan-out from the tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|read_data_temp\[27\]\" to the node \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg2\|out\[27\]\" into an OR gate" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1653374311175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|low_temp\[2\] MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg\|out\[2\] " "Converted the fan-out from the tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|low_temp\[2\]\" to the node \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg\|out\[2\]\" into an OR gate" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 45 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1653374311175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|low_temp\[0\] MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg\|out\[0\] " "Converted the fan-out from the tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|low_temp\[0\]\" to the node \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg\|out\[0\]\" into an OR gate" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 45 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1653374311175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|low_temp\[1\] MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg\|out\[1\] " "Converted the fan-out from the tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|low_temp\[1\]\" to the node \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg\|out\[1\]\" into an OR gate" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 45 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1653374311175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|low_temp\[14\] MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg\|out\[14\] " "Converted the fan-out from the tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|low_temp\[14\]\" to the node \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg\|out\[14\]\" into an OR gate" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 45 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1653374311175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|low_temp\[15\] MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg\|out\[15\] " "Converted the fan-out from the tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|low_temp\[15\]\" to the node \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg\|out\[15\]\" into an OR gate" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 45 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1653374311175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|low_temp\[12\] MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg\|out\[12\] " "Converted the fan-out from the tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|low_temp\[12\]\" to the node \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg\|out\[12\]\" into an OR gate" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 45 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1653374311175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|low_temp\[13\] MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg\|out\[13\] " "Converted the fan-out from the tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|low_temp\[13\]\" to the node \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg\|out\[13\]\" into an OR gate" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 45 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1653374311175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|low_temp\[8\] MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg\|out\[8\] " "Converted the fan-out from the tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|low_temp\[8\]\" to the node \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg\|out\[8\]\" into an OR gate" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 45 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1653374311175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|low_temp\[9\] MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg\|out\[9\] " "Converted the fan-out from the tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|low_temp\[9\]\" to the node \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg\|out\[9\]\" into an OR gate" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 45 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1653374311175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|low_temp\[6\] MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg\|out\[6\] " "Converted the fan-out from the tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|low_temp\[6\]\" to the node \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg\|out\[6\]\" into an OR gate" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 45 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1653374311175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|low_temp\[7\] MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg\|out\[7\] " "Converted the fan-out from the tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|low_temp\[7\]\" to the node \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg\|out\[7\]\" into an OR gate" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 45 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1653374311175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|low_temp\[5\] MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg\|out\[5\] " "Converted the fan-out from the tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|low_temp\[5\]\" to the node \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg\|out\[5\]\" into an OR gate" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 45 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1653374311175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|low_temp\[3\] MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg\|out\[3\] " "Converted the fan-out from the tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|low_temp\[3\]\" to the node \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg\|out\[3\]\" into an OR gate" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 45 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1653374311175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|low_temp\[4\] MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg\|out\[4\] " "Converted the fan-out from the tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|low_temp\[4\]\" to the node \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg\|out\[4\]\" into an OR gate" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 45 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1653374311175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|low_temp\[10\] MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg\|out\[10\] " "Converted the fan-out from the tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|low_temp\[10\]\" to the node \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg\|out\[10\]\" into an OR gate" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 45 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1653374311175 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEM_stage:mem_stage\|SRAMController:sramCtrl\|low_temp\[11\] MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg\|out\[11\] " "Converted the fan-out from the tri-state buffer \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|low_temp\[11\]\" to the node \"MEM_stage:mem_stage\|SRAMController:sramCtrl\|register:read_data_reg\|out\[11\]\" into an OR gate" {  } { { "SRAMController.v" "" { Text "E:/UT/S6/CALab/src/SRAMController.v" 45 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1653374311175 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1653374311175 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "RegisterFile.v" "" { Text "E:/UT/S6/CALab/src/RegisterFile.v" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1653374311219 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1653374311224 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "29 " "29 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1653374336494 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/UT/S6/CALab/src/output_files/ARM.map.smsg " "Generated suppressed messages file E:/UT/S6/CALab/src/output_files/ARM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1653374336708 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1653374337025 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653374337025 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3069 " "Implemented 3069 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1653374337357 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1653374337357 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1653374337357 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3031 " "Implemented 3031 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1653374337357 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1653374337357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 166 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 166 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653374337427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 24 11:08:57 2022 " "Processing ended: Tue May 24 11:08:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653374337427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653374337427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653374337427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653374337427 ""}
