// Seed: 3639414827
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  reg id_17;
  module_0(
      id_6, id_2, id_3, id_12, id_4
  );
  assign id_9 = id_7;
  initial assume (id_8) id_14 <= id_11;
  reg  id_18;
  wire id_19;
  wire id_20;
  assign id_16[1'd0] = id_17;
  always @(posedge id_4) begin
    id_17 <= id_5;
  end
  assign id_18 = id_11;
endmodule
