{
  "module_name": "mt8192-mmsys.h",
  "hash_id": "f1ec93abb386188dbca9c5a27628fbab44f5f1917296713db2f94b1d219b933e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/soc/mediatek/mt8192-mmsys.h",
  "human_readable_source": " \n\n#ifndef __SOC_MEDIATEK_MT8192_MMSYS_H\n#define __SOC_MEDIATEK_MT8192_MMSYS_H\n\n#define MT8192_MMSYS_OVL_MOUT_EN\t\t0xf04\n#define MT8192_DISP_OVL1_2L_MOUT_EN\t\t0xf08\n#define MT8192_DISP_OVL0_2L_MOUT_EN\t\t0xf18\n#define MT8192_DISP_OVL0_MOUT_EN\t\t0xf1c\n#define MT8192_DISP_RDMA0_SEL_IN\t\t0xf2c\n#define MT8192_DISP_RDMA0_SOUT_SEL\t\t0xf30\n#define MT8192_DISP_CCORR0_SOUT_SEL\t\t0xf34\n#define MT8192_DISP_AAL0_SEL_IN\t\t\t0xf38\n#define MT8192_DISP_DITHER0_MOUT_EN\t\t0xf3c\n#define MT8192_DISP_DSI0_SEL_IN\t\t\t0xf40\n#define MT8192_DISP_OVL2_2L_MOUT_EN\t\t0xf4c\n\n#define MT8192_DISP_OVL0_GO_BLEND\t\t\tBIT(0)\n#define MT8192_DITHER0_MOUT_IN_DSI0\t\t\tBIT(0)\n#define MT8192_OVL0_MOUT_EN_DISP_RDMA0\t\t\tBIT(0)\n#define MT8192_OVL2_2L_MOUT_EN_RDMA4\t\t\tBIT(0)\n#define MT8192_DISP_OVL0_GO_BG\t\t\t\tBIT(1)\n#define MT8192_DISP_OVL0_2L_GO_BLEND\t\t\tBIT(2)\n#define MT8192_DISP_OVL0_2L_GO_BG\t\t\tBIT(3)\n#define MT8192_OVL1_2L_MOUT_EN_RDMA1\t\t\tBIT(4)\n#define MT8192_OVL0_MOUT_EN_OVL0_2L\t\t\tBIT(4)\n#define MT8192_RDMA0_SEL_IN_OVL0_2L\t\t\t0x3\n#define MT8192_RDMA0_SOUT_COLOR0\t\t\t0x1\n#define MT8192_CCORR0_SOUT_AAL0\t\t\t\t0x1\n#define MT8192_AAL0_SEL_IN_CCORR0\t\t\t0x1\n#define MT8192_DSI0_SEL_IN_DITHER0\t\t\t0x1\n\nstatic const struct mtk_mmsys_routes mmsys_mt8192_routing_table[] = {\n\t{\n\t\tDDP_COMPONENT_OVL_2L0, DDP_COMPONENT_RDMA0,\n\t\tMT8192_DISP_OVL0_2L_MOUT_EN, MT8192_OVL0_MOUT_EN_DISP_RDMA0,\n\t\tMT8192_OVL0_MOUT_EN_DISP_RDMA0\n\t}, {\n\t\tDDP_COMPONENT_OVL_2L2, DDP_COMPONENT_RDMA4,\n\t\tMT8192_DISP_OVL2_2L_MOUT_EN, MT8192_OVL2_2L_MOUT_EN_RDMA4,\n\t\tMT8192_OVL2_2L_MOUT_EN_RDMA4\n\t}, {\n\t\tDDP_COMPONENT_DITHER0, DDP_COMPONENT_DSI0,\n\t\tMT8192_DISP_DITHER0_MOUT_EN, MT8192_DITHER0_MOUT_IN_DSI0,\n\t\tMT8192_DITHER0_MOUT_IN_DSI0\n\t}, {\n\t\tDDP_COMPONENT_OVL_2L0, DDP_COMPONENT_RDMA0,\n\t\tMT8192_DISP_RDMA0_SEL_IN, MT8192_RDMA0_SEL_IN_OVL0_2L,\n\t\tMT8192_RDMA0_SEL_IN_OVL0_2L\n\t}, {\n\t\tDDP_COMPONENT_CCORR, DDP_COMPONENT_AAL0,\n\t\tMT8192_DISP_AAL0_SEL_IN, MT8192_AAL0_SEL_IN_CCORR0,\n\t\tMT8192_AAL0_SEL_IN_CCORR0\n\t}, {\n\t\tDDP_COMPONENT_DITHER0, DDP_COMPONENT_DSI0,\n\t\tMT8192_DISP_DSI0_SEL_IN, MT8192_DSI0_SEL_IN_DITHER0,\n\t\tMT8192_DSI0_SEL_IN_DITHER0\n\t}, {\n\t\tDDP_COMPONENT_RDMA0, DDP_COMPONENT_COLOR0,\n\t\tMT8192_DISP_RDMA0_SOUT_SEL, MT8192_RDMA0_SOUT_COLOR0,\n\t\tMT8192_RDMA0_SOUT_COLOR0\n\t}, {\n\t\tDDP_COMPONENT_CCORR, DDP_COMPONENT_AAL0,\n\t\tMT8192_DISP_CCORR0_SOUT_SEL, MT8192_CCORR0_SOUT_AAL0,\n\t\tMT8192_CCORR0_SOUT_AAL0\n\t}, {\n\t\tDDP_COMPONENT_OVL0, DDP_COMPONENT_OVL_2L0,\n\t\tMT8192_MMSYS_OVL_MOUT_EN, MT8192_DISP_OVL0_GO_BG,\n\t\tMT8192_DISP_OVL0_GO_BG\n\t}, {\n\t\tDDP_COMPONENT_OVL_2L0, DDP_COMPONENT_RDMA0,\n\t\tMT8192_MMSYS_OVL_MOUT_EN, MT8192_DISP_OVL0_2L_GO_BLEND,\n\t\tMT8192_DISP_OVL0_2L_GO_BLEND\n\t}\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}