-- EASICS generated file
-- command : ariadne test.ari
-- tool_version : 1.4.31
-- input : test.ari
-- input : a_ent.vhd

library ieee;
use ieee.std_logic_1164.all;

entity test is
  port (

        port_from_matching_short : in std_logic;
        port_from_opposite_short : in std_logic;
        port_from_matching_long : in std_logic;
        port_from_opposite_long : in std_logic;
        port_to_matching_short_i : in std_logic;
        port_to_opposite_short_o : in std_logic;
        port_to_matching_long_in : in std_logic;
        port_to_opposite_long_out : in std_logic
       );
end test;
