<module name="CAMERARX_CORE_0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="REG0" acronym="REG0" offset="0x0" width="32" description="First register. Note: For detailed description on parameter functionality, refer to MIPI D-PHY Specification v1.00.00.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="Reserved fields" range="" rwaccess="NA"/>
    <bitfield id="HSCLOCKCONFIG" width="1" begin="24" end="24" resetval="0" description="Disable clock missing detector" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x00" description="Read returns zero" range="" rwaccess="R"/>
    <bitfield id="THS_TERM" width="8" begin="15" end="8" resetval="0x04" description="THS_TERM timing parameter in multiples of DDR clock frequency. Effective time for enabling of termination = synchronizer delay + timer delay + LPRX delay + combinational routing delay ~ (1&#8211;2)* DDRCLK + THS-TERM + ~ (1 &#8211;15) ns. Programmed value = floor(20 ns/DDR_CLK), where DDR_CLK is the period of the CSI-2 I/O lane rate. Default value: 4 (for 400 MHz)." range="" rwaccess="RW"/>
    <bitfield id="THS_SETTLE" width="8" begin="7" end="0" resetval="0x27" description="THS_SETTLE timing parameter in multiples of DDR clock frequency. Effective THS_SETTLE seen on line (starting to look for sync pattern) = synchronizer delay + timer delay + LPRX delay + combinational routing delay &#8211; pipeline delay in HS data path ~ (1&#8211;2)* DDRCLK + THS-SETTLE + ~ (1&#8211;15) ns &#8211;1*DDRCLK. Programmed value = floor(105 ns/DDR_CLK) + 4, where DDR_CLK is the period of the CSI-2 I/O lane rate. Default value: 39 (for 400 MHz). Minimum supported THS-SETTLE programmed value = 3." range="" rwaccess="RW"/>
  </register>
  <register id="REG1" acronym="REG1" offset="0x4" width="32" description="Second register. Note: For detailed description on parameter functionality, refer to MIPI D-PHY Specification v1.00.00.">
    <bitfield id="RESVD_READ_BIT" width="2" begin="31" end="30" resetval="0x0" description="Reserved bit" range="" rwaccess="NA"/>
    <bitfield id="RESET_DONE_STATUS" width="2" begin="29" end="28" resetval="0x0" description="Reset done read bits." range="" rwaccess="R">
      <bitenum value="28" id="RESETDONERXBYTECLK_BYTECLK_CSI2_28" token="RESET_DONE_STATUS_28" description="RESETDONERXBYTECLK Note: BYTECLK is provided to the CSI2 low level protocol"/>
      <bitenum value="29" id="RESETDONECTRLCLK_CTRLCLK_PHY_PRCM_29" token="RESET_DONE_STATUS_29" description="RESETDONECTRLCLK Note: This is the CTRLCLK provided to the PHY from the PRCM module."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="27" end="26" resetval="0x0" description="Write 0 for future compatibility." range="" rwaccess="RW"/>
    <bitfield id="CLOCK_MISS_DETECTOR_STATUS" width="1" begin="25" end="25" resetval="0" description="Clock missing detector status. Internal debug bit. 1: Error in clock missing detector." range="" rwaccess="R">
      <bitenum value="0" id="CLKMISS_CAMSS_0" token="CLOCK_MISS_DETECTOR_STATUS_0" description="Clock missing detector successful Note: CLKMISS detector is likely to malfunction, if tclk-trail section CAMSS Interrupt Events (60ns) is not honoured."/>
    </bitfield>
    <bitfield id="TCLK_TERM" width="7" begin="24" end="18" resetval="0x00" description="TCLK_TERM timing parameter in multiples of CTRLCLK Effective time for enabling of termination = synchronizer delay + timer delay + LPRX delay + combinational routing delay ~ (1&#8211;2)* CTRLCLK + TCLK_TERM + ~ (1&#8211;15) ns Programmed value = ceil(9.5 / CTRLCLK period) &#8211; 1 Default value : 0 (for 96 MHz)" range="" rwaccess="RW"/>
    <bitfield id="DPHY_HS_SYNC_PATTERN" width="8" begin="17" end="10" resetval="0xB8" description="DPHY mode HS sync pattern in byte order (reverse of received order) See, CSI2 PHY Error Signals." range="" rwaccess="RW"/>
    <bitfield id="TCLK_DIV" width="2" begin="9" end="8" resetval="0x1" description="CTRLCLK_DIV_FACTOR Divide factor for CTRLCLK for CLKMISS detector Programmed value = ceil (15ns/CTRLCLK Period) - 1 Default value: 1 (for 96 MHz) CLKMISS detection time = (5*TCLK_DIV+1)*(CTRLCLK period) &amp;amp;lt; 60ns Note: Only the CTRLCLK frequencies that satisfie above relationship are allowed. Typically, 96MHz will be used at CTRLCLK." range="" rwaccess="RW"/>
    <bitfield id="TCLK_SETTLE" width="8" begin="7" end="0" resetval="0x0E" description="TCLK_SETTLE timing parameter in multiples of CTRLCLK Clock Effective TCLK_SETTLE = synchronizer delay + timer delay + LPRX delay + combinational routing delay ~ (1&#8211;2)* CTRLCLK + Tclk-settle + ~ (1 &#8211;15) ns Programmed value = max[3, ceil(155 ns/CTRLCLK period) &#8211;1] Default value: 14 (for 96 MHz)" range="" rwaccess="RW"/>
  </register>
  <register id="REG2" acronym="REG2" offset="0x8" width="32" description="Third register">
    <bitfield id="TRIGGER_CMD_RXTRIGESC0" width="2" begin="31" end="30" resetval="0x0" description="Mapping of Trigger escape entry command to PPI output RXTRIGGERESC0 00 : '01100010' 01 : '01011101' 10: '00100001' 11: '10100000'" range="" rwaccess="RW"/>
    <bitfield id="TRIGGER_CMD_RXTRIGESC1" width="2" begin="29" end="28" resetval="0x0" description="Mapping of Trigger escape entry command to PPI output RXTRIGGERESC1 00 : '01011101' 01 : '00100001' 10: '10100000' 11: '01100010'" range="" rwaccess="RW"/>
    <bitfield id="TRIGGER_CMD_RXTRIGESC2" width="2" begin="27" end="26" resetval="0x0" description="Mapping of Trigger escape entry command to PPI output RXTRIGGERESC2 00 : '00100001' 01 : '01100010' 10: '01100010' 11: '01011101'" range="" rwaccess="RW"/>
    <bitfield id="TRIGGER_CMD_RXTRIGESC3" width="2" begin="25" end="24" resetval="0x0" description="Mapping of Trigger escape entry command to PPI output RXTRIGGERESC3 00 : '10100000' 01 : '01100010' 10: '01011101' 11: '00100001'" range="" rwaccess="RW"/>
    <bitfield id="CCP2_SYNC_PATTERN" width="24" begin="23" end="0" resetval="0x0000FF" description="CCP2 mode sync pattern in byte order (reverse of received order) See , CSI2 PHY Error Signals." range="" rwaccess="R"/>
  </register>
</module>
