V3 13
FL D:/Xilinx/Half_Adder_Structural/Half_Adder_Structural_Wave.vhw 2019/10/06.14:51:33 I.24
EN work/Half_Adder_Structural_Wave 1570353700 \
      FL D:/Xilinx/Half_Adder_Structural/Half_Adder_Structural_Wave.vhw \
      PB ieee/std_logic_1164 1132105529 PB ieee/std_logic_arith 1132105531 \
      PB ieee/STD_LOGIC_UNSIGNED 1132105537 PB ieee/STD_LOGIC_TEXTIO 1132105539 \
      PB std/textio 1132105521
AR work/Half_Adder_Structural_Wave/testbench_arch 1570353701 \
      FL D:/Xilinx/Half_Adder_Structural/Half_Adder_Structural_Wave.vhw \
      EN work/Half_Adder_Structural_Wave 1570353700 CP Half_Adder_Structural_vhdl \
      PB ieee/STD_LOGIC_TEXTIO 1132105539
FL D:/Xilinx/Half_Adder_Structural/Half_Adder_Structural_vhdl.vhd 2019/10/06.14:50:16 I.24
EN work/HA_XOR 1570353694          FL D:/Xilinx/Half_Adder_Structural/Half_Adder_Structural_vhdl.vhd \
      PB ieee/std_logic_1164 1132105529 PB ieee/std_logic_arith 1132105531 \
      PB ieee/STD_LOGIC_UNSIGNED 1132105537
AR work/HA_XOR/DATAFLOW 1570353695 \
      FL D:/Xilinx/Half_Adder_Structural/Half_Adder_Structural_vhdl.vhd \
      EN work/HA_XOR 1570353694
EN work/HA_AND 1570353696          FL D:/Xilinx/Half_Adder_Structural/Half_Adder_Structural_vhdl.vhd \
      PB ieee/std_logic_1164 1132105529 PB ieee/std_logic_arith 1132105531 \
      PB ieee/STD_LOGIC_UNSIGNED 1132105537
AR work/HA_AND/DATAFLOW 1570353697 \
      FL D:/Xilinx/Half_Adder_Structural/Half_Adder_Structural_vhdl.vhd \
      EN work/HA_AND 1570353696
EN work/Half_Adder_Structural_vhdl 1570353698 \
      FL D:/Xilinx/Half_Adder_Structural/Half_Adder_Structural_vhdl.vhd \
      PB ieee/std_logic_1164 1132105529 PB ieee/std_logic_arith 1132105531 \
      PB ieee/STD_LOGIC_UNSIGNED 1132105537
AR work/Half_Adder_Structural_vhdl/STRUCTURAL 1570353699 \
      FL D:/Xilinx/Half_Adder_Structural/Half_Adder_Structural_vhdl.vhd \
      EN work/Half_Adder_Structural_vhdl 1570353698 CP HA_XOR CP HA_AND
