_ZNK3dlx15InstructionInfo15GetArgumentTypeEN3phi7integerIhEE:
  168|   472k|        {
  169|   472k|            PHI_ASSERT(index < 3u);
  170|       |
  171|   472k|            switch (index.unsafe())
  172|   472k|            {
  173|   197k|                case 0:
  ------------------
  |  Branch (173:17): [True: 197k, False: 274k]
  ------------------
  174|   197k|                    return m_Arg1Type;
  175|       |
  176|   140k|                case 1:
  ------------------
  |  Branch (176:17): [True: 140k, False: 331k]
  ------------------
  177|   140k|                    return m_Arg2Type;
  178|       |
  179|   134k|                case 2:
  ------------------
  |  Branch (179:17): [True: 134k, False: 338k]
  ------------------
  180|   134k|                    return m_Arg3Type;
  181|       |
  182|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
  183|      0|                default:
  ------------------
  |  Branch (183:17): [True: 0, False: 472k]
  ------------------
  184|      0|                    PHI_ASSERT_NOT_REACHED();
  185|      0|                    return m_Arg1Type;
  186|   472k|#endif
  187|   472k|            }
  188|   472k|        }
_ZNK3dlx15InstructionInfo28GetNumberOfRequiredArgumentsEv:
  194|   120k|        {
  195|   120k|            phi::u8 number_of_argument_required = static_cast<std::uint8_t>(0u);
  196|       |
  197|       |            // Count the number of argument we need
  198|   120k|            if (m_Arg1Type != ArgumentType::None)
  ------------------
  |  Branch (198:17): [True: 116k, False: 4.31k]
  ------------------
  199|   116k|            {
  200|   116k|                number_of_argument_required += static_cast<std::uint8_t>(1u);
  201|   116k|            }
  202|   120k|            if (m_Arg2Type != ArgumentType::None)
  ------------------
  |  Branch (202:17): [True: 94.8k, False: 26.0k]
  ------------------
  203|  94.8k|            {
  204|  94.8k|                number_of_argument_required += static_cast<std::uint8_t>(1u);
  205|  94.8k|            }
  206|   120k|            if (m_Arg3Type != ArgumentType::None)
  ------------------
  |  Branch (206:17): [True: 68.1k, False: 52.8k]
  ------------------
  207|  68.1k|            {
  208|  68.1k|                number_of_argument_required += static_cast<std::uint8_t>(1u);
  209|  68.1k|            }
  210|       |
  211|   120k|            return number_of_argument_required;
  212|   120k|        }
_ZNK3dlx15InstructionInfo21GetRegisterAccessTypeEv:
  215|  7.53M|        {
  216|  7.53M|            return m_RegisterAccessType;
  217|  7.53M|        }
_ZNK3dlx15InstructionInfo11GetExecutorEv:
  220|   120k|        {
  221|   120k|            return m_Executor;
  222|   120k|        }
_ZN3dlxanENS_12ArgumentTypeES0_:
   37|  22.6M|    {
   38|  22.6M|        using underlying_t = phi::underlying_type_t<ArgumentType>;
   39|       |
   40|  22.6M|        return static_cast<ArgumentType>(static_cast<underlying_t>(lhs) &
   41|  22.6M|                                         static_cast<underlying_t>(rhs));
   42|  22.6M|    }
_ZN3dlx20ArgumentTypeIncludesENS_12ArgumentTypeES0_:
   54|  22.6M|    {
   55|  22.6M|        using underlying_t = std::underlying_type_t<ArgumentType>;
   56|       |
   57|  22.6M|        return static_cast<underlying_t>(type & test) != 0;
   58|  22.6M|    }

_ZN3dlx11MemoryBlock10MemoryByteC2Ev:
   17|  1.00k|            {}

_ZN3dlx9enum_nameINS_6OpCodeEEENSt3__117basic_string_viewIcNS2_11char_traitsIcEEEET_:
  203|   377k|    {
  204|   377k|        switch (value)
  205|   377k|        {
  206|      0|#define DLX_ENUM_OPCODE_IMPL(name)                                                                 \
  207|      0|    case OpCode::name:                                                                             \
  208|      0|        return #name;
  209|       |
  210|      0|            DLX_ENUM_OPCODE
  ------------------
  |  |   15|   148k|    DLX_ENUM_OPCODE_IMPL(ADD)                                                                      \
  |  |  ------------------
  |  |  |  |  207|   148k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 148k, False: 228k]
  |  |  |  |  ------------------
  |  |  |  |  208|   148k|        return #name;
  |  |  ------------------
  |  |   16|   148k|    DLX_ENUM_OPCODE_IMPL(ADDI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  13.4k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 13.4k, False: 363k]
  |  |  |  |  ------------------
  |  |  |  |  208|  13.4k|        return #name;
  |  |  ------------------
  |  |   17|  13.4k|    DLX_ENUM_OPCODE_IMPL(ADDU)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  2.26k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2.26k, False: 375k]
  |  |  |  |  ------------------
  |  |  |  |  208|  2.26k|        return #name;
  |  |  ------------------
  |  |   18|  7.40k|    DLX_ENUM_OPCODE_IMPL(ADDUI)                                                                    \
  |  |  ------------------
  |  |  |  |  207|  7.40k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 7.40k, False: 369k]
  |  |  |  |  ------------------
  |  |  |  |  208|  7.40k|        return #name;
  |  |  ------------------
  |  |   19|  7.40k|    DLX_ENUM_OPCODE_IMPL(ADDF)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  2.68k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2.68k, False: 374k]
  |  |  |  |  ------------------
  |  |  |  |  208|  2.68k|        return #name;
  |  |  ------------------
  |  |   20|  2.84k|    DLX_ENUM_OPCODE_IMPL(ADDD)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  2.84k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2.84k, False: 374k]
  |  |  |  |  ------------------
  |  |  |  |  208|  2.84k|        return #name;
  |  |  ------------------
  |  |   21|  2.84k|                                                                                                   \
  |  |   22|  2.84k|    /* Sub */                                                                                      \
  |  |   23|  3.73k|    DLX_ENUM_OPCODE_IMPL(SUB)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  3.73k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 3.73k, False: 373k]
  |  |  |  |  ------------------
  |  |  |  |  208|  3.73k|        return #name;
  |  |  ------------------
  |  |   24|  3.73k|    DLX_ENUM_OPCODE_IMPL(SUBI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  1.55k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.55k, False: 375k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.55k|        return #name;
  |  |  ------------------
  |  |   25|  4.84k|    DLX_ENUM_OPCODE_IMPL(SUBU)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  4.84k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 4.84k, False: 372k]
  |  |  |  |  ------------------
  |  |  |  |  208|  4.84k|        return #name;
  |  |  ------------------
  |  |   26|  4.84k|    DLX_ENUM_OPCODE_IMPL(SUBUI)                                                                    \
  |  |  ------------------
  |  |  |  |  207|    194|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 194, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|    194|        return #name;
  |  |  ------------------
  |  |   27|  3.12k|    DLX_ENUM_OPCODE_IMPL(SUBF)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  3.12k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 3.12k, False: 374k]
  |  |  |  |  ------------------
  |  |  |  |  208|  3.12k|        return #name;
  |  |  ------------------
  |  |   28|  3.12k|    DLX_ENUM_OPCODE_IMPL(SUBD)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  1.44k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.44k, False: 375k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.44k|        return #name;
  |  |  ------------------
  |  |   29|  1.44k|                                                                                                   \
  |  |   30|  1.44k|    /* Multiplication */                                                                           \
  |  |   31|  1.44k|    DLX_ENUM_OPCODE_IMPL(MULT)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  1.22k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.22k, False: 376k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.22k|        return #name;
  |  |  ------------------
  |  |   32|  1.99k|    DLX_ENUM_OPCODE_IMPL(MULTI)                                                                    \
  |  |  ------------------
  |  |  |  |  207|  1.99k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.99k, False: 375k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.99k|        return #name;
  |  |  ------------------
  |  |   33|  2.27k|    DLX_ENUM_OPCODE_IMPL(MULTU)                                                                    \
  |  |  ------------------
  |  |  |  |  207|  2.27k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2.27k, False: 375k]
  |  |  |  |  ------------------
  |  |  |  |  208|  2.27k|        return #name;
  |  |  ------------------
  |  |   34|  2.27k|    DLX_ENUM_OPCODE_IMPL(MULTUI)                                                                   \
  |  |  ------------------
  |  |  |  |  207|    647|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 647, False: 376k]
  |  |  |  |  ------------------
  |  |  |  |  208|    647|        return #name;
  |  |  ------------------
  |  |   35|  2.75k|    DLX_ENUM_OPCODE_IMPL(MULTF)                                                                    \
  |  |  ------------------
  |  |  |  |  207|  2.75k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2.75k, False: 374k]
  |  |  |  |  ------------------
  |  |  |  |  208|  2.75k|        return #name;
  |  |  ------------------
  |  |   36|  2.75k|    DLX_ENUM_OPCODE_IMPL(MULTD)                                                                    \
  |  |  ------------------
  |  |  |  |  207|  1.11k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.11k, False: 376k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.11k|        return #name;
  |  |  ------------------
  |  |   37|  1.11k|                                                                                                   \
  |  |   38|  1.11k|    /* Division */                                                                                 \
  |  |   39|  1.11k|    DLX_ENUM_OPCODE_IMPL(DIV)                                                                      \
  |  |  ------------------
  |  |  |  |  207|     99|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 99, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|     99|        return #name;
  |  |  ------------------
  |  |   40|     99|    DLX_ENUM_OPCODE_IMPL(DIVI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|     85|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 85, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|     85|        return #name;
  |  |  ------------------
  |  |   41|    221|    DLX_ENUM_OPCODE_IMPL(DIVU)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    221|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 221, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|    221|        return #name;
  |  |  ------------------
  |  |   42|  2.15k|    DLX_ENUM_OPCODE_IMPL(DIVUI)                                                                    \
  |  |  ------------------
  |  |  |  |  207|  2.15k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2.15k, False: 375k]
  |  |  |  |  ------------------
  |  |  |  |  208|  2.15k|        return #name;
  |  |  ------------------
  |  |   43|  2.15k|    DLX_ENUM_OPCODE_IMPL(DIVF)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    770|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 770, False: 376k]
  |  |  |  |  ------------------
  |  |  |  |  208|    770|        return #name;
  |  |  ------------------
  |  |   44|    770|    DLX_ENUM_OPCODE_IMPL(DIVD)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    333|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 333, False: 376k]
  |  |  |  |  ------------------
  |  |  |  |  208|    333|        return #name;
  |  |  ------------------
  |  |   45|    333|                                                                                                   \
  |  |   46|    333|    /* Shift left (logical) */                                                                     \
  |  |   47|    611|    DLX_ENUM_OPCODE_IMPL(SLL)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    611|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 611, False: 376k]
  |  |  |  |  ------------------
  |  |  |  |  208|    611|        return #name;
  |  |  ------------------
  |  |   48|    611|    DLX_ENUM_OPCODE_IMPL(SLLI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    237|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 237, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|    237|        return #name;
  |  |  ------------------
  |  |   49|    237|                                                                                                   \
  |  |   50|    237|    /* Shift right (logical) */                                                                    \
  |  |   51|  8.46k|    DLX_ENUM_OPCODE_IMPL(SRL)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  8.46k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 8.46k, False: 368k]
  |  |  |  |  ------------------
  |  |  |  |  208|  8.46k|        return #name;
  |  |  ------------------
  |  |   52|  8.47k|    DLX_ENUM_OPCODE_IMPL(SRLI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  8.47k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 8.47k, False: 368k]
  |  |  |  |  ------------------
  |  |  |  |  208|  8.47k|        return #name;
  |  |  ------------------
  |  |   53|  8.47k|                                                                                                   \
  |  |   54|  8.47k|    /* Shift left (arithmetic) */                                                                  \
  |  |   55|  8.47k|    DLX_ENUM_OPCODE_IMPL(SLA)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  1.71k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.71k, False: 375k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.71k|        return #name;
  |  |  ------------------
  |  |   56|  1.71k|    DLX_ENUM_OPCODE_IMPL(SLAI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|     96|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 96, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|     96|        return #name;
  |  |  ------------------
  |  |   57|     96|                                                                                                   \
  |  |   58|     96|    /* Shift right (arithmetic) */                                                                 \
  |  |   59|    148|    DLX_ENUM_OPCODE_IMPL(SRA)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    148|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 148, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|    148|        return #name;
  |  |  ------------------
  |  |   60|  1.17k|    DLX_ENUM_OPCODE_IMPL(SRAI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  1.17k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.17k, False: 376k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.17k|        return #name;
  |  |  ------------------
  |  |   61|  1.17k|                                                                                                   \
  |  |   62|  1.17k|    /* Logic */                                                                                    \
  |  |   63|  1.17k|                                                                                                   \
  |  |   64|  1.17k|    /* And */                                                                                      \
  |  |   65|  1.18k|    DLX_ENUM_OPCODE_IMPL(AND)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  1.18k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.18k, False: 376k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.18k|        return #name;
  |  |  ------------------
  |  |   66|  4.63k|    DLX_ENUM_OPCODE_IMPL(ANDI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  4.63k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 4.63k, False: 372k]
  |  |  |  |  ------------------
  |  |  |  |  208|  4.63k|        return #name;
  |  |  ------------------
  |  |   67|  4.63k|                                                                                                   \
  |  |   68|  4.63k|    /* Or */                                                                                       \
  |  |   69|  4.63k|    DLX_ENUM_OPCODE_IMPL(OR)                                                                       \
  |  |  ------------------
  |  |  |  |  207|     86|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 86, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|     86|        return #name;
  |  |  ------------------
  |  |   70|    104|    DLX_ENUM_OPCODE_IMPL(ORI)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    104|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 104, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|    104|        return #name;
  |  |  ------------------
  |  |   71|    104|                                                                                                   \
  |  |   72|    104|    /* XOR */                                                                                      \
  |  |   73|  2.27k|    DLX_ENUM_OPCODE_IMPL(XOR)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  2.27k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2.27k, False: 375k]
  |  |  |  |  ------------------
  |  |  |  |  208|  2.27k|        return #name;
  |  |  ------------------
  |  |   74|  2.46k|    DLX_ENUM_OPCODE_IMPL(XORI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  2.46k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2.46k, False: 374k]
  |  |  |  |  ------------------
  |  |  |  |  208|  2.46k|        return #name;
  |  |  ------------------
  |  |   75|  2.46k|                                                                                                   \
  |  |   76|  2.46k|    /* Set conditionals */                                                                         \
  |  |   77|  2.46k|                                                                                                   \
  |  |   78|  2.46k|    /* Less than */                                                                                \
  |  |   79|  2.46k|    DLX_ENUM_OPCODE_IMPL(SLT)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    303|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 303, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|    303|        return #name;
  |  |  ------------------
  |  |   80|  1.73k|    DLX_ENUM_OPCODE_IMPL(SLTI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  1.73k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.73k, False: 375k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.73k|        return #name;
  |  |  ------------------
  |  |   81|  1.73k|    DLX_ENUM_OPCODE_IMPL(SLTU)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    555|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 555, False: 376k]
  |  |  |  |  ------------------
  |  |  |  |  208|    555|        return #name;
  |  |  ------------------
  |  |   82|    555|    DLX_ENUM_OPCODE_IMPL(SLTUI)                                                                    \
  |  |  ------------------
  |  |  |  |  207|    371|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 371, False: 376k]
  |  |  |  |  ------------------
  |  |  |  |  208|    371|        return #name;
  |  |  ------------------
  |  |   83|    371|    DLX_ENUM_OPCODE_IMPL(LTF)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    311|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 311, False: 376k]
  |  |  |  |  ------------------
  |  |  |  |  208|    311|        return #name;
  |  |  ------------------
  |  |   84|  1.14k|    DLX_ENUM_OPCODE_IMPL(LTD)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  1.14k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.14k, False: 376k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.14k|        return #name;
  |  |  ------------------
  |  |   85|  1.14k|                                                                                                   \
  |  |   86|  1.14k|    /* Greater than */                                                                             \
  |  |   87|  2.35k|    DLX_ENUM_OPCODE_IMPL(SGT)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  2.35k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2.35k, False: 374k]
  |  |  |  |  ------------------
  |  |  |  |  208|  2.35k|        return #name;
  |  |  ------------------
  |  |   88|  2.35k|    DLX_ENUM_OPCODE_IMPL(SGTI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    107|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 107, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|    107|        return #name;
  |  |  ------------------
  |  |   89|  3.90k|    DLX_ENUM_OPCODE_IMPL(SGTU)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  3.90k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 3.90k, False: 373k]
  |  |  |  |  ------------------
  |  |  |  |  208|  3.90k|        return #name;
  |  |  ------------------
  |  |   90|  3.90k|    DLX_ENUM_OPCODE_IMPL(SGTUI)                                                                    \
  |  |  ------------------
  |  |  |  |  207|     99|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 99, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|     99|        return #name;
  |  |  ------------------
  |  |   91|  4.80k|    DLX_ENUM_OPCODE_IMPL(GTF)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  4.80k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 4.80k, False: 372k]
  |  |  |  |  ------------------
  |  |  |  |  208|  4.80k|        return #name;
  |  |  ------------------
  |  |   92|  4.80k|    DLX_ENUM_OPCODE_IMPL(GTD)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  3.89k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 3.89k, False: 373k]
  |  |  |  |  ------------------
  |  |  |  |  208|  3.89k|        return #name;
  |  |  ------------------
  |  |   93|  3.89k|                                                                                                   \
  |  |   94|  3.89k|    /* Less than or equal */                                                                       \
  |  |   95|  3.89k|    DLX_ENUM_OPCODE_IMPL(SLE)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  1.78k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.78k, False: 375k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.78k|        return #name;
  |  |  ------------------
  |  |   96|  1.78k|    DLX_ENUM_OPCODE_IMPL(SLEI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    135|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 135, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|    135|        return #name;
  |  |  ------------------
  |  |   97|    369|    DLX_ENUM_OPCODE_IMPL(SLEU)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    369|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 369, False: 376k]
  |  |  |  |  ------------------
  |  |  |  |  208|    369|        return #name;
  |  |  ------------------
  |  |   98|  1.12k|    DLX_ENUM_OPCODE_IMPL(SLEUI)                                                                    \
  |  |  ------------------
  |  |  |  |  207|  1.12k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.12k, False: 376k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.12k|        return #name;
  |  |  ------------------
  |  |   99|  1.12k|    DLX_ENUM_OPCODE_IMPL(LEF)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    189|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 189, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|    189|        return #name;
  |  |  ------------------
  |  |  100|  2.81k|    DLX_ENUM_OPCODE_IMPL(LED)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  2.81k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2.81k, False: 374k]
  |  |  |  |  ------------------
  |  |  |  |  208|  2.81k|        return #name;
  |  |  ------------------
  |  |  101|  2.81k|                                                                                                   \
  |  |  102|  2.81k|    /* Greater than or equal */                                                                    \
  |  |  103|  9.65k|    DLX_ENUM_OPCODE_IMPL(SGE)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  9.65k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 9.65k, False: 367k]
  |  |  |  |  ------------------
  |  |  |  |  208|  9.65k|        return #name;
  |  |  ------------------
  |  |  104|  9.65k|    DLX_ENUM_OPCODE_IMPL(SGEI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  7.55k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 7.55k, False: 369k]
  |  |  |  |  ------------------
  |  |  |  |  208|  7.55k|        return #name;
  |  |  ------------------
  |  |  105|  7.55k|    DLX_ENUM_OPCODE_IMPL(SGEU)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    195|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 195, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|    195|        return #name;
  |  |  ------------------
  |  |  106|  2.03k|    DLX_ENUM_OPCODE_IMPL(SGEUI)                                                                    \
  |  |  ------------------
  |  |  |  |  207|  2.03k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2.03k, False: 375k]
  |  |  |  |  ------------------
  |  |  |  |  208|  2.03k|        return #name;
  |  |  ------------------
  |  |  107|  2.03k|    DLX_ENUM_OPCODE_IMPL(GEF)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    120|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 120, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|    120|        return #name;
  |  |  ------------------
  |  |  108|    183|    DLX_ENUM_OPCODE_IMPL(GED)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    183|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 183, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|    183|        return #name;
  |  |  ------------------
  |  |  109|    183|                                                                                                   \
  |  |  110|    183|    /* Equal */                                                                                    \
  |  |  111|    615|    DLX_ENUM_OPCODE_IMPL(SEQ)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    615|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 615, False: 376k]
  |  |  |  |  ------------------
  |  |  |  |  208|    615|        return #name;
  |  |  ------------------
  |  |  112|  1.48k|    DLX_ENUM_OPCODE_IMPL(SEQI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  1.48k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.48k, False: 375k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.48k|        return #name;
  |  |  ------------------
  |  |  113|  4.51k|    DLX_ENUM_OPCODE_IMPL(SEQU)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  4.51k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 4.51k, False: 372k]
  |  |  |  |  ------------------
  |  |  |  |  208|  4.51k|        return #name;
  |  |  ------------------
  |  |  114|  4.51k|    DLX_ENUM_OPCODE_IMPL(SEQUI)                                                                    \
  |  |  ------------------
  |  |  |  |  207|  2.68k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2.68k, False: 374k]
  |  |  |  |  ------------------
  |  |  |  |  208|  2.68k|        return #name;
  |  |  ------------------
  |  |  115|  2.68k|    DLX_ENUM_OPCODE_IMPL(EQF)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  2.41k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2.41k, False: 374k]
  |  |  |  |  ------------------
  |  |  |  |  208|  2.41k|        return #name;
  |  |  ------------------
  |  |  116|  2.41k|    DLX_ENUM_OPCODE_IMPL(EQD)                                                                      \
  |  |  ------------------
  |  |  |  |  207|     79|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 79, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|     79|        return #name;
  |  |  ------------------
  |  |  117|     79|                                                                                                   \
  |  |  118|     79|    /* Not equal */                                                                                \
  |  |  119|  11.4k|    DLX_ENUM_OPCODE_IMPL(SNE)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  11.4k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 11.4k, False: 365k]
  |  |  |  |  ------------------
  |  |  |  |  208|  11.4k|        return #name;
  |  |  ------------------
  |  |  120|  11.4k|    DLX_ENUM_OPCODE_IMPL(SNEI)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    242|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 242, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|    242|        return #name;
  |  |  ------------------
  |  |  121|    242|    DLX_ENUM_OPCODE_IMPL(SNEU)                                                                     \
  |  |  ------------------
  |  |  |  |  207|     90|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 90, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|     90|        return #name;
  |  |  ------------------
  |  |  122|    457|    DLX_ENUM_OPCODE_IMPL(SNEUI)                                                                    \
  |  |  ------------------
  |  |  |  |  207|    457|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 457, False: 376k]
  |  |  |  |  ------------------
  |  |  |  |  208|    457|        return #name;
  |  |  ------------------
  |  |  123|    457|    DLX_ENUM_OPCODE_IMPL(NEF)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    125|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 125, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|    125|        return #name;
  |  |  ------------------
  |  |  124|    125|    DLX_ENUM_OPCODE_IMPL(NED)                                                                      \
  |  |  ------------------
  |  |  |  |  207|    108|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 108, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|    108|        return #name;
  |  |  ------------------
  |  |  125|    108|                                                                                                   \
  |  |  126|    108|    /* Conditional branching */                                                                    \
  |  |  127|    108|    DLX_ENUM_OPCODE_IMPL(BEQZ)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    103|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 103, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|    103|        return #name;
  |  |  ------------------
  |  |  128|    105|    DLX_ENUM_OPCODE_IMPL(BNEZ)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    105|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 105, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|    105|        return #name;
  |  |  ------------------
  |  |  129|    301|    DLX_ENUM_OPCODE_IMPL(BFPT)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    301|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 301, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|    301|        return #name;
  |  |  ------------------
  |  |  130|  9.59k|    DLX_ENUM_OPCODE_IMPL(BFPF)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  9.59k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 9.59k, False: 367k]
  |  |  |  |  ------------------
  |  |  |  |  208|  9.59k|        return #name;
  |  |  ------------------
  |  |  131|  9.59k|                                                                                                   \
  |  |  132|  9.59k|    /* Unconditional branching */                                                                  \
  |  |  133|  9.59k|    DLX_ENUM_OPCODE_IMPL(J)                                                                        \
  |  |  ------------------
  |  |  |  |  207|  2.74k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2.74k, False: 374k]
  |  |  |  |  ------------------
  |  |  |  |  208|  2.74k|        return #name;
  |  |  ------------------
  |  |  134|  2.74k|    DLX_ENUM_OPCODE_IMPL(JR)                                                                       \
  |  |  ------------------
  |  |  |  |  207|     87|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 87, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|     87|        return #name;
  |  |  ------------------
  |  |  135|  6.38k|    DLX_ENUM_OPCODE_IMPL(JAL)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  6.38k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 6.38k, False: 370k]
  |  |  |  |  ------------------
  |  |  |  |  208|  6.38k|        return #name;
  |  |  ------------------
  |  |  136|  6.38k|    DLX_ENUM_OPCODE_IMPL(JALR)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  6.32k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 6.32k, False: 370k]
  |  |  |  |  ------------------
  |  |  |  |  208|  6.32k|        return #name;
  |  |  ------------------
  |  |  137|  6.32k|                                                                                                   \
  |  |  138|  6.32k|    /* Loading data */                                                                             \
  |  |  139|  6.32k|    DLX_ENUM_OPCODE_IMPL(LHI)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  2.80k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2.80k, False: 374k]
  |  |  |  |  ------------------
  |  |  |  |  208|  2.80k|        return #name;
  |  |  ------------------
  |  |  140|  2.80k|    DLX_ENUM_OPCODE_IMPL(LB)                                                                       \
  |  |  ------------------
  |  |  |  |  207|     70|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 70, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|     70|        return #name;
  |  |  ------------------
  |  |  141|     75|    DLX_ENUM_OPCODE_IMPL(LBU)                                                                      \
  |  |  ------------------
  |  |  |  |  207|     75|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 75, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|     75|        return #name;
  |  |  ------------------
  |  |  142|    146|    DLX_ENUM_OPCODE_IMPL(LH)                                                                       \
  |  |  ------------------
  |  |  |  |  207|    146|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 146, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|    146|        return #name;
  |  |  ------------------
  |  |  143|  4.88k|    DLX_ENUM_OPCODE_IMPL(LHU)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  4.88k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 4.88k, False: 372k]
  |  |  |  |  ------------------
  |  |  |  |  208|  4.88k|        return #name;
  |  |  ------------------
  |  |  144|  4.88k|    DLX_ENUM_OPCODE_IMPL(LW)                                                                       \
  |  |  ------------------
  |  |  |  |  207|  3.88k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 3.88k, False: 373k]
  |  |  |  |  ------------------
  |  |  |  |  208|  3.88k|        return #name;
  |  |  ------------------
  |  |  145|  3.88k|    DLX_ENUM_OPCODE_IMPL(LWU)                                                                      \
  |  |  ------------------
  |  |  |  |  207|     67|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 67, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|     67|        return #name;
  |  |  ------------------
  |  |  146|    106|    DLX_ENUM_OPCODE_IMPL(LF)                                                                       \
  |  |  ------------------
  |  |  |  |  207|    106|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 106, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|    106|        return #name;
  |  |  ------------------
  |  |  147|  2.75k|    DLX_ENUM_OPCODE_IMPL(LD)                                                                       \
  |  |  ------------------
  |  |  |  |  207|  2.75k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2.75k, False: 374k]
  |  |  |  |  ------------------
  |  |  |  |  208|  2.75k|        return #name;
  |  |  ------------------
  |  |  148|  2.75k|                                                                                                   \
  |  |  149|  2.75k|    /* Storing data */                                                                             \
  |  |  150|  2.75k|    DLX_ENUM_OPCODE_IMPL(SB)                                                                       \
  |  |  ------------------
  |  |  |  |  207|  2.26k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2.26k, False: 375k]
  |  |  |  |  ------------------
  |  |  |  |  208|  2.26k|        return #name;
  |  |  ------------------
  |  |  151|  2.26k|    DLX_ENUM_OPCODE_IMPL(SBU)                                                                      \
  |  |  ------------------
  |  |  |  |  207|     73|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 73, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|     73|        return #name;
  |  |  ------------------
  |  |  152|    230|    DLX_ENUM_OPCODE_IMPL(SH)                                                                       \
  |  |  ------------------
  |  |  |  |  207|    230|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 230, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|    230|        return #name;
  |  |  ------------------
  |  |  153|  2.14k|    DLX_ENUM_OPCODE_IMPL(SHU)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  2.14k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2.14k, False: 375k]
  |  |  |  |  ------------------
  |  |  |  |  208|  2.14k|        return #name;
  |  |  ------------------
  |  |  154|  2.14k|    DLX_ENUM_OPCODE_IMPL(SW)                                                                       \
  |  |  ------------------
  |  |  |  |  207|     68|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 68, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|     68|        return #name;
  |  |  ------------------
  |  |  155|  2.13k|    DLX_ENUM_OPCODE_IMPL(SWU)                                                                      \
  |  |  ------------------
  |  |  |  |  207|  2.13k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2.13k, False: 375k]
  |  |  |  |  ------------------
  |  |  |  |  208|  2.13k|        return #name;
  |  |  ------------------
  |  |  156|  5.47k|    DLX_ENUM_OPCODE_IMPL(SF)                                                                       \
  |  |  ------------------
  |  |  |  |  207|  5.47k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 5.47k, False: 371k]
  |  |  |  |  ------------------
  |  |  |  |  208|  5.47k|        return #name;
  |  |  ------------------
  |  |  157|  5.47k|    DLX_ENUM_OPCODE_IMPL(SD)                                                                       \
  |  |  ------------------
  |  |  |  |  207|    626|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 626, False: 376k]
  |  |  |  |  ------------------
  |  |  |  |  208|    626|        return #name;
  |  |  ------------------
  |  |  158|    626|                                                                                                   \
  |  |  159|    626|    /* Moving data */                                                                              \
  |  |  160|    864|    DLX_ENUM_OPCODE_IMPL(MOVD)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    864|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 864, False: 376k]
  |  |  |  |  ------------------
  |  |  |  |  208|    864|        return #name;
  |  |  ------------------
  |  |  161|    864|    DLX_ENUM_OPCODE_IMPL(MOVF)                                                                     \
  |  |  ------------------
  |  |  |  |  207|    127|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 127, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|    127|        return #name;
  |  |  ------------------
  |  |  162|  2.36k|    DLX_ENUM_OPCODE_IMPL(MOVFP2I)                                                                  \
  |  |  ------------------
  |  |  |  |  207|  2.36k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2.36k, False: 374k]
  |  |  |  |  ------------------
  |  |  |  |  208|  2.36k|        return #name;
  |  |  ------------------
  |  |  163|  6.25k|    DLX_ENUM_OPCODE_IMPL(MOVI2FP)                                                                  \
  |  |  ------------------
  |  |  |  |  207|  6.25k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 6.25k, False: 371k]
  |  |  |  |  ------------------
  |  |  |  |  208|  6.25k|        return #name;
  |  |  ------------------
  |  |  164|  6.25k|                                                                                                   \
  |  |  165|  6.25k|    /* Converting data */                                                                          \
  |  |  166|  6.25k|    DLX_ENUM_OPCODE_IMPL(CVTF2D)                                                                   \
  |  |  ------------------
  |  |  |  |  207|     88|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 88, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|     88|        return #name;
  |  |  ------------------
  |  |  167|    132|    DLX_ENUM_OPCODE_IMPL(CVTF2I)                                                                   \
  |  |  ------------------
  |  |  |  |  207|    132|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 132, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|    132|        return #name;
  |  |  ------------------
  |  |  168|    132|    DLX_ENUM_OPCODE_IMPL(CVTD2F)                                                                   \
  |  |  ------------------
  |  |  |  |  207|    128|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 128, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|    128|        return #name;
  |  |  ------------------
  |  |  169|    806|    DLX_ENUM_OPCODE_IMPL(CVTD2I)                                                                   \
  |  |  ------------------
  |  |  |  |  207|    806|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 806, False: 376k]
  |  |  |  |  ------------------
  |  |  |  |  208|    806|        return #name;
  |  |  ------------------
  |  |  170|    806|    DLX_ENUM_OPCODE_IMPL(CVTI2F)                                                                   \
  |  |  ------------------
  |  |  |  |  207|    100|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 100, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|    100|        return #name;
  |  |  ------------------
  |  |  171|    100|    DLX_ENUM_OPCODE_IMPL(CVTI2D)                                                                   \
  |  |  ------------------
  |  |  |  |  207|     94|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 94, False: 377k]
  |  |  |  |  ------------------
  |  |  |  |  208|     94|        return #name;
  |  |  ------------------
  |  |  172|     94|                                                                                                   \
  |  |  173|     94|    /* Other */                                                                                    \
  |  |  174|  1.75k|    DLX_ENUM_OPCODE_IMPL(TRAP)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  1.75k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.75k, False: 375k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.75k|        return #name;
  |  |  ------------------
  |  |  175|  2.33k|    DLX_ENUM_OPCODE_IMPL(HALT)                                                                     \
  |  |  ------------------
  |  |  |  |  207|  2.33k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 2.33k, False: 374k]
  |  |  |  |  ------------------
  |  |  |  |  208|  2.33k|        return #name;
  |  |  ------------------
  |  |  176|  2.33k|    DLX_ENUM_OPCODE_IMPL(NOP)
  |  |  ------------------
  |  |  |  |  207|  1.19k|    case OpCode::name:                                                                             \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (207:5): [True: 1.19k, False: 376k]
  |  |  |  |  ------------------
  |  |  |  |  208|  1.19k|        return #name;
  |  |  ------------------
  ------------------
  211|       |
  212|      0|#undef DLX_ENUM_OPCODE_IMPL
  213|       |
  214|      0|            default:
  ------------------
  |  Branch (214:13): [True: 0, False: 377k]
  ------------------
  215|      0|                PHI_ASSERT_NOT_REACHED();
  216|   377k|        }
  217|   377k|    }

_ZN3dlx20IsReservedIdentifierENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
   31|  28.8k|    {
   32|  28.8k|        if (StringToIntRegister(token) != IntRegisterID::None)
  ------------------
  |  Branch (32:13): [True: 942, False: 27.8k]
  ------------------
   33|    942|        {
   34|    942|            return true;
   35|    942|        }
   36|       |
   37|  27.8k|        if (StringToFloatRegister(token) != FloatRegisterID::None)
  ------------------
  |  Branch (37:13): [True: 147, False: 27.7k]
  ------------------
   38|    147|        {
   39|    147|            return true;
   40|    147|        }
   41|       |
   42|  27.7k|        if (StringToOpCode(token) != OpCode::NONE)
  ------------------
  |  Branch (42:13): [True: 1.24k, False: 26.5k]
  ------------------
   43|  1.24k|        {
   44|  1.24k|            return true;
   45|  1.24k|        }
   46|       |
   47|  26.5k|        if (IsFPSR(token))
  ------------------
  |  Branch (47:13): [True: 0, False: 26.5k]
  ------------------
   48|      0|        {
   49|      0|            return true;
   50|      0|        }
   51|       |
   52|  26.5k|        return false;
   53|  26.5k|    }
_ZN3dlx17IsValidIdentifierENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
   56|  26.5k|    {
   57|  26.5k|        if (token.empty())
  ------------------
  |  Branch (57:13): [True: 0, False: 26.5k]
  ------------------
   58|      0|        {
   59|      0|            return false;
   60|      0|        }
   61|       |
   62|  26.5k|        const char first_char = token.at(0);
   63|       |
   64|  26.5k|        if (token.length() == 1u)
  ------------------
  |  Branch (64:13): [True: 1.10k, False: 25.3k]
  ------------------
   65|  1.10k|        {
   66|  1.10k|            return phi::is_alpha(first_char);
   67|  1.10k|        }
   68|       |
   69|  25.3k|        phi::boolean just_under_scores = (first_char == '_');
   70|  25.3k|        if (!(phi::is_alpha(first_char) || (first_char == '_')))
  ------------------
  |  Branch (70:13): [True: 4.20k, False: 21.1k]
  |  Branch (70:15): [True: 20.9k, False: 4.43k]
  |  Branch (70:44): [True: 226, False: 4.20k]
  ------------------
   71|  4.20k|        {
   72|  4.20k|            return false;
   73|  4.20k|        }
   74|       |
   75|   148k|        for (std::size_t index{1u}; index < token.length(); ++index)
  ------------------
  |  Branch (75:37): [True: 134k, False: 13.8k]
  ------------------
   76|   134k|        {
   77|   134k|            const char c{token.at(index)};
   78|       |
   79|   134k|            if (phi::is_alpha_numeric(c))
  ------------------
  |  Branch (79:17): [True: 53.0k, False: 81.2k]
  ------------------
   80|  53.0k|            {
   81|  53.0k|                just_under_scores = false;
   82|  53.0k|            }
   83|  81.2k|            else if (c == '_')
  ------------------
  |  Branch (83:22): [True: 73.8k, False: 7.37k]
  ------------------
   84|  73.8k|            {
   85|  73.8k|                continue;
   86|  73.8k|            }
   87|  7.37k|            else
   88|  7.37k|            {
   89|  7.37k|                return false;
   90|  7.37k|            }
   91|   134k|        }
   92|       |
   93|  13.8k|        return !just_under_scores;
   94|  21.1k|    }
_ZN3dlx11ParseNumberENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
  100|   708k|    {
  101|   708k|        if (token.empty())
  ------------------
  |  Branch (101:13): [True: 0, False: 708k]
  ------------------
  102|      0|        {
  103|      0|            return {};
  104|      0|        }
  105|       |
  106|   708k|        if (token.length() == 1)
  ------------------
  |  Branch (106:13): [True: 45.4k, False: 662k]
  ------------------
  107|  45.4k|        {
  108|  45.4k|            if (phi::is_digit(token.at(0)))
  ------------------
  |  Branch (108:17): [True: 25.5k, False: 19.8k]
  ------------------
  109|  25.5k|            {
  110|  25.5k|                return static_cast<std::int16_t>(token.at(0) - '0');
  111|  25.5k|            }
  112|       |
  113|  19.8k|            return {};
  114|  45.4k|        }
  115|       |
  116|       |        // Disallow trailing seperators
  117|   662k|        if (token.at(token.size() - 1) == '\'')
  ------------------
  |  Branch (117:13): [True: 130, False: 662k]
  ------------------
  118|    130|        {
  119|    130|            return {};
  120|    130|        }
  121|       |
  122|   662k|        std::int32_t number{0};
  123|   662k|        phi::boolean is_negative{false};
  124|   662k|        phi::boolean starts_with_zero{false};
  125|   662k|        phi::boolean parsing_binary{false};
  126|   662k|        phi::boolean parsing_octal{false};
  127|   662k|        phi::boolean parsing_hexadecimal{false};
  128|   662k|        phi::boolean parsed_something{false};
  129|   662k|        phi::boolean parsed_separator{false};
  130|       |
  131|       |        // TODO: Move x'th character checks out of the for loop
  132|       |
  133|   733k|        for (std::size_t index{0u}; index < token.length(); ++index)
  ------------------
  |  Branch (133:37): [True: 724k, False: 8.90k]
  ------------------
  134|   724k|        {
  135|   724k|            const char c{token.at(index)};
  136|       |
  137|       |            // First character
  138|   724k|            if (index == 0u)
  ------------------
  |  Branch (138:17): [True: 662k, False: 61.8k]
  ------------------
  139|   662k|            {
  140|   662k|                if (c == '+')
  ------------------
  |  Branch (140:21): [True: 451, False: 662k]
  ------------------
  141|    451|                {
  142|    451|                    continue;
  143|    451|                }
  144|       |
  145|   662k|                if (c == '-')
  ------------------
  |  Branch (145:21): [True: 705, False: 661k]
  ------------------
  146|    705|                {
  147|    705|                    is_negative = true;
  148|    705|                    continue;
  149|    705|                }
  150|       |
  151|   661k|                if (c == '0')
  ------------------
  |  Branch (151:21): [True: 29.5k, False: 631k]
  ------------------
  152|  29.5k|                {
  153|  29.5k|                    starts_with_zero = true;
  154|  29.5k|                    continue;
  155|  29.5k|                }
  156|       |
  157|   631k|                if (c == '\'')
  ------------------
  |  Branch (157:21): [True: 98, False: 631k]
  ------------------
  158|     98|                {
  159|     98|                    return {};
  160|     98|                }
  161|   631k|            }
  162|       |
  163|       |            // Second character
  164|   693k|            if (index == 1u)
  ------------------
  |  Branch (164:17): [True: 31.3k, False: 662k]
  ------------------
  165|  31.3k|            {
  166|  31.3k|                if (starts_with_zero)
  ------------------
  |  Branch (166:21): [True: 29.5k, False: 1.83k]
  ------------------
  167|  29.5k|                {
  168|       |                    // Binary
  169|  29.5k|                    if (c == 'b' || c == 'B')
  ------------------
  |  Branch (169:25): [True: 3.44k, False: 26.0k]
  |  Branch (169:37): [True: 3.50k, False: 22.5k]
  ------------------
  170|  6.94k|                    {
  171|  6.94k|                        parsing_binary = true;
  172|  6.94k|                        continue;
  173|  6.94k|                    }
  174|       |
  175|       |                    // Hexadecimal
  176|  22.5k|                    if (c == 'x' || c == 'X')
  ------------------
  |  Branch (176:25): [True: 5.30k, False: 17.2k]
  |  Branch (176:37): [True: 1.50k, False: 15.7k]
  ------------------
  177|  6.80k|                    {
  178|  6.80k|                        parsing_hexadecimal = true;
  179|  6.80k|                        continue;
  180|  6.80k|                    }
  181|       |
  182|       |                    // Octal
  183|  15.7k|                    parsing_octal = true;
  184|  15.7k|                }
  185|  31.3k|            }
  186|       |
  187|       |            // Handle seperators
  188|   680k|            if (c == '\'')
  ------------------
  |  Branch (188:17): [True: 147, False: 679k]
  ------------------
  189|    147|            {
  190|    147|                if (parsed_separator)
  ------------------
  |  Branch (190:21): [True: 66, False: 81]
  ------------------
  191|     66|                {
  192|     66|                    return {};
  193|     66|                }
  194|       |
  195|     81|                parsed_separator = true;
  196|     81|                continue;
  197|    147|            }
  198|       |
  199|       |            // Check for over/underflow
  200|   679k|            if (is_negative && (-number < std::numeric_limits<std::int16_t>::min()))
  ------------------
  |  Branch (200:17): [True: 715, False: 679k]
  |  Branch (200:32): [True: 0, False: 715]
  ------------------
  201|      0|            {
  202|       |                // Would underflow
  203|      0|                return {};
  204|      0|            }
  205|   679k|            if (!is_negative && (number > std::numeric_limits<std::int16_t>::max()))
  ------------------
  |  Branch (205:17): [True: 679k, False: 715]
  |  Branch (205:17): [True: 0, False: 679k]
  |  Branch (205:33): [True: 0, False: 679k]
  ------------------
  206|      0|            {
  207|       |                // Would overflow
  208|      0|                return {};
  209|      0|            }
  210|       |
  211|   679k|            parsed_separator = false;
  212|   679k|            parsed_something = true;
  213|       |
  214|   679k|            if (parsing_binary)
  ------------------
  |  Branch (214:17): [True: 9.43k, False: 670k]
  ------------------
  215|  9.43k|            {
  216|  9.43k|                if (!phi::is_binary_digit(c))
  ------------------
  |  Branch (216:21): [True: 3.61k, False: 5.82k]
  ------------------
  217|  3.61k|                {
  218|  3.61k|                    return {};
  219|  3.61k|                }
  220|       |
  221|  5.82k|                number <<= 1;
  222|  5.82k|                number |= (c - '0');
  223|  5.82k|            }
  224|   670k|            else if (parsing_octal)
  ------------------
  |  Branch (224:22): [True: 25.8k, False: 644k]
  ------------------
  225|  25.8k|            {
  226|  25.8k|                if (!phi::is_octal_digit(c))
  ------------------
  |  Branch (226:21): [True: 12.0k, False: 13.8k]
  ------------------
  227|  12.0k|                {
  228|  12.0k|                    return {};
  229|  12.0k|                }
  230|       |
  231|  13.8k|                number <<= 3;
  232|  13.8k|                number |= (c - '0');
  233|  13.8k|            }
  234|   644k|            else if (parsing_hexadecimal)
  ------------------
  |  Branch (234:22): [True: 10.7k, False: 633k]
  ------------------
  235|  10.7k|            {
  236|  10.7k|                if (!phi::is_hex_digit(c))
  ------------------
  |  Branch (236:21): [True: 5.19k, False: 5.55k]
  ------------------
  237|  5.19k|                {
  238|  5.19k|                    return {};
  239|  5.19k|                }
  240|       |
  241|  5.55k|                number <<= 4;
  242|  5.55k|                number |= phi::hex_digit_value(c).unsafe();
  243|  5.55k|            }
  244|   633k|            else
  245|   633k|            {
  246|   633k|                if (!phi::is_digit(c))
  ------------------
  |  Branch (246:21): [True: 632k, False: 1.52k]
  ------------------
  247|   632k|                {
  248|   632k|                    return {};
  249|   632k|                }
  250|       |
  251|       |                // Disallow leading zeros
  252|  1.52k|                if (number == 0 && c == '0')
  ------------------
  |  Branch (252:21): [True: 1.18k, False: 341]
  |  Branch (252:36): [True: 402, False: 782]
  ------------------
  253|    402|                {
  254|    402|                    return {};
  255|    402|                }
  256|       |
  257|  1.12k|                number *= 10;
  258|  1.12k|                number += (c - '0');
  259|  1.12k|            }
  260|   679k|        }
  261|       |
  262|  8.90k|        if (parsed_something)
  ------------------
  |  Branch (262:13): [True: 7.57k, False: 1.32k]
  ------------------
  263|  7.57k|        {
  264|       |            // Check for over/underflow
  265|  7.57k|            if (is_negative && (-number < std::numeric_limits<std::int16_t>::min()))
  ------------------
  |  Branch (265:17): [True: 98, False: 7.47k]
  |  Branch (265:32): [True: 0, False: 98]
  ------------------
  266|      0|            {
  267|       |                // Would underflow
  268|      0|                return {};
  269|      0|            }
  270|  7.57k|            if (!is_negative && (number > std::numeric_limits<std::int16_t>::max()))
  ------------------
  |  Branch (270:17): [True: 7.47k, False: 98]
  |  Branch (270:17): [True: 0, False: 7.57k]
  |  Branch (270:33): [True: 0, False: 7.47k]
  ------------------
  271|      0|            {
  272|       |                // Would overflow
  273|      0|                return {};
  274|      0|            }
  275|       |
  276|  7.57k|            if (is_negative)
  ------------------
  |  Branch (276:17): [True: 98, False: 7.47k]
  ------------------
  277|     98|            {
  278|     98|                return static_cast<std::int16_t>(-number);
  279|     98|            }
  280|       |
  281|  7.47k|            return static_cast<std::int16_t>(number);
  282|  7.57k|        }
  283|       |
  284|  1.32k|        return {};
  285|  8.90k|    }

_ZN3dlx9enum_nameINS_13IntRegisterIDEEENSt3__117basic_string_viewIcNS2_11char_traitsIcEEEET_:
   95|  69.7k|    {
   96|  69.7k|        switch (value)
   97|  69.7k|        {
   98|      0|#define DLX_ENUM_INT_REGISTER_ID_IMPL(name)                                                        \
   99|      0|    case IntRegisterID::name:                                                                      \
  100|      0|        return #name;
  101|       |
  102|      0|            DLX_ENUM_INT_REGISTER_ID
  ------------------
  |  |   13|  10.2k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R0)                                                              \
  |  |  ------------------
  |  |  |  |   99|  10.2k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 10.2k, False: 59.4k]
  |  |  |  |  ------------------
  |  |  |  |  100|  10.2k|        return #name;
  |  |  ------------------
  |  |   14|  26.2k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R1)                                                              \
  |  |  ------------------
  |  |  |  |   99|  26.2k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 26.2k, False: 43.5k]
  |  |  |  |  ------------------
  |  |  |  |  100|  26.2k|        return #name;
  |  |  ------------------
  |  |   15|  26.2k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R2)                                                              \
  |  |  ------------------
  |  |  |  |   99|    450|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 450, False: 69.3k]
  |  |  |  |  ------------------
  |  |  |  |  100|    450|        return #name;
  |  |  ------------------
  |  |   16|  7.98k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R3)                                                              \
  |  |  ------------------
  |  |  |  |   99|  7.98k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 7.98k, False: 61.7k]
  |  |  |  |  ------------------
  |  |  |  |  100|  7.98k|        return #name;
  |  |  ------------------
  |  |   17|  7.98k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R4)                                                              \
  |  |  ------------------
  |  |  |  |   99|    715|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 715, False: 69.0k]
  |  |  |  |  ------------------
  |  |  |  |  100|    715|        return #name;
  |  |  ------------------
  |  |   18|  2.31k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R5)                                                              \
  |  |  ------------------
  |  |  |  |   99|  2.31k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 2.31k, False: 67.4k]
  |  |  |  |  ------------------
  |  |  |  |  100|  2.31k|        return #name;
  |  |  ------------------
  |  |   19|  2.31k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R6)                                                              \
  |  |  ------------------
  |  |  |  |   99|    124|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 124, False: 69.6k]
  |  |  |  |  ------------------
  |  |  |  |  100|    124|        return #name;
  |  |  ------------------
  |  |   20|    124|    DLX_ENUM_INT_REGISTER_ID_IMPL(R7)                                                              \
  |  |  ------------------
  |  |  |  |   99|     44|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 44, False: 69.7k]
  |  |  |  |  ------------------
  |  |  |  |  100|     44|        return #name;
  |  |  ------------------
  |  |   21|    567|    DLX_ENUM_INT_REGISTER_ID_IMPL(R8)                                                              \
  |  |  ------------------
  |  |  |  |   99|    567|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 567, False: 69.2k]
  |  |  |  |  ------------------
  |  |  |  |  100|    567|        return #name;
  |  |  ------------------
  |  |   22|    567|    DLX_ENUM_INT_REGISTER_ID_IMPL(R9)                                                              \
  |  |  ------------------
  |  |  |  |   99|    402|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 402, False: 69.3k]
  |  |  |  |  ------------------
  |  |  |  |  100|    402|        return #name;
  |  |  ------------------
  |  |   23|    402|    DLX_ENUM_INT_REGISTER_ID_IMPL(R10)                                                             \
  |  |  ------------------
  |  |  |  |   99|    145|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 145, False: 69.6k]
  |  |  |  |  ------------------
  |  |  |  |  100|    145|        return #name;
  |  |  ------------------
  |  |   24|    196|    DLX_ENUM_INT_REGISTER_ID_IMPL(R11)                                                             \
  |  |  ------------------
  |  |  |  |   99|    196|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 196, False: 69.5k]
  |  |  |  |  ------------------
  |  |  |  |  100|    196|        return #name;
  |  |  ------------------
  |  |   25|    196|    DLX_ENUM_INT_REGISTER_ID_IMPL(R12)                                                             \
  |  |  ------------------
  |  |  |  |   99|      9|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 9, False: 69.7k]
  |  |  |  |  ------------------
  |  |  |  |  100|      9|        return #name;
  |  |  ------------------
  |  |   26|    548|    DLX_ENUM_INT_REGISTER_ID_IMPL(R13)                                                             \
  |  |  ------------------
  |  |  |  |   99|    548|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 548, False: 69.2k]
  |  |  |  |  ------------------
  |  |  |  |  100|    548|        return #name;
  |  |  ------------------
  |  |   27|    548|    DLX_ENUM_INT_REGISTER_ID_IMPL(R14)                                                             \
  |  |  ------------------
  |  |  |  |   99|      7|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 7, False: 69.7k]
  |  |  |  |  ------------------
  |  |  |  |  100|      7|        return #name;
  |  |  ------------------
  |  |   28|    980|    DLX_ENUM_INT_REGISTER_ID_IMPL(R15)                                                             \
  |  |  ------------------
  |  |  |  |   99|    980|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 980, False: 68.7k]
  |  |  |  |  ------------------
  |  |  |  |  100|    980|        return #name;
  |  |  ------------------
  |  |   29|  8.15k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R16)                                                             \
  |  |  ------------------
  |  |  |  |   99|  8.15k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 8.15k, False: 61.6k]
  |  |  |  |  ------------------
  |  |  |  |  100|  8.15k|        return #name;
  |  |  ------------------
  |  |   30|  8.15k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R17)                                                             \
  |  |  ------------------
  |  |  |  |   99|    219|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 219, False: 69.5k]
  |  |  |  |  ------------------
  |  |  |  |  100|    219|        return #name;
  |  |  ------------------
  |  |   31|    219|    DLX_ENUM_INT_REGISTER_ID_IMPL(R18)                                                             \
  |  |  ------------------
  |  |  |  |   99|    101|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 101, False: 69.6k]
  |  |  |  |  ------------------
  |  |  |  |  100|    101|        return #name;
  |  |  ------------------
  |  |   32|    101|    DLX_ENUM_INT_REGISTER_ID_IMPL(R19)                                                             \
  |  |  ------------------
  |  |  |  |   99|     13|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 13, False: 69.7k]
  |  |  |  |  ------------------
  |  |  |  |  100|     13|        return #name;
  |  |  ------------------
  |  |   33|    524|    DLX_ENUM_INT_REGISTER_ID_IMPL(R20)                                                             \
  |  |  ------------------
  |  |  |  |   99|    524|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 524, False: 69.2k]
  |  |  |  |  ------------------
  |  |  |  |  100|    524|        return #name;
  |  |  ------------------
  |  |   34|    942|    DLX_ENUM_INT_REGISTER_ID_IMPL(R21)                                                             \
  |  |  ------------------
  |  |  |  |   99|    942|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 942, False: 68.8k]
  |  |  |  |  ------------------
  |  |  |  |  100|    942|        return #name;
  |  |  ------------------
  |  |   35|    942|    DLX_ENUM_INT_REGISTER_ID_IMPL(R22)                                                             \
  |  |  ------------------
  |  |  |  |   99|      5|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 5, False: 69.7k]
  |  |  |  |  ------------------
  |  |  |  |  100|      5|        return #name;
  |  |  ------------------
  |  |   36|  2.44k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R23)                                                             \
  |  |  ------------------
  |  |  |  |   99|  2.44k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 2.44k, False: 67.3k]
  |  |  |  |  ------------------
  |  |  |  |  100|  2.44k|        return #name;
  |  |  ------------------
  |  |   37|  2.44k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R24)                                                             \
  |  |  ------------------
  |  |  |  |   99|     36|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 36, False: 69.7k]
  |  |  |  |  ------------------
  |  |  |  |  100|     36|        return #name;
  |  |  ------------------
  |  |   38|     36|    DLX_ENUM_INT_REGISTER_ID_IMPL(R25)                                                             \
  |  |  ------------------
  |  |  |  |   99|     21|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 21, False: 69.7k]
  |  |  |  |  ------------------
  |  |  |  |  100|     21|        return #name;
  |  |  ------------------
  |  |   39|  1.48k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R26)                                                             \
  |  |  ------------------
  |  |  |  |   99|  1.48k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 1.48k, False: 68.2k]
  |  |  |  |  ------------------
  |  |  |  |  100|  1.48k|        return #name;
  |  |  ------------------
  |  |   40|  1.91k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R27)                                                             \
  |  |  ------------------
  |  |  |  |   99|  1.91k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 1.91k, False: 67.8k]
  |  |  |  |  ------------------
  |  |  |  |  100|  1.91k|        return #name;
  |  |  ------------------
  |  |   41|  1.91k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R28)                                                             \
  |  |  ------------------
  |  |  |  |   99|     37|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 37, False: 69.7k]
  |  |  |  |  ------------------
  |  |  |  |  100|     37|        return #name;
  |  |  ------------------
  |  |   42|     37|    DLX_ENUM_INT_REGISTER_ID_IMPL(R29)                                                             \
  |  |  ------------------
  |  |  |  |   99|     24|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 24, False: 69.7k]
  |  |  |  |  ------------------
  |  |  |  |  100|     24|        return #name;
  |  |  ------------------
  |  |   43|  1.95k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R30)                                                             \
  |  |  ------------------
  |  |  |  |   99|  1.95k|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 1.95k, False: 67.8k]
  |  |  |  |  ------------------
  |  |  |  |  100|  1.95k|        return #name;
  |  |  ------------------
  |  |   44|  1.95k|    DLX_ENUM_INT_REGISTER_ID_IMPL(R31)
  |  |  ------------------
  |  |  |  |   99|    866|    case IntRegisterID::name:                                                                      \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (99:5): [True: 866, False: 68.9k]
  |  |  |  |  ------------------
  |  |  |  |  100|    866|        return #name;
  |  |  ------------------
  ------------------
  103|       |
  104|      0|#undef DLX_ENUM_INT_REGISTER_ID_IMPL
  105|       |
  106|      0|            default:
  ------------------
  |  Branch (106:13): [True: 0, False: 69.7k]
  ------------------
  107|      0|                PHI_ASSERT_NOT_REACHED();
  108|  69.7k|        }
  109|  69.7k|    }
_ZN3dlx9enum_nameINS_15FloatRegisterIDEEENSt3__117basic_string_viewIcNS2_11char_traitsIcEEEET_:
  130|  27.8k|    {
  131|  27.8k|        switch (value)
  132|  27.8k|        {
  133|      0|#define DLX_ENUM_FLOAT_REGISTER_ID_IMPL(name)                                                      \
  134|      0|    case FloatRegisterID::name:                                                                    \
  135|      0|        return #name;
  136|       |
  137|      0|            DLX_ENUM_FLOAT_REGISTER_ID
  ------------------
  |  |   47|  3.30k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F0)                                                            \
  |  |  ------------------
  |  |  |  |  134|  3.30k|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 3.30k, False: 24.5k]
  |  |  |  |  ------------------
  |  |  |  |  135|  3.30k|        return #name;
  |  |  ------------------
  |  |   48|  3.30k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F1)                                                            \
  |  |  ------------------
  |  |  |  |  134|  1.96k|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 1.96k, False: 25.8k]
  |  |  |  |  ------------------
  |  |  |  |  135|  1.96k|        return #name;
  |  |  ------------------
  |  |   49|  1.96k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F2)                                                            \
  |  |  ------------------
  |  |  |  |  134|     23|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 23, False: 27.8k]
  |  |  |  |  ------------------
  |  |  |  |  135|     23|        return #name;
  |  |  ------------------
  |  |   50|     23|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F3)                                                            \
  |  |  ------------------
  |  |  |  |  134|      4|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 4, False: 27.8k]
  |  |  |  |  ------------------
  |  |  |  |  135|      4|        return #name;
  |  |  ------------------
  |  |   51|      4|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F4)                                                            \
  |  |  ------------------
  |  |  |  |  134|      4|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 4, False: 27.8k]
  |  |  |  |  ------------------
  |  |  |  |  135|      4|        return #name;
  |  |  ------------------
  |  |   52|      5|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F5)                                                            \
  |  |  ------------------
  |  |  |  |  134|      5|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 5, False: 27.8k]
  |  |  |  |  ------------------
  |  |  |  |  135|      5|        return #name;
  |  |  ------------------
  |  |   53|     17|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F6)                                                            \
  |  |  ------------------
  |  |  |  |  134|     17|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 17, False: 27.8k]
  |  |  |  |  ------------------
  |  |  |  |  135|     17|        return #name;
  |  |  ------------------
  |  |   54|     30|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F7)                                                            \
  |  |  ------------------
  |  |  |  |  134|     30|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 30, False: 27.7k]
  |  |  |  |  ------------------
  |  |  |  |  135|     30|        return #name;
  |  |  ------------------
  |  |   55|    411|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F8)                                                            \
  |  |  ------------------
  |  |  |  |  134|    411|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 411, False: 27.4k]
  |  |  |  |  ------------------
  |  |  |  |  135|    411|        return #name;
  |  |  ------------------
  |  |   56|  1.85k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F9)                                                            \
  |  |  ------------------
  |  |  |  |  134|  1.85k|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 1.85k, False: 25.9k]
  |  |  |  |  ------------------
  |  |  |  |  135|  1.85k|        return #name;
  |  |  ------------------
  |  |   57|  1.85k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F10)                                                           \
  |  |  ------------------
  |  |  |  |  134|     54|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 54, False: 27.7k]
  |  |  |  |  ------------------
  |  |  |  |  135|     54|        return #name;
  |  |  ------------------
  |  |   58|     54|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F11)                                                           \
  |  |  ------------------
  |  |  |  |  134|      6|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 6, False: 27.8k]
  |  |  |  |  ------------------
  |  |  |  |  135|      6|        return #name;
  |  |  ------------------
  |  |   59|      6|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F12)                                                           \
  |  |  ------------------
  |  |  |  |  134|      2|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 2, False: 27.8k]
  |  |  |  |  ------------------
  |  |  |  |  135|      2|        return #name;
  |  |  ------------------
  |  |   60|     41|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F13)                                                           \
  |  |  ------------------
  |  |  |  |  134|     41|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 41, False: 27.7k]
  |  |  |  |  ------------------
  |  |  |  |  135|     41|        return #name;
  |  |  ------------------
  |  |   61|     41|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F14)                                                           \
  |  |  ------------------
  |  |  |  |  134|      1|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 1, False: 27.8k]
  |  |  |  |  ------------------
  |  |  |  |  135|      1|        return #name;
  |  |  ------------------
  |  |   62|      5|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F15)                                                           \
  |  |  ------------------
  |  |  |  |  134|      5|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 5, False: 27.8k]
  |  |  |  |  ------------------
  |  |  |  |  135|      5|        return #name;
  |  |  ------------------
  |  |   63|  1.23k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F16)                                                           \
  |  |  ------------------
  |  |  |  |  134|  1.23k|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 1.23k, False: 26.5k]
  |  |  |  |  ------------------
  |  |  |  |  135|  1.23k|        return #name;
  |  |  ------------------
  |  |   64|  1.23k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F17)                                                           \
  |  |  ------------------
  |  |  |  |  134|    275|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 275, False: 27.5k]
  |  |  |  |  ------------------
  |  |  |  |  135|    275|        return #name;
  |  |  ------------------
  |  |   65|    333|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F18)                                                           \
  |  |  ------------------
  |  |  |  |  134|    333|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 333, False: 27.4k]
  |  |  |  |  ------------------
  |  |  |  |  135|    333|        return #name;
  |  |  ------------------
  |  |   66|    333|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F19)                                                           \
  |  |  ------------------
  |  |  |  |  134|      9|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 9, False: 27.8k]
  |  |  |  |  ------------------
  |  |  |  |  135|      9|        return #name;
  |  |  ------------------
  |  |   67|  12.3k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F20)                                                           \
  |  |  ------------------
  |  |  |  |  134|  12.3k|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 12.3k, False: 15.4k]
  |  |  |  |  ------------------
  |  |  |  |  135|  12.3k|        return #name;
  |  |  ------------------
  |  |   68|  12.3k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F21)                                                           \
  |  |  ------------------
  |  |  |  |  134|     69|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 69, False: 27.7k]
  |  |  |  |  ------------------
  |  |  |  |  135|     69|        return #name;
  |  |  ------------------
  |  |   69|     69|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F22)                                                           \
  |  |  ------------------
  |  |  |  |  134|     21|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 21, False: 27.8k]
  |  |  |  |  ------------------
  |  |  |  |  135|     21|        return #name;
  |  |  ------------------
  |  |   70|     26|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F23)                                                           \
  |  |  ------------------
  |  |  |  |  134|     26|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 26, False: 27.8k]
  |  |  |  |  ------------------
  |  |  |  |  135|     26|        return #name;
  |  |  ------------------
  |  |   71|    347|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F24)                                                           \
  |  |  ------------------
  |  |  |  |  134|    347|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 347, False: 27.4k]
  |  |  |  |  ------------------
  |  |  |  |  135|    347|        return #name;
  |  |  ------------------
  |  |   72|    347|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F25)                                                           \
  |  |  ------------------
  |  |  |  |  134|      9|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 9, False: 27.8k]
  |  |  |  |  ------------------
  |  |  |  |  135|      9|        return #name;
  |  |  ------------------
  |  |   73|  5.11k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F26)                                                           \
  |  |  ------------------
  |  |  |  |  134|  5.11k|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 5.11k, False: 22.7k]
  |  |  |  |  ------------------
  |  |  |  |  135|  5.11k|        return #name;
  |  |  ------------------
  |  |   74|  5.11k|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F27)                                                           \
  |  |  ------------------
  |  |  |  |  134|     58|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 58, False: 27.7k]
  |  |  |  |  ------------------
  |  |  |  |  135|     58|        return #name;
  |  |  ------------------
  |  |   75|     58|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F28)                                                           \
  |  |  ------------------
  |  |  |  |  134|     10|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 10, False: 27.8k]
  |  |  |  |  ------------------
  |  |  |  |  135|     10|        return #name;
  |  |  ------------------
  |  |   76|     14|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F29)                                                           \
  |  |  ------------------
  |  |  |  |  134|     14|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 14, False: 27.8k]
  |  |  |  |  ------------------
  |  |  |  |  135|     14|        return #name;
  |  |  ------------------
  |  |   77|    104|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F30)                                                           \
  |  |  ------------------
  |  |  |  |  134|    104|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 104, False: 27.7k]
  |  |  |  |  ------------------
  |  |  |  |  135|    104|        return #name;
  |  |  ------------------
  |  |   78|    104|    DLX_ENUM_FLOAT_REGISTER_ID_IMPL(F31)
  |  |  ------------------
  |  |  |  |  134|     71|    case FloatRegisterID::name:                                                                    \
  |  |  |  |  ------------------
  |  |  |  |  |  Branch (134:5): [True: 71, False: 27.7k]
  |  |  |  |  ------------------
  |  |  |  |  135|     71|        return #name;
  |  |  ------------------
  ------------------
  138|       |
  139|      0|#undef DLX_ENUM_FLOAT_REGISTER_ID_IMPL
  140|       |
  141|      0|            default:
  ------------------
  |  Branch (141:13): [True: 0, False: 27.8k]
  ------------------
  142|      0|                PHI_ASSERT_NOT_REACHED();
  143|  27.8k|        }
  144|  27.8k|    }

Parser.cpp:_ZNK3dlx11TokenStream19find_first_token_ifIZNS_6Parser5ParseERS0_E3$_0EEPKNS_5TokenET_:
   58|  8.60k|        {
   59|       |#if defined(PHI_DEBUG)
   60|       |            PHI_ASSERT(m_Finialized);
   61|       |#endif
   62|       |
   63|  8.60k|            for (const Token& token : m_Tokens)
  ------------------
  |  Branch (63:37): [True: 150k, False: 0]
  ------------------
   64|   150k|            {
   65|   150k|                if (pred(token))
  ------------------
  |  Branch (65:21): [True: 8.60k, False: 141k]
  ------------------
   66|  8.60k|                {
   67|  8.60k|                    return &token;
   68|  8.60k|                }
   69|   150k|            }
   70|       |
   71|      0|            return nullptr;
   72|  8.60k|        }
_ZN3dlx11TokenStream12emplace_backIJNS_5Token4TypeENSt3__117basic_string_viewIcNS4_11char_traitsIcEEEERN3phi7integerImEESC_EEEvDpOT_:
   24|   702k|        {
   25|       |#if defined(PHI_DEBUG)
   26|       |            PHI_ASSERT(!m_Finialized);
   27|       |#endif
   28|       |
   29|   702k|            m_Tokens.emplace_back(std::forward<ArgsT>(args)...);
   30|   702k|        }
_ZN3dlx11TokenStream12emplace_backIJNS_5TokenEEEEvDpOT_:
   24|   910k|        {
   25|       |#if defined(PHI_DEBUG)
   26|       |            PHI_ASSERT(!m_Finialized);
   27|       |#endif
   28|       |
   29|   910k|            m_Tokens.emplace_back(std::forward<ArgsT>(args)...);
   30|   910k|        }
_ZN3dlx11TokenStream12emplace_backIJRNS_5Token4TypeENSt3__117basic_string_viewIcNS5_11char_traitsIcEEEERN3phi7integerImEESD_EEEvDpOT_:
   24|  65.3k|        {
   25|       |#if defined(PHI_DEBUG)
   26|       |            PHI_ASSERT(!m_Finialized);
   27|       |#endif
   28|       |
   29|  65.3k|            m_Tokens.emplace_back(std::forward<ArgsT>(args)...);
   30|  65.3k|        }

_ZN3dlx13FloatRegister8SetValueEN3phi14floating_pointIfEE:
   10|   728k|    {
   11|   728k|        m_Value = val;
   12|   728k|    }
_ZNK3dlx13FloatRegister8GetValueEv:
   15|  3.43M|    {
   16|  3.43M|        return m_Value;
   17|  3.43M|    }

_ZN3dlx11InstructionC2ERKNS_15InstructionInfoEN3phi7integerImEE:
   18|   120k|    {}
_ZN3dlx11Instruction11SetArgumentEN3phi7integerIhEENS_19InstructionArgumentE:
   23|  53.0k|    {
   24|  53.0k|        PHI_ASSERT(argument_number < 3u);
   25|       |
   26|  53.0k|        switch (argument_number.unsafe())
   27|  53.0k|        {
   28|  23.1k|            case 0u:
  ------------------
  |  Branch (28:13): [True: 23.1k, False: 29.8k]
  ------------------
   29|  23.1k|                m_Arg1 = argument;
   30|  23.1k|                break;
   31|  18.5k|            case 1u:
  ------------------
  |  Branch (31:13): [True: 18.5k, False: 34.4k]
  ------------------
   32|  18.5k|                m_Arg2 = argument;
   33|  18.5k|                break;
   34|  11.2k|            case 2u:
  ------------------
  |  Branch (34:13): [True: 11.2k, False: 41.7k]
  ------------------
   35|  11.2k|                m_Arg3 = argument;
   36|  11.2k|                break;
   37|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
   38|      0|            default:
  ------------------
  |  Branch (38:13): [True: 0, False: 53.0k]
  ------------------
   39|      0|                PHI_ASSERT_NOT_REACHED();
   40|  53.0k|#endif
   41|  53.0k|        }
   42|  53.0k|    }
_ZNK3dlx11Instruction7ExecuteERNS_9ProcessorE:
   82|  7.53M|    {
   83|  7.53M|        m_Info.Execute(processor, m_Arg1, m_Arg2, m_Arg3);
   84|  7.53M|    }
_ZNK3dlx11Instruction7GetInfoEv:
   87|  7.53M|    {
   88|  7.53M|        return m_Info;
   89|  7.53M|    }

_ZN3dlx19InstructionArgumentC2Ev:
   23|   415k|    {}
_ZNK3dlx19InstructionArgument7GetTypeEv:
   26|  45.1M|    {
   27|  45.1M|        return m_Type;
   28|  45.1M|    }
_ZNK3dlx19InstructionArgument13AsRegisterIntEv:
   77|  11.1M|    {
   78|  11.1M|        PHI_ASSERT(m_Type == ArgumentType::IntRegister);
   79|       |
   80|  11.1M|        return register_int;
   81|  11.1M|    }
_ZNK3dlx19InstructionArgument15AsRegisterFloatEv:
   85|  2.53M|    {
   86|  2.53M|        PHI_ASSERT(m_Type == ArgumentType::FloatRegister);
   87|       |
   88|  2.53M|        return register_float;
   89|  2.53M|    }
_ZNK3dlx19InstructionArgument16AsImmediateValueEv:
   93|  2.90M|    {
   94|  2.90M|        PHI_ASSERT(m_Type == ArgumentType::ImmediateInteger);
   95|       |
   96|  2.90M|        return immediate_value;
   97|  2.90M|    }
_ZNK3dlx19InstructionArgument7AsLabelEv:
  109|  1.19M|    {
  110|  1.19M|        PHI_ASSERT(m_Type == ArgumentType::Label);
  111|       |
  112|  1.19M|        return label;
  113|  1.19M|    }
_ZN3dlx39ConstructInstructionArgumentRegisterIntENS_13IntRegisterIDE:
  173|  29.1k|    {
  174|  29.1k|        InstructionArgument arg;
  175|  29.1k|        arg.m_Type                   = ArgumentType::IntRegister;
  176|  29.1k|        arg.register_int.register_id = id;
  177|  29.1k|        return arg;
  178|  29.1k|    }
_ZN3dlx41ConstructInstructionArgumentRegisterFloatENS_15FloatRegisterIDE:
  182|  12.0k|    {
  183|  12.0k|        InstructionArgument arg;
  184|  12.0k|        arg.m_Type                     = ArgumentType::FloatRegister;
  185|  12.0k|        arg.register_float.register_id = id;
  186|  12.0k|        return arg;
  187|  12.0k|    }
_ZN3dlx42ConstructInstructionArgumentImmediateValueEs:
  191|  8.78k|    {
  192|  8.78k|        InstructionArgument arg;
  193|  8.78k|        arg.m_Type                       = ArgumentType::ImmediateInteger;
  194|  8.78k|        arg.immediate_value.signed_value = value;
  195|  8.78k|        return arg;
  196|  8.78k|    }
_ZN3dlx33ConstructInstructionArgumentLabelENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
  210|  3.05k|    {
  211|  3.05k|        InstructionArgument arg;
  212|  3.05k|        arg.m_Type           = ArgumentType::Label;
  213|  3.05k|        arg.label.label_name = label_name;
  214|  3.05k|        return arg;
  215|  3.05k|    }

_ZN3dlx4impl3ADDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  356|   372k|        {
  357|   372k|            const auto& dest_reg = arg1.AsRegisterInt();
  358|   372k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  359|   372k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  360|       |
  361|   372k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  362|   372k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  363|       |
  364|   372k|            Addition(processor, dest_reg.register_id, lhs_value, rhs_value);
  365|   372k|        }
_ZN3dlx4impl4ADDIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  369|  62.4k|        {
  370|  62.4k|            const auto& dest_reg  = arg1.AsRegisterInt();
  371|  62.4k|            const auto& src_reg   = arg2.AsRegisterInt();
  372|  62.4k|            const auto& imm_value = arg3.AsImmediateValue();
  373|       |
  374|  62.4k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  375|       |
  376|  62.4k|            Addition(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  377|  62.4k|        }
_ZN3dlx4impl4ADDUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  381|  56.0k|        {
  382|  56.0k|            const auto& dest_reg = arg1.AsRegisterInt();
  383|  56.0k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  384|  56.0k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  385|       |
  386|  56.0k|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  387|  56.0k|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  388|       |
  389|  56.0k|            Addition(processor, dest_reg.register_id, lhs_value, rhs_value);
  390|  56.0k|        }
_ZN3dlx4impl5ADDUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  394|  24.8k|        {
  395|  24.8k|            const auto& dest_reg  = arg1.AsRegisterInt();
  396|  24.8k|            const auto& src_reg   = arg2.AsRegisterInt();
  397|  24.8k|            const auto& imm_value = arg3.AsImmediateValue();
  398|       |
  399|  24.8k|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  400|       |
  401|  24.8k|            Addition(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  402|  24.8k|        }
_ZN3dlx4impl4ADDFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  406|  29.1k|        {
  407|  29.1k|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  408|  29.1k|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  409|  29.1k|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  410|       |
  411|  29.1k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  412|  29.1k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  413|       |
  414|  29.1k|            const phi::f32 new_value = lhs_value + rhs_value;
  415|       |
  416|  29.1k|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  417|  29.1k|        }
_ZN3dlx4impl4ADDDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  421|  11.1k|        {
  422|  11.1k|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  423|  11.1k|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  424|  11.1k|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  425|       |
  426|  11.1k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  427|  11.1k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  428|       |
  429|  11.1k|            const phi::f64 new_value = lhs_value + rhs_value;
  430|       |
  431|  11.1k|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  432|  11.1k|        }
_ZN3dlx4impl3SUBERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  436|  48.4k|        {
  437|  48.4k|            const auto& dest_reg = arg1.AsRegisterInt();
  438|  48.4k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  439|  48.4k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  440|       |
  441|  48.4k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  442|  48.4k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  443|       |
  444|  48.4k|            Subtraction(processor, dest_reg.register_id, lhs_value, rhs_value);
  445|  48.4k|        }
_ZN3dlx4impl4SUBIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  449|  12.2k|        {
  450|  12.2k|            const auto& dest_reg  = arg1.AsRegisterInt();
  451|  12.2k|            const auto& src_reg   = arg2.AsRegisterInt();
  452|  12.2k|            const auto& imm_value = arg3.AsImmediateValue();
  453|       |
  454|  12.2k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  455|       |
  456|  12.2k|            Subtraction(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  457|  12.2k|        }
_ZN3dlx4impl4SUBUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  461|   173k|        {
  462|   173k|            const auto& dest_reg = arg1.AsRegisterInt();
  463|   173k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  464|   173k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  465|       |
  466|   173k|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  467|   173k|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  468|       |
  469|   173k|            Subtraction(processor, dest_reg.register_id, lhs_value, rhs_value);
  470|   173k|        }
_ZN3dlx4impl5SUBUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  474|  27.7k|        {
  475|  27.7k|            const auto& dest_reg  = arg1.AsRegisterInt();
  476|  27.7k|            const auto& src_reg   = arg2.AsRegisterInt();
  477|  27.7k|            const auto& imm_value = arg3.AsImmediateValue();
  478|       |
  479|  27.7k|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  480|       |
  481|  27.7k|            Subtraction(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  482|  27.7k|        }
_ZN3dlx4impl4SUBFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  486|  24.2k|        {
  487|  24.2k|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  488|  24.2k|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  489|  24.2k|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  490|       |
  491|  24.2k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  492|  24.2k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  493|       |
  494|  24.2k|            const phi::f32 new_value = lhs_value - rhs_value;
  495|       |
  496|  24.2k|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  497|  24.2k|        }
_ZN3dlx4impl4SUBDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  501|  33.2k|        {
  502|  33.2k|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  503|  33.2k|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  504|  33.2k|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  505|       |
  506|  33.2k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  507|  33.2k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  508|       |
  509|  33.2k|            const phi::f64 new_value = lhs_value - rhs_value;
  510|       |
  511|  33.2k|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  512|  33.2k|        }
_ZN3dlx4impl4MULTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  516|  56.4k|        {
  517|  56.4k|            const auto& dest_reg = arg1.AsRegisterInt();
  518|  56.4k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  519|  56.4k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  520|       |
  521|  56.4k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  522|  56.4k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  523|       |
  524|  56.4k|            Multiplication(processor, dest_reg.register_id, lhs_value, rhs_value);
  525|  56.4k|        }
_ZN3dlx4impl5MULTIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  529|  49.0k|        {
  530|  49.0k|            const auto& dest_reg  = arg1.AsRegisterInt();
  531|  49.0k|            const auto& src_reg   = arg2.AsRegisterInt();
  532|  49.0k|            const auto& imm_value = arg3.AsImmediateValue();
  533|       |
  534|  49.0k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  535|       |
  536|  49.0k|            Multiplication(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  537|  49.0k|        }
_ZN3dlx4impl5MULTUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  541|  28.2k|        {
  542|  28.2k|            const auto& dest_reg = arg1.AsRegisterInt();
  543|  28.2k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  544|  28.2k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  545|       |
  546|  28.2k|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  547|  28.2k|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  548|       |
  549|  28.2k|            Multiplication(processor, dest_reg.register_id, lhs_value, rhs_value);
  550|  28.2k|        }
_ZN3dlx4impl6MULTUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  554|   117k|        {
  555|   117k|            const auto& dest_reg  = arg1.AsRegisterInt();
  556|   117k|            const auto& src_reg   = arg2.AsRegisterInt();
  557|   117k|            const auto& imm_value = arg3.AsImmediateValue();
  558|       |
  559|   117k|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  560|       |
  561|   117k|            Multiplication(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  562|   117k|        }
_ZN3dlx4impl5MULTFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  566|  47.9k|        {
  567|  47.9k|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  568|  47.9k|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  569|  47.9k|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  570|       |
  571|  47.9k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  572|  47.9k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  573|       |
  574|  47.9k|            const phi::f32 new_value = lhs_value * rhs_value;
  575|       |
  576|  47.9k|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  577|  47.9k|        }
_ZN3dlx4impl5MULTDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  581|  36.3k|        {
  582|  36.3k|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  583|  36.3k|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  584|  36.3k|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  585|       |
  586|  36.3k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  587|  36.3k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  588|       |
  589|  36.3k|            const phi::f64 new_value = lhs_value * rhs_value;
  590|       |
  591|  36.3k|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  592|  36.3k|        }
_ZN3dlx4impl3DIVERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  596|  7.67k|        {
  597|  7.67k|            const auto& dest_reg = arg1.AsRegisterInt();
  598|  7.67k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  599|  7.67k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  600|       |
  601|  7.67k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  602|  7.67k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  603|       |
  604|  7.67k|            Division(processor, dest_reg.register_id, lhs_value, rhs_value);
  605|  7.67k|        }
_ZN3dlx4impl4DIVIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  609|      1|        {
  610|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  611|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  612|      1|            const auto& imm_value = arg3.AsImmediateValue();
  613|       |
  614|      1|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  615|       |
  616|      1|            Division(processor, dest_reg.register_id, src_value, imm_value.signed_value);
  617|      1|        }
_ZN3dlx4impl4DIVUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  621|  12.7k|        {
  622|  12.7k|            const auto& dest_reg = arg1.AsRegisterInt();
  623|  12.7k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  624|  12.7k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  625|       |
  626|  12.7k|            phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  627|  12.7k|            phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  628|       |
  629|  12.7k|            Division(processor, dest_reg.register_id, lhs_value, rhs_value);
  630|  12.7k|        }
_ZN3dlx4impl5DIVUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  634|      1|        {
  635|      1|            const auto& dest_reg  = arg1.AsRegisterInt();
  636|      1|            const auto& src_reg   = arg2.AsRegisterInt();
  637|      1|            const auto& imm_value = arg3.AsImmediateValue();
  638|       |
  639|      1|            phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  640|       |
  641|      1|            Division(processor, dest_reg.register_id, src_value, imm_value.unsigned_value);
  642|      1|        }
_ZN3dlx4impl4DIVFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  646|      1|        {
  647|      1|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  648|      1|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  649|      1|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  650|       |
  651|      1|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  652|      1|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  653|       |
  654|      1|            if (rhs_value.unsafe() == 0.0f)
  ------------------
  |  Branch (654:17): [True: 1, False: 0]
  ------------------
  655|      1|            {
  656|      1|                processor.Raise(Exception::DivideByZero);
  657|      1|                return;
  658|      1|            }
  659|       |
  660|      0|            const phi::f32 new_value = lhs_value / rhs_value;
  661|       |
  662|      0|            processor.FloatRegisterSetFloatValue(dest_reg, new_value);
  663|      0|        }
_ZN3dlx4impl4DIVDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  667|      1|        {
  668|      1|            const auto& dest_reg = arg1.AsRegisterFloat().register_id;
  669|      1|            const auto& lhs_reg  = arg2.AsRegisterFloat().register_id;
  670|      1|            const auto& rhs_reg  = arg3.AsRegisterFloat().register_id;
  671|       |
  672|      1|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  673|      1|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  674|       |
  675|      1|            if (rhs_value.unsafe() == 0.0)
  ------------------
  |  Branch (675:17): [True: 1, False: 0]
  ------------------
  676|      1|            {
  677|      1|                processor.Raise(Exception::DivideByZero);
  678|      1|                return;
  679|      1|            }
  680|       |
  681|      0|            const phi::f64 new_value = lhs_value / rhs_value;
  682|       |
  683|      0|            processor.FloatRegisterSetDoubleValue(dest_reg, new_value);
  684|      0|        }
_ZN3dlx4impl3SLLERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  688|  94.1k|        {
  689|  94.1k|            const auto& dest_reg = arg1.AsRegisterInt();
  690|  94.1k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  691|  94.1k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  692|       |
  693|  94.1k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  694|  94.1k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  695|       |
  696|  94.1k|            ShiftLeft(processor, dest_reg.register_id, lhs_value, rhs_value);
  697|  94.1k|        }
_ZN3dlx4impl4SLLIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  701|  25.9k|        {
  702|  25.9k|            const auto& dest_reg  = arg1.AsRegisterInt();
  703|  25.9k|            const auto& src_reg   = arg2.AsRegisterInt();
  704|  25.9k|            const auto& imm_value = arg3.AsImmediateValue();
  705|       |
  706|  25.9k|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  707|  25.9k|            phi::i32 shift_value = imm_value.signed_value;
  708|       |
  709|  25.9k|            ShiftLeft(processor, dest_reg.register_id, src_value, shift_value);
  710|  25.9k|        }
_ZN3dlx4impl3SRLERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  714|  85.5k|        {
  715|  85.5k|            const auto& dest_reg = arg1.AsRegisterInt();
  716|  85.5k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  717|  85.5k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  718|       |
  719|  85.5k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  720|  85.5k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  721|       |
  722|  85.5k|            ShiftRightLogical(processor, dest_reg.register_id, lhs_value, rhs_value);
  723|  85.5k|        }
_ZN3dlx4impl4SRLIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  727|  44.2k|        {
  728|  44.2k|            const auto& dest_reg  = arg1.AsRegisterInt();
  729|  44.2k|            const auto& src_reg   = arg2.AsRegisterInt();
  730|  44.2k|            const auto& imm_value = arg3.AsImmediateValue();
  731|       |
  732|  44.2k|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  733|  44.2k|            phi::i32 shift_value = imm_value.signed_value;
  734|       |
  735|  44.2k|            ShiftRightLogical(processor, dest_reg.register_id, src_value, shift_value);
  736|  44.2k|        }
_ZN3dlx4impl3SLAERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  740|   127k|        {
  741|   127k|            const auto& dest_reg = arg1.AsRegisterInt();
  742|   127k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  743|   127k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  744|       |
  745|   127k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  746|   127k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  747|       |
  748|   127k|            ShiftLeft(processor, dest_reg.register_id, lhs_value, rhs_value);
  749|   127k|        }
_ZN3dlx4impl4SLAIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  753|  33.4k|        {
  754|  33.4k|            const auto& dest_reg  = arg1.AsRegisterInt();
  755|  33.4k|            const auto& src_reg   = arg2.AsRegisterInt();
  756|  33.4k|            const auto& imm_value = arg3.AsImmediateValue();
  757|       |
  758|  33.4k|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  759|  33.4k|            phi::i32 shift_value = imm_value.signed_value;
  760|       |
  761|  33.4k|            ShiftLeft(processor, dest_reg.register_id, src_value, shift_value);
  762|  33.4k|        }
_ZN3dlx4impl3SRAERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  766|  62.9k|        {
  767|  62.9k|            const auto& dest_reg = arg1.AsRegisterInt();
  768|  62.9k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  769|  62.9k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  770|       |
  771|  62.9k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  772|  62.9k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  773|       |
  774|  62.9k|            ShiftRightArithmetic(processor, dest_reg.register_id, lhs_value, rhs_value);
  775|  62.9k|        }
_ZN3dlx4impl4SRAIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  779|  36.2k|        {
  780|  36.2k|            const auto& dest_reg  = arg1.AsRegisterInt();
  781|  36.2k|            const auto& src_reg   = arg2.AsRegisterInt();
  782|  36.2k|            const auto& imm_value = arg3.AsImmediateValue();
  783|       |
  784|  36.2k|            phi::i32 src_value   = processor.IntRegisterGetSignedValue(src_reg.register_id);
  785|  36.2k|            phi::i32 shift_value = imm_value.signed_value;
  786|       |
  787|  36.2k|            ShiftRightArithmetic(processor, dest_reg.register_id, src_value, shift_value);
  788|  36.2k|        }
_ZN3dlx4impl3ANDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  792|  23.3k|        {
  793|  23.3k|            const auto& dest_reg = arg1.AsRegisterInt();
  794|  23.3k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  795|  23.3k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  796|       |
  797|  23.3k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  798|  23.3k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  799|  23.3k|            phi::i32 new_value = lhs_value.unsafe() & rhs_value.unsafe();
  800|       |
  801|  23.3k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  802|  23.3k|        }
_ZN3dlx4impl4ANDIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  806|   172k|        {
  807|   172k|            const auto& dest_reg  = arg1.AsRegisterInt();
  808|   172k|            const auto& src_reg   = arg2.AsRegisterInt();
  809|   172k|            const auto& imm_value = arg3.AsImmediateValue();
  810|       |
  811|   172k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  812|   172k|            phi::i32 new_value = src_value.unsafe() & imm_value.signed_value.unsafe();
  813|       |
  814|   172k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  815|   172k|        }
_ZN3dlx4impl2ORERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  819|  15.1k|        {
  820|  15.1k|            const auto& dest_reg = arg1.AsRegisterInt();
  821|  15.1k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  822|  15.1k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  823|       |
  824|  15.1k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  825|  15.1k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  826|  15.1k|            phi::i32 new_value = lhs_value.unsafe() | rhs_value.unsafe();
  827|       |
  828|  15.1k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  829|  15.1k|        }
_ZN3dlx4impl3ORIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  833|  21.5k|        {
  834|  21.5k|            const auto& dest_reg  = arg1.AsRegisterInt();
  835|  21.5k|            const auto& src_reg   = arg2.AsRegisterInt();
  836|  21.5k|            const auto& imm_value = arg3.AsImmediateValue();
  837|       |
  838|  21.5k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  839|  21.5k|            phi::i32 new_value = src_value.unsafe() | imm_value.signed_value.unsafe();
  840|       |
  841|  21.5k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  842|  21.5k|        }
_ZN3dlx4impl3XORERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  846|  22.6k|        {
  847|  22.6k|            const auto& dest_reg = arg1.AsRegisterInt();
  848|  22.6k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  849|  22.6k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  850|       |
  851|  22.6k|            phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  852|  22.6k|            phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  853|  22.6k|            phi::i32 new_value = lhs_value.unsafe() ^ rhs_value.unsafe();
  854|       |
  855|  22.6k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  856|  22.6k|        }
_ZN3dlx4impl4XORIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  860|   833k|        {
  861|   833k|            const auto& dest_reg  = arg1.AsRegisterInt();
  862|   833k|            const auto& src_reg   = arg2.AsRegisterInt();
  863|   833k|            const auto& imm_value = arg3.AsImmediateValue();
  864|       |
  865|   833k|            phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  866|   833k|            phi::i32 new_value = src_value.unsafe() ^ imm_value.signed_value.unsafe();
  867|       |
  868|   833k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  869|   833k|        }
_ZN3dlx4impl3SLTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  873|  22.2k|        {
  874|  22.2k|            const auto& dest_reg = arg1.AsRegisterInt();
  875|  22.2k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  876|  22.2k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  877|       |
  878|  22.2k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  879|  22.2k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  880|       |
  881|  22.2k|            const phi::i32 new_value = (lhs_value < rhs_value ? 1 : 0);
  ------------------
  |  Branch (881:41): [True: 1, False: 22.2k]
  ------------------
  882|       |
  883|  22.2k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  884|  22.2k|        }
_ZN3dlx4impl4SLTIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  888|  34.6k|        {
  889|  34.6k|            const auto& dest_reg  = arg1.AsRegisterInt();
  890|  34.6k|            const auto& src_reg   = arg2.AsRegisterInt();
  891|  34.6k|            const auto& imm_value = arg3.AsImmediateValue();
  892|       |
  893|  34.6k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  894|       |
  895|  34.6k|            const phi::i32 new_value = (src_value < imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (895:41): [True: 0, False: 34.6k]
  ------------------
  896|       |
  897|  34.6k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  898|  34.6k|        }
_ZN3dlx4impl4SLTUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  902|  14.4k|        {
  903|  14.4k|            const auto& dest_reg = arg1.AsRegisterInt();
  904|  14.4k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  905|  14.4k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  906|       |
  907|  14.4k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  908|  14.4k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  909|       |
  910|  14.4k|            const phi::u32 new_value = (lhs_value < rhs_value ? 1u : 0u);
  ------------------
  |  Branch (910:41): [True: 1, False: 14.4k]
  ------------------
  911|       |
  912|  14.4k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
  913|  14.4k|        }
_ZN3dlx4impl5SLTUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  917|   118k|        {
  918|   118k|            const auto& dest_reg  = arg1.AsRegisterInt();
  919|   118k|            const auto& src_reg   = arg2.AsRegisterInt();
  920|   118k|            const auto& imm_value = arg3.AsImmediateValue();
  921|       |
  922|   118k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
  923|       |
  924|   118k|            const phi::u32 new_value = (src_value < imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (924:41): [True: 0, False: 118k]
  ------------------
  925|       |
  926|   118k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
  927|   118k|        }
_ZN3dlx4impl3LTFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  931|  13.9k|        {
  932|  13.9k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
  933|  13.9k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
  934|       |
  935|  13.9k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
  936|  13.9k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
  937|       |
  938|  13.9k|            const phi::boolean new_value = (lhs_value < rhs_value);
  939|       |
  940|  13.9k|            processor.SetFPSRValue(new_value);
  941|  13.9k|        }
_ZN3dlx4impl3LTDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  945|  39.3k|        {
  946|  39.3k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
  947|  39.3k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
  948|       |
  949|  39.3k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
  950|  39.3k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
  951|       |
  952|  39.3k|            const phi::boolean new_value = (lhs_value < rhs_value);
  953|       |
  954|  39.3k|            processor.SetFPSRValue(new_value);
  955|  39.3k|        }
_ZN3dlx4impl3SGTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  959|  16.8k|        {
  960|  16.8k|            const auto& dest_reg = arg1.AsRegisterInt();
  961|  16.8k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  962|  16.8k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  963|       |
  964|  16.8k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
  965|  16.8k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
  966|       |
  967|  16.8k|            const phi::i32 new_value = (lhs_value > rhs_value ? 1 : 0);
  ------------------
  |  Branch (967:41): [True: 0, False: 16.8k]
  ------------------
  968|       |
  969|  16.8k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  970|  16.8k|        }
_ZN3dlx4impl4SGTIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  974|  31.7k|        {
  975|  31.7k|            const auto& dest_reg  = arg1.AsRegisterInt();
  976|  31.7k|            const auto& src_reg   = arg2.AsRegisterInt();
  977|  31.7k|            const auto& imm_value = arg3.AsImmediateValue();
  978|       |
  979|  31.7k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
  980|       |
  981|  31.7k|            const phi::i32 new_value = (src_value > imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (981:41): [True: 1.00k, False: 30.7k]
  ------------------
  982|       |
  983|  31.7k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
  984|  31.7k|        }
_ZN3dlx4impl4SGTUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
  988|  15.2k|        {
  989|  15.2k|            const auto& dest_reg = arg1.AsRegisterInt();
  990|  15.2k|            const auto& lhs_reg  = arg2.AsRegisterInt();
  991|  15.2k|            const auto& rhs_reg  = arg3.AsRegisterInt();
  992|       |
  993|  15.2k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
  994|  15.2k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
  995|       |
  996|  15.2k|            const phi::u32 new_value = (lhs_value > rhs_value ? 1u : 0u);
  ------------------
  |  Branch (996:41): [True: 0, False: 15.2k]
  ------------------
  997|       |
  998|  15.2k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
  999|  15.2k|        }
_ZN3dlx4impl5SGTUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1003|  30.1k|        {
 1004|  30.1k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1005|  30.1k|            const auto& src_reg   = arg2.AsRegisterInt();
 1006|  30.1k|            const auto& imm_value = arg3.AsImmediateValue();
 1007|       |
 1008|  30.1k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1009|       |
 1010|  30.1k|            const phi::u32 new_value = (src_value > imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1010:41): [True: 0, False: 30.1k]
  ------------------
 1011|       |
 1012|  30.1k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1013|  30.1k|        }
_ZN3dlx4impl3GTFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1017|   176k|        {
 1018|   176k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1019|   176k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1020|       |
 1021|   176k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1022|   176k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1023|       |
 1024|   176k|            const phi::boolean new_value = (lhs_value > rhs_value);
 1025|       |
 1026|   176k|            processor.SetFPSRValue(new_value);
 1027|   176k|        }
_ZN3dlx4impl3GTDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1031|   402k|        {
 1032|   402k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1033|   402k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1034|       |
 1035|   402k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1036|   402k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1037|       |
 1038|   402k|            const phi::boolean new_value = (lhs_value > rhs_value);
 1039|       |
 1040|   402k|            processor.SetFPSRValue(new_value);
 1041|   402k|        }
_ZN3dlx4impl3SLEERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1045|  13.3k|        {
 1046|  13.3k|            const auto& dest_reg = arg1.AsRegisterInt();
 1047|  13.3k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1048|  13.3k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1049|       |
 1050|  13.3k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1051|  13.3k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1052|       |
 1053|  13.3k|            const phi::i32 new_value = (lhs_value <= rhs_value ? 1 : 0);
  ------------------
  |  Branch (1053:41): [True: 13.3k, False: 1]
  ------------------
 1054|       |
 1055|  13.3k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1056|  13.3k|        }
_ZN3dlx4impl4SLEIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1060|  25.0k|        {
 1061|  25.0k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1062|  25.0k|            const auto& src_reg   = arg2.AsRegisterInt();
 1063|  25.0k|            const auto& imm_value = arg3.AsImmediateValue();
 1064|       |
 1065|  25.0k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1066|       |
 1067|  25.0k|            const phi::i32 new_value = (src_value <= imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (1067:41): [True: 25.0k, False: 0]
  ------------------
 1068|       |
 1069|  25.0k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1070|  25.0k|        }
_ZN3dlx4impl4SLEUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1074|  16.9k|        {
 1075|  16.9k|            const auto& dest_reg = arg1.AsRegisterInt();
 1076|  16.9k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1077|  16.9k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1078|       |
 1079|  16.9k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1080|  16.9k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1081|       |
 1082|  16.9k|            const phi::u32 new_value = (lhs_value <= rhs_value ? 1u : 0u);
  ------------------
  |  Branch (1082:41): [True: 16.9k, False: 0]
  ------------------
 1083|       |
 1084|  16.9k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1085|  16.9k|        }
_ZN3dlx4impl5SLEUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1089|   353k|        {
 1090|   353k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1091|   353k|            const auto& src_reg   = arg2.AsRegisterInt();
 1092|   353k|            const auto& imm_value = arg3.AsImmediateValue();
 1093|       |
 1094|   353k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1095|       |
 1096|   353k|            const phi::u32 new_value = (src_value <= imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1096:41): [True: 276k, False: 76.7k]
  ------------------
 1097|       |
 1098|   353k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1099|   353k|        }
_ZN3dlx4impl3LEFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1103|  19.3k|        {
 1104|  19.3k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1105|  19.3k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1106|       |
 1107|  19.3k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1108|  19.3k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1109|       |
 1110|  19.3k|            const phi::boolean new_value = (lhs_value <= rhs_value);
 1111|       |
 1112|  19.3k|            processor.SetFPSRValue(new_value);
 1113|  19.3k|        }
_ZN3dlx4impl3LEDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1117|  20.7k|        {
 1118|  20.7k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1119|  20.7k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1120|       |
 1121|  20.7k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1122|  20.7k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1123|       |
 1124|  20.7k|            const phi::boolean new_value = (lhs_value <= rhs_value);
 1125|       |
 1126|  20.7k|            processor.SetFPSRValue(new_value);
 1127|  20.7k|        }
_ZN3dlx4impl3SGEERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1131|  21.4k|        {
 1132|  21.4k|            const auto& dest_reg = arg1.AsRegisterInt();
 1133|  21.4k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1134|  21.4k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1135|       |
 1136|  21.4k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1137|  21.4k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1138|       |
 1139|  21.4k|            const phi::i32 new_value = (lhs_value >= rhs_value ? 1 : 0);
  ------------------
  |  Branch (1139:41): [True: 21.4k, False: 0]
  ------------------
 1140|       |
 1141|  21.4k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1142|  21.4k|        }
_ZN3dlx4impl4SGEIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1146|   492k|        {
 1147|   492k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1148|   492k|            const auto& src_reg   = arg2.AsRegisterInt();
 1149|   492k|            const auto& imm_value = arg3.AsImmediateValue();
 1150|       |
 1151|   492k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1152|       |
 1153|   492k|            const phi::i32 new_value = (src_value >= imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (1153:41): [True: 489k, False: 3.39k]
  ------------------
 1154|       |
 1155|   492k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1156|   492k|        }
_ZN3dlx4impl4SGEUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1160|  14.4k|        {
 1161|  14.4k|            const auto& dest_reg = arg1.AsRegisterInt();
 1162|  14.4k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1163|  14.4k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1164|       |
 1165|  14.4k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1166|  14.4k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1167|       |
 1168|  14.4k|            const phi::u32 new_value = (lhs_value >= rhs_value ? 1u : 0u);
  ------------------
  |  Branch (1168:41): [True: 14.4k, False: 0]
  ------------------
 1169|       |
 1170|  14.4k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1171|  14.4k|        }
_ZN3dlx4impl5SGEUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1175|  35.7k|        {
 1176|  35.7k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1177|  35.7k|            const auto& src_reg   = arg2.AsRegisterInt();
 1178|  35.7k|            const auto& imm_value = arg3.AsImmediateValue();
 1179|       |
 1180|  35.7k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1181|       |
 1182|  35.7k|            const phi::u32 new_value = (src_value >= imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1182:41): [True: 35.7k, False: 0]
  ------------------
 1183|       |
 1184|  35.7k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1185|  35.7k|        }
_ZN3dlx4impl3GEFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1189|  17.9k|        {
 1190|  17.9k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1191|  17.9k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1192|       |
 1193|  17.9k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1194|  17.9k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1195|       |
 1196|  17.9k|            const phi::boolean new_value = (lhs_value >= rhs_value);
 1197|       |
 1198|  17.9k|            processor.SetFPSRValue(new_value);
 1199|  17.9k|        }
_ZN3dlx4impl3GEDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1203|  42.7k|        {
 1204|  42.7k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1205|  42.7k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1206|       |
 1207|  42.7k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1208|  42.7k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1209|       |
 1210|  42.7k|            const phi::boolean new_value = (lhs_value >= rhs_value);
 1211|       |
 1212|  42.7k|            processor.SetFPSRValue(new_value);
 1213|  42.7k|        }
_ZN3dlx4impl3SEQERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1217|  32.1k|        {
 1218|  32.1k|            const auto& dest_reg = arg1.AsRegisterInt();
 1219|  32.1k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1220|  32.1k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1221|       |
 1222|  32.1k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1223|  32.1k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1224|       |
 1225|  32.1k|            const phi::i32 new_value = (lhs_value == rhs_value ? 1 : 0);
  ------------------
  |  Branch (1225:41): [True: 30.7k, False: 1.42k]
  ------------------
 1226|       |
 1227|  32.1k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1228|  32.1k|        }
_ZN3dlx4impl4SEQIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1232|  30.1k|        {
 1233|  30.1k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1234|  30.1k|            const auto& src_reg   = arg2.AsRegisterInt();
 1235|  30.1k|            const auto& imm_value = arg3.AsImmediateValue();
 1236|       |
 1237|  30.1k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1238|       |
 1239|  30.1k|            const phi::i32 new_value = (src_value == imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (1239:41): [True: 30.1k, False: 0]
  ------------------
 1240|       |
 1241|  30.1k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1242|  30.1k|        }
_ZN3dlx4impl4SEQUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1246|   136k|        {
 1247|   136k|            const auto& dest_reg = arg1.AsRegisterInt();
 1248|   136k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1249|   136k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1250|       |
 1251|   136k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1252|   136k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1253|       |
 1254|   136k|            const phi::u32 new_value = (lhs_value == rhs_value ? 1u : 0u);
  ------------------
  |  Branch (1254:41): [True: 128k, False: 8.08k]
  ------------------
 1255|       |
 1256|   136k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1257|   136k|        }
_ZN3dlx4impl5SEQUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1261|   129k|        {
 1262|   129k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1263|   129k|            const auto& src_reg   = arg2.AsRegisterInt();
 1264|   129k|            const auto& imm_value = arg3.AsImmediateValue();
 1265|       |
 1266|   129k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1267|       |
 1268|   129k|            const phi::u32 new_value = (src_value == imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1268:41): [True: 129k, False: 0]
  ------------------
 1269|       |
 1270|   129k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1271|   129k|        }
_ZN3dlx4impl3EQFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1275|  29.0k|        {
 1276|  29.0k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1277|  29.0k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1278|       |
 1279|  29.0k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1280|  29.0k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1281|       |
 1282|  29.0k|            const phi::boolean new_value = (lhs_value.unsafe() == rhs_value.unsafe());
 1283|       |
 1284|  29.0k|            processor.SetFPSRValue(new_value);
 1285|  29.0k|        }
_ZN3dlx4impl3EQDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1289|  12.5k|        {
 1290|  12.5k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1291|  12.5k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1292|       |
 1293|  12.5k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1294|  12.5k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1295|       |
 1296|  12.5k|            const phi::boolean new_value = (lhs_value.unsafe() == rhs_value.unsafe());
 1297|       |
 1298|  12.5k|            processor.SetFPSRValue(new_value);
 1299|  12.5k|        }
_ZN3dlx4impl3SNEERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1303|  20.5k|        {
 1304|  20.5k|            const auto& dest_reg = arg1.AsRegisterInt();
 1305|  20.5k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1306|  20.5k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1307|       |
 1308|  20.5k|            const phi::i32 lhs_value = processor.IntRegisterGetSignedValue(lhs_reg.register_id);
 1309|  20.5k|            const phi::i32 rhs_value = processor.IntRegisterGetSignedValue(rhs_reg.register_id);
 1310|       |
 1311|  20.5k|            const phi::i32 new_value = (lhs_value != rhs_value ? 1 : 0);
  ------------------
  |  Branch (1311:41): [True: 1, False: 20.5k]
  ------------------
 1312|       |
 1313|  20.5k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1314|  20.5k|        }
_ZN3dlx4impl4SNEIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1318|  36.7k|        {
 1319|  36.7k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1320|  36.7k|            const auto& src_reg   = arg2.AsRegisterInt();
 1321|  36.7k|            const auto& imm_value = arg3.AsImmediateValue();
 1322|       |
 1323|  36.7k|            const phi::i32 src_value = processor.IntRegisterGetSignedValue(src_reg.register_id);
 1324|       |
 1325|  36.7k|            const phi::i32 new_value = (src_value != imm_value.signed_value ? 1 : 0);
  ------------------
  |  Branch (1325:41): [True: 0, False: 36.7k]
  ------------------
 1326|       |
 1327|  36.7k|            processor.IntRegisterSetSignedValue(dest_reg.register_id, new_value);
 1328|  36.7k|        }
_ZN3dlx4impl4SNEUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1332|  25.3k|        {
 1333|  25.3k|            const auto& dest_reg = arg1.AsRegisterInt();
 1334|  25.3k|            const auto& lhs_reg  = arg2.AsRegisterInt();
 1335|  25.3k|            const auto& rhs_reg  = arg3.AsRegisterInt();
 1336|       |
 1337|  25.3k|            const phi::u32 lhs_value = processor.IntRegisterGetUnsignedValue(lhs_reg.register_id);
 1338|  25.3k|            const phi::u32 rhs_value = processor.IntRegisterGetUnsignedValue(rhs_reg.register_id);
 1339|       |
 1340|  25.3k|            const phi::u32 new_value = (lhs_value != rhs_value ? 1u : 0u);
  ------------------
  |  Branch (1340:41): [True: 1, False: 25.3k]
  ------------------
 1341|       |
 1342|  25.3k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1343|  25.3k|        }
_ZN3dlx4impl5SNEUIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1347|   110k|        {
 1348|   110k|            const auto& dest_reg  = arg1.AsRegisterInt();
 1349|   110k|            const auto& src_reg   = arg2.AsRegisterInt();
 1350|   110k|            const auto& imm_value = arg3.AsImmediateValue();
 1351|       |
 1352|   110k|            const phi::u32 src_value = processor.IntRegisterGetUnsignedValue(src_reg.register_id);
 1353|       |
 1354|   110k|            const phi::u32 new_value = (src_value != imm_value.unsigned_value ? 1u : 0u);
  ------------------
  |  Branch (1354:41): [True: 24.2k, False: 85.8k]
  ------------------
 1355|       |
 1356|   110k|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, new_value);
 1357|   110k|        }
_ZN3dlx4impl3NEFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1361|  11.7k|        {
 1362|  11.7k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1363|  11.7k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1364|       |
 1365|  11.7k|            const phi::f32 lhs_value = processor.FloatRegisterGetFloatValue(lhs_reg);
 1366|  11.7k|            const phi::f32 rhs_value = processor.FloatRegisterGetFloatValue(rhs_reg);
 1367|       |
 1368|  11.7k|            const phi::boolean new_value = (lhs_value.unsafe() != rhs_value.unsafe());
 1369|       |
 1370|  11.7k|            processor.SetFPSRValue(new_value);
 1371|  11.7k|        }
_ZN3dlx4impl3NEDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1375|  16.1k|        {
 1376|  16.1k|            const FloatRegisterID lhs_reg = arg1.AsRegisterFloat().register_id;
 1377|  16.1k|            const FloatRegisterID rhs_reg = arg2.AsRegisterFloat().register_id;
 1378|       |
 1379|  16.1k|            const phi::f64 lhs_value = processor.FloatRegisterGetDoubleValue(lhs_reg);
 1380|  16.1k|            const phi::f64 rhs_value = processor.FloatRegisterGetDoubleValue(rhs_reg);
 1381|       |
 1382|  16.1k|            const phi::boolean new_value = (lhs_value.unsafe() != rhs_value.unsafe());
 1383|       |
 1384|  16.1k|            processor.SetFPSRValue(new_value);
 1385|  16.1k|        }
_ZN3dlx4impl4BEQZERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1389|  57.5k|        {
 1390|  57.5k|            const auto& test_reg   = arg1.AsRegisterInt();
 1391|  57.5k|            const auto& jump_label = arg2.AsLabel();
 1392|       |
 1393|  57.5k|            phi::i32 test_value = processor.IntRegisterGetSignedValue(test_reg.register_id);
 1394|       |
 1395|  57.5k|            if (test_value == 0)
  ------------------
  |  Branch (1395:17): [True: 30.5k, False: 27.0k]
  ------------------
 1396|  30.5k|            {
 1397|  30.5k|                JumpToLabel(processor, jump_label.label_name);
 1398|  30.5k|            }
 1399|  57.5k|        }
_ZN3dlx4impl4BNEZERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1403|  65.8k|        {
 1404|  65.8k|            const auto& test_reg   = arg1.AsRegisterInt();
 1405|  65.8k|            const auto& jump_label = arg2.AsLabel();
 1406|       |
 1407|  65.8k|            phi::i32 test_value = processor.IntRegisterGetSignedValue(test_reg.register_id);
 1408|       |
 1409|  65.8k|            if (test_value != 0)
  ------------------
  |  Branch (1409:17): [True: 23.3k, False: 42.5k]
  ------------------
 1410|  23.3k|            {
 1411|  23.3k|                JumpToLabel(processor, jump_label.label_name);
 1412|  23.3k|            }
 1413|  65.8k|        }
_ZN3dlx4impl4BFPTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1417|  23.3k|        {
 1418|  23.3k|            const auto& jump_label = arg1.AsLabel();
 1419|       |
 1420|  23.3k|            phi::boolean test_value = processor.GetFPSRValue();
 1421|       |
 1422|  23.3k|            if (test_value)
  ------------------
  |  Branch (1422:17): [True: 8.33k, False: 15.0k]
  ------------------
 1423|  8.33k|            {
 1424|  8.33k|                JumpToLabel(processor, jump_label.label_name);
 1425|  8.33k|            }
 1426|  23.3k|        }
_ZN3dlx4impl4BFPFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1430|   930k|        {
 1431|   930k|            const auto& jump_label = arg1.AsLabel();
 1432|       |
 1433|   930k|            phi::boolean test_value = processor.GetFPSRValue();
 1434|       |
 1435|   930k|            if (!test_value)
  ------------------
  |  Branch (1435:17): [True: 909k, False: 21.3k]
  ------------------
 1436|   909k|            {
 1437|   909k|                JumpToLabel(processor, jump_label.label_name);
 1438|   909k|            }
 1439|   930k|        }
_ZN3dlx4impl1JERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1443|  64.1k|        {
 1444|  64.1k|            const auto& jump_label = arg1.AsLabel();
 1445|       |
 1446|  64.1k|            JumpToLabel(processor, jump_label.label_name);
 1447|  64.1k|        }
_ZN3dlx4impl2JRERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1451|  34.9k|        {
 1452|  34.9k|            const auto& jump_register = arg1.AsRegisterInt();
 1453|       |
 1454|  34.9k|            JumpToRegister(processor, jump_register.register_id);
 1455|  34.9k|        }
_ZN3dlx4impl3JALERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1459|  52.7k|        {
 1460|  52.7k|            const auto& jump_label = arg1.AsLabel();
 1461|       |
 1462|  52.7k|            processor.IntRegisterSetUnsignedValue(IntRegisterID::R31,
 1463|  52.7k|                                                  processor.GetNextProgramCounter());
 1464|       |
 1465|  52.7k|            JumpToLabel(processor, jump_label.label_name);
 1466|  52.7k|        }
_ZN3dlx4impl4JALRERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1470|   515k|        {
 1471|   515k|            const auto& jump_register = arg1.AsRegisterInt();
 1472|       |
 1473|   515k|            processor.IntRegisterSetUnsignedValue(IntRegisterID::R31,
 1474|   515k|                                                  processor.GetNextProgramCounter());
 1475|       |
 1476|   515k|            JumpToRegister(processor, jump_register.register_id);
 1477|   515k|        }
_ZN3dlx4impl3LHIERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1481|  14.5k|        {
 1482|  14.5k|            const IntRegisterID dest_reg  = arg1.AsRegisterInt().register_id;
 1483|  14.5k|            std::int32_t        imm_value = arg2.AsImmediateValue().signed_value.unsafe();
 1484|       |
 1485|  14.5k|            imm_value = static_cast<std::int32_t>((imm_value << 16) & 0xFFFF0000);
 1486|       |
 1487|  14.5k|            processor.IntRegisterSetSignedValue(dest_reg, imm_value);
 1488|  14.5k|        }
_ZN3dlx4impl2LBERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1492|      1|        {
 1493|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1494|       |
 1495|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1496|       |
 1497|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1497:17): [True: 0, False: 1]
  ------------------
 1498|      0|            {
 1499|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1500|      0|                return;
 1501|      0|            }
 1502|       |
 1503|      1|            phi::i32 address = optional_address.value();
 1504|       |
 1505|      1|            auto optional_value =
 1506|      1|                    processor.GetMemory().LoadByte(static_cast<std::size_t>(address.unsafe()));
 1507|       |
 1508|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1508:17): [True: 1, False: 0]
  ------------------
 1509|      1|            {
 1510|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1511|      1|                DLX_ERROR("Failed to load byte at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1512|      1|                return;
 1513|      1|            }
 1514|       |
 1515|      0|            phi::i32 value = optional_value.value();
 1516|       |
 1517|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, value);
 1518|      0|        }
_ZN3dlx4impl3LBUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1522|      1|        {
 1523|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1524|       |
 1525|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1526|       |
 1527|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1527:17): [True: 0, False: 1]
  ------------------
 1528|      0|            {
 1529|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1530|      0|                return;
 1531|      0|            }
 1532|       |
 1533|      1|            phi::i32 address = optional_address.value();
 1534|       |
 1535|      1|            auto optional_value = processor.GetMemory().LoadUnsignedByte(
 1536|      1|                    static_cast<std::size_t>(address.unsafe()));
 1537|       |
 1538|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1538:17): [True: 1, False: 0]
  ------------------
 1539|      1|            {
 1540|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1541|      1|                DLX_ERROR("Failed to load unsigned byte at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1542|      1|                return;
 1543|      1|            }
 1544|       |
 1545|      0|            phi::u32 value = optional_value.value();
 1546|       |
 1547|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, value);
 1548|      0|        }
_ZN3dlx4impl2LHERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1552|      1|        {
 1553|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1554|       |
 1555|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1556|       |
 1557|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1557:17): [True: 0, False: 1]
  ------------------
 1558|      0|            {
 1559|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1560|      0|                return;
 1561|      0|            }
 1562|       |
 1563|      1|            phi::i32 address = optional_address.value();
 1564|       |
 1565|      1|            auto optional_value =
 1566|      1|                    processor.GetMemory().LoadHalfWord(static_cast<std::size_t>(address.unsafe()));
 1567|       |
 1568|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1568:17): [True: 1, False: 0]
  ------------------
 1569|      1|            {
 1570|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1571|      1|                DLX_ERROR("Failed to load half byte at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1572|      1|                return;
 1573|      1|            }
 1574|       |
 1575|      0|            phi::i32 value = optional_value.value();
 1576|       |
 1577|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, value);
 1578|      0|        }
_ZN3dlx4impl3LHUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1582|      1|        {
 1583|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1584|       |
 1585|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1586|       |
 1587|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1587:17): [True: 0, False: 1]
  ------------------
 1588|      0|            {
 1589|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1590|      0|                return;
 1591|      0|            }
 1592|       |
 1593|      1|            phi::i32 address = optional_address.value();
 1594|       |
 1595|      1|            auto optional_value = processor.GetMemory().LoadUnsignedHalfWord(
 1596|      1|                    static_cast<std::size_t>(address.unsafe()));
 1597|       |
 1598|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1598:17): [True: 1, False: 0]
  ------------------
 1599|      1|            {
 1600|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1601|      1|                DLX_ERROR("Failed to load unsigned half byte at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1602|      1|                return;
 1603|      1|            }
 1604|       |
 1605|      0|            phi::u32 value = optional_value.value();
 1606|       |
 1607|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, value);
 1608|      0|        }
_ZN3dlx4impl2LWERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1612|      1|        {
 1613|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1614|       |
 1615|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1616|       |
 1617|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1617:17): [True: 0, False: 1]
  ------------------
 1618|      0|            {
 1619|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1620|      0|                return;
 1621|      0|            }
 1622|       |
 1623|      1|            phi::i32 address = optional_address.value();
 1624|       |
 1625|      1|            auto optional_value =
 1626|      1|                    processor.GetMemory().LoadWord(static_cast<std::size_t>(address.unsafe()));
 1627|       |
 1628|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1628:17): [True: 1, False: 0]
  ------------------
 1629|      1|            {
 1630|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1631|      1|                DLX_ERROR("Failed to load word at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1632|      1|                return;
 1633|      1|            }
 1634|       |
 1635|      0|            processor.IntRegisterSetSignedValue(dest_reg.register_id, optional_value.value());
 1636|      0|        }
_ZN3dlx4impl3LWUERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1640|      1|        {
 1641|      1|            const auto& dest_reg = arg1.AsRegisterInt();
 1642|       |
 1643|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1644|       |
 1645|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1645:17): [True: 0, False: 1]
  ------------------
 1646|      0|            {
 1647|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1648|      0|                return;
 1649|      0|            }
 1650|       |
 1651|      1|            phi::i32 address = optional_address.value();
 1652|       |
 1653|      1|            auto optional_value = processor.GetMemory().LoadUnsignedWord(
 1654|      1|                    static_cast<std::size_t>(address.unsafe()));
 1655|       |
 1656|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1656:17): [True: 1, False: 0]
  ------------------
 1657|      1|            {
 1658|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1659|      1|                DLX_ERROR("Failed to load unsigned word at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1660|      1|                return;
 1661|      1|            }
 1662|       |
 1663|      0|            processor.IntRegisterSetUnsignedValue(dest_reg.register_id, optional_value.value());
 1664|      0|        }
_ZN3dlx4impl2LFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1668|      1|        {
 1669|      1|            const auto& dest_reg = arg1.AsRegisterFloat();
 1670|       |
 1671|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1672|       |
 1673|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1673:17): [True: 0, False: 1]
  ------------------
 1674|      0|            {
 1675|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1676|      0|                return;
 1677|      0|            }
 1678|       |
 1679|      1|            phi::i32 address = optional_address.value();
 1680|       |
 1681|      1|            auto optional_value =
 1682|      1|                    processor.GetMemory().LoadFloat(static_cast<std::size_t>(address.unsafe()));
 1683|       |
 1684|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1684:17): [True: 1, False: 0]
  ------------------
 1685|      1|            {
 1686|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1687|      1|                DLX_ERROR("Failed to load float at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1688|      1|                return;
 1689|      1|            }
 1690|       |
 1691|      0|            processor.FloatRegisterSetFloatValue(dest_reg.register_id, optional_value.value());
 1692|      0|        }
_ZN3dlx4impl2LDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1696|      1|        {
 1697|      1|            const auto& dest_reg = arg1.AsRegisterFloat();
 1698|       |
 1699|      1|            auto optional_address = GetLoadStoreAddress(processor, arg2);
 1700|       |
 1701|      1|            if (!optional_address.has_value())
  ------------------
  |  Branch (1701:17): [True: 0, False: 1]
  ------------------
 1702|      0|            {
 1703|      0|                processor.Raise(Exception::AddressOutOfBounds);
 1704|      0|                return;
 1705|      0|            }
 1706|       |
 1707|      1|            phi::i32 address = optional_address.value();
 1708|       |
 1709|      1|            auto optional_value =
 1710|      1|                    processor.GetMemory().LoadDouble(static_cast<std::size_t>(address.unsafe()));
 1711|       |
 1712|      1|            if (!optional_value.has_value())
  ------------------
  |  Branch (1712:17): [True: 1, False: 0]
  ------------------
 1713|      1|            {
 1714|      1|                processor.Raise(Exception::AddressOutOfBounds);
 1715|      1|                DLX_ERROR("Failed to load double at address {}", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
 1716|      1|                return;
 1717|      1|            }
 1718|       |
 1719|      0|            processor.FloatRegisterSetDoubleValue(dest_reg.register_id, optional_value.value());
 1720|      0|        }
_ZN3dlx4impl4MOVFERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1944|  26.4k|        {
 1945|  26.4k|            const FloatRegisterID dest_reg   = arg1.AsRegisterFloat().register_id;
 1946|  26.4k|            const FloatRegisterID source_reg = arg2.AsRegisterFloat().register_id;
 1947|       |
 1948|  26.4k|            const phi::f32 source_value = processor.FloatRegisterGetFloatValue(source_reg);
 1949|       |
 1950|  26.4k|            processor.FloatRegisterSetFloatValue(dest_reg, source_value);
 1951|  26.4k|        }
_ZN3dlx4impl4MOVDERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1955|  7.94k|        {
 1956|  7.94k|            const FloatRegisterID dest_reg   = arg1.AsRegisterFloat().register_id;
 1957|  7.94k|            const FloatRegisterID source_reg = arg2.AsRegisterFloat().register_id;
 1958|       |
 1959|  7.94k|            const phi::f64 source_value = processor.FloatRegisterGetDoubleValue(source_reg);
 1960|       |
 1961|  7.94k|            processor.FloatRegisterSetDoubleValue(dest_reg, source_value);
 1962|  7.94k|        }
_ZN3dlx4impl7MOVFP2IERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1966|  12.2k|        {
 1967|  12.2k|            const IntRegisterID   dest_reg   = arg1.AsRegisterInt().register_id;
 1968|  12.2k|            const FloatRegisterID source_reg = arg2.AsRegisterFloat().register_id;
 1969|       |
 1970|  12.2k|            const float source_value = processor.FloatRegisterGetFloatValue(source_reg).unsafe();
 1971|       |
 1972|  12.2k|            const std::int32_t moved_value = *reinterpret_cast<const std::int32_t*>(&source_value);
 1973|       |
 1974|  12.2k|            processor.IntRegisterSetSignedValue(dest_reg, moved_value);
 1975|  12.2k|        }
_ZN3dlx4impl7MOVI2FPERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1979|  25.4k|        {
 1980|  25.4k|            const FloatRegisterID dest_reg   = arg1.AsRegisterFloat().register_id;
 1981|  25.4k|            const IntRegisterID   source_reg = arg2.AsRegisterInt().register_id;
 1982|       |
 1983|  25.4k|            const std::int32_t source_value =
 1984|  25.4k|                    processor.IntRegisterGetSignedValue(source_reg).unsafe();
 1985|       |
 1986|  25.4k|            const float moved_value = *reinterpret_cast<const float*>(&source_value);
 1987|       |
 1988|  25.4k|            processor.FloatRegisterSetFloatValue(dest_reg, moved_value);
 1989|  25.4k|        }
_ZN3dlx4impl6CVTF2DERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 1993|  15.1k|        {
 1994|  15.1k|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 1995|  15.1k|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 1996|       |
 1997|  15.1k|            const phi::f32 src_value = processor.FloatRegisterGetFloatValue(src_reg);
 1998|       |
 1999|  15.1k|            processor.FloatRegisterSetDoubleValue(dest_reg, src_value);
 2000|  15.1k|        }
_ZN3dlx4impl6CVTF2IERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2004|  44.2k|        {
 2005|  44.2k|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2006|  44.2k|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2007|       |
 2008|  44.2k|            const float        src_value = processor.FloatRegisterGetFloatValue(src_reg).unsafe();
 2009|  44.2k|            const std::int32_t converted_value_int = static_cast<std::int32_t>(src_value);
 2010|  44.2k|            const float        converted_value_float =
 2011|  44.2k|                    *reinterpret_cast<const float*>(&converted_value_int);
 2012|       |
 2013|  44.2k|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value_float);
 2014|  44.2k|        }
_ZN3dlx4impl6CVTD2FERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2018|  12.2k|        {
 2019|  12.2k|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2020|  12.2k|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2021|       |
 2022|  12.2k|            const double src_value       = processor.FloatRegisterGetDoubleValue(src_reg).unsafe();
 2023|  12.2k|            const float  converted_value = static_cast<float>(src_value);
 2024|       |
 2025|  12.2k|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value);
 2026|  12.2k|        }
_ZN3dlx4impl6CVTD2IERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2030|  27.1k|        {
 2031|  27.1k|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2032|  27.1k|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2033|       |
 2034|  27.1k|            const double       src_value = processor.FloatRegisterGetDoubleValue(src_reg).unsafe();
 2035|  27.1k|            const std::int32_t converted_value_int = static_cast<std::int32_t>(src_value);
 2036|  27.1k|            const float        converted_value_float =
 2037|  27.1k|                    *reinterpret_cast<const float*>(&converted_value_int);
 2038|       |
 2039|  27.1k|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value_float);
 2040|  27.1k|        }
_ZN3dlx4impl6CVTI2FERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2044|  21.1k|        {
 2045|  21.1k|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2046|  21.1k|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2047|       |
 2048|  21.1k|            const float        src_value = processor.FloatRegisterGetFloatValue(src_reg).unsafe();
 2049|  21.1k|            const std::int32_t converted_value_int =
 2050|  21.1k|                    *reinterpret_cast<const std::int32_t*>(&src_value);
 2051|  21.1k|            const float converted_value_float = static_cast<float>(converted_value_int);
 2052|       |
 2053|  21.1k|            processor.FloatRegisterSetFloatValue(dest_reg, converted_value_float);
 2054|  21.1k|        }
_ZN3dlx4impl6CVTI2DERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2058|  15.6k|        {
 2059|  15.6k|            const FloatRegisterID dest_reg = arg1.AsRegisterFloat().register_id;
 2060|  15.6k|            const FloatRegisterID src_reg  = arg2.AsRegisterFloat().register_id;
 2061|       |
 2062|  15.6k|            const float        src_value = processor.FloatRegisterGetFloatValue(src_reg).unsafe();
 2063|  15.6k|            const std::int32_t converted_value_int =
 2064|  15.6k|                    *reinterpret_cast<const std::int32_t*>(&src_value);
 2065|  15.6k|            const double converted_value_double = static_cast<double>(converted_value_int);
 2066|       |
 2067|  15.6k|            processor.FloatRegisterSetDoubleValue(dest_reg, converted_value_double);
 2068|  15.6k|        }
_ZN3dlx4impl4TRAPERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2072|      1|        {
 2073|      1|            processor.Raise(Exception::Trap);
 2074|      1|        }
_ZN3dlx4impl4HALTERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2078|      8|        {
 2079|      8|            processor.Raise(Exception::Halt);
 2080|      8|        }
_ZN3dlx4impl3NOPERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
 2084|   154k|        {
 2085|       |            /* Do nothing */
 2086|   154k|        }
InstructionImplementation.cpp:_ZN3dlxL8AdditionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  174|   435k|    {
  175|   435k|        phi::i64 res = phi::i64(lhs) + rhs;
  176|       |
  177|   435k|        SafeWriteInteger(processor, dest_reg, res);
  178|   435k|    }
InstructionImplementation.cpp:_ZN3dlxL16SafeWriteIntegerERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIlEE:
  129|   609k|    {
  130|   609k|        static const constexpr phi::i64 min = phi::i32::limits_type::min();
  131|   609k|        static const constexpr phi::i64 max = phi::i32::limits_type::max();
  132|       |
  133|       |        // Check for underflow
  134|   609k|        if (value < min)
  ------------------
  |  Branch (134:13): [True: 29.1k, False: 580k]
  ------------------
  135|  29.1k|        {
  136|  29.1k|            processor.Raise(Exception::Underflow);
  137|       |
  138|  29.1k|            value = max + (value % (min - 1));
  139|  29.1k|        }
  140|       |        // Check for overflow
  141|   580k|        else if (value > max)
  ------------------
  |  Branch (141:18): [True: 22.2k, False: 557k]
  ------------------
  142|  22.2k|        {
  143|  22.2k|            processor.Raise(Exception::Overflow);
  144|       |
  145|  22.2k|            value = min + (value % (max + 1));
  146|  22.2k|        }
  147|       |
  148|   609k|        PHI_ASSERT(value >= min);
  149|   609k|        PHI_ASSERT(value <= max);
  150|       |
  151|   609k|        processor.IntRegisterSetSignedValue(dest_reg, static_cast<std::int32_t>(value.unsafe()));
  152|   609k|    }
InstructionImplementation.cpp:_ZN3dlxL8AdditionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIjEES5_:
  182|  80.8k|    {
  183|  80.8k|        phi::u64 res = phi::u64(lhs) + rhs;
  184|       |
  185|  80.8k|        SafeWriteInteger(processor, dest_reg, res);
  186|  80.8k|    }
InstructionImplementation.cpp:_ZN3dlxL16SafeWriteIntegerERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerImEE:
  156|   440k|    {
  157|   440k|        static constexpr const phi::u64 max = phi::u32::limits_type::max();
  158|       |
  159|       |        // Check for overflow
  160|   440k|        if (value > max)
  ------------------
  |  Branch (160:13): [True: 29.6k, False: 411k]
  ------------------
  161|  29.6k|        {
  162|  29.6k|            processor.Raise(Exception::Overflow);
  163|       |
  164|  29.6k|            value %= max + 1u;
  165|  29.6k|        }
  166|       |
  167|   440k|        PHI_ASSERT(value <= max);
  168|       |
  169|   440k|        processor.IntRegisterSetUnsignedValue(dest_reg, static_cast<std::uint32_t>(value.unsafe()));
  170|   440k|    }
InstructionImplementation.cpp:_ZN3dlxL11SubtractionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  190|  60.6k|    {
  191|  60.6k|        phi::i64 res = phi::i64(lhs) - rhs;
  192|       |
  193|  60.6k|        SafeWriteInteger(processor, dest_reg, res);
  194|  60.6k|    }
InstructionImplementation.cpp:_ZN3dlxL11SubtractionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIjEES5_:
  198|   201k|    {
  199|   201k|        constexpr phi::u32 max = phi::u32::limits_type::max();
  200|       |
  201|   201k|        if (lhs < rhs)
  ------------------
  |  Branch (201:13): [True: 34.2k, False: 166k]
  ------------------
  202|  34.2k|        {
  203|  34.2k|            processor.Raise(Exception::Underflow);
  204|       |
  205|  34.2k|            phi::u64 res = max - rhs + lhs + 1u;
  206|  34.2k|            SafeWriteInteger(processor, dest_reg, res);
  207|  34.2k|            return;
  208|  34.2k|        }
  209|       |
  210|   166k|        phi::u64 res = phi::u64(lhs) - rhs;
  211|       |
  212|   166k|        SafeWriteInteger(processor, dest_reg, res);
  213|   166k|    }
InstructionImplementation.cpp:_ZN3dlxL14MultiplicationERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  217|   105k|    {
  218|   105k|        phi::i64 res = phi::i64(lhs) * rhs;
  219|       |
  220|   105k|        SafeWriteInteger(processor, dest_reg, res);
  221|   105k|    }
InstructionImplementation.cpp:_ZN3dlxL14MultiplicationERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIjEES5_:
  225|   146k|    {
  226|   146k|        phi::u64 res = phi::u64(lhs) * rhs;
  227|       |
  228|   146k|        SafeWriteInteger(processor, dest_reg, res);
  229|   146k|    }
InstructionImplementation.cpp:_ZN3dlxL8DivisionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  233|  7.67k|    {
  234|  7.67k|        if (rhs == 0)
  ------------------
  |  Branch (234:13): [True: 2, False: 7.67k]
  ------------------
  235|      2|        {
  236|      2|            processor.Raise(Exception::DivideByZero);
  237|      2|            return;
  238|      2|        }
  239|       |
  240|  7.67k|        phi::i64 res = phi::i64(lhs) / rhs;
  241|       |
  242|  7.67k|        SafeWriteInteger(processor, dest_reg, res);
  243|  7.67k|    }
InstructionImplementation.cpp:_ZN3dlxL8DivisionERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIjEES5_:
  247|  12.7k|    {
  248|  12.7k|        if (rhs == 0u)
  ------------------
  |  Branch (248:13): [True: 2, False: 12.7k]
  ------------------
  249|      2|        {
  250|      2|            processor.Raise(Exception::DivideByZero);
  251|      2|            return;
  252|      2|        }
  253|       |
  254|  12.7k|        phi::u64 res = phi::u64(lhs) / rhs;
  255|       |
  256|  12.7k|        SafeWriteInteger(processor, dest_reg, res);
  257|  12.7k|    }
InstructionImplementation.cpp:_ZN3dlxL9ShiftLeftERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  330|   280k|    {
  331|   280k|        if (shift > 31)
  ------------------
  |  Branch (331:13): [True: 15.5k, False: 264k]
  ------------------
  332|  15.5k|        {
  333|  15.5k|            processor.Raise(Exception::BadShift);
  334|       |
  335|       |            // Just set register to 0
  336|  15.5k|            processor.IntRegisterSetSignedValue(dest_reg, 0);
  337|  15.5k|            return;
  338|  15.5k|        }
  339|       |
  340|       |        // Negative shifts are undefined behavior
  341|   264k|        if (shift < 0)
  ------------------
  |  Branch (341:13): [True: 25.5k, False: 239k]
  ------------------
  342|  25.5k|        {
  343|  25.5k|            processor.Raise(Exception::BadShift);
  344|  25.5k|            return;
  345|  25.5k|        }
  346|       |
  347|   239k|        phi::i32 new_value = base.unsafe() << shift.unsafe();
  348|       |
  349|   239k|        processor.IntRegisterSetSignedValue(dest_reg, new_value);
  350|   239k|    }
InstructionImplementation.cpp:_ZN3dlxL17ShiftRightLogicalERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  261|   129k|    {
  262|       |        // Prevent undefined behavior by shifting by more than 31
  263|   129k|        if (shift > 31)
  ------------------
  |  Branch (263:13): [True: 19.6k, False: 110k]
  ------------------
  264|  19.6k|        {
  265|  19.6k|            processor.Raise(Exception::BadShift);
  266|       |
  267|       |            // Just set register to 0
  268|  19.6k|            processor.IntRegisterSetSignedValue(dest_reg, 0);
  269|  19.6k|            return;
  270|  19.6k|        }
  271|       |
  272|       |        // Do nothing when shifting by zero to prevent undefined behavior
  273|   110k|        if (shift == 0)
  ------------------
  |  Branch (273:13): [True: 70.9k, False: 39.2k]
  ------------------
  274|  70.9k|        {
  275|  70.9k|            processor.IntRegisterSetSignedValue(dest_reg, base);
  276|  70.9k|            return;
  277|  70.9k|        }
  278|       |
  279|       |        // Negative shifts are undefiend behavior
  280|  39.2k|        if (shift < 0)
  ------------------
  |  Branch (280:13): [True: 9.08k, False: 30.1k]
  ------------------
  281|  9.08k|        {
  282|  9.08k|            processor.Raise(Exception::BadShift);
  283|  9.08k|            return;
  284|  9.08k|        }
  285|       |
  286|  30.1k|        phi::i32 new_value = base.unsafe() >> shift.unsafe();
  287|       |
  288|  30.1k|        new_value = clear_top_n_bits(new_value.unsafe(), shift.unsafe());
  289|       |
  290|  30.1k|        processor.IntRegisterSetSignedValue(dest_reg, new_value);
  291|  30.1k|    }
InstructionImplementation.cpp:_ZN3dlxL16clear_top_n_bitsEii:
   29|  30.1k|    {
   30|  30.1k|        PHI_ASSERT(n > 0 && n < 32, "Would invoke undefined behavior");
   31|       |
   32|  30.1k|        return value & ~(-1 << (32 - n));
   33|  30.1k|    }
InstructionImplementation.cpp:_ZN3dlxL20ShiftRightArithmeticERNS_9ProcessorENS_13IntRegisterIDEN3phi7integerIiEES5_:
  295|  99.1k|    {
  296|       |        // Prevent undefined behavior by shifting by more than 31
  297|  99.1k|        if (shift > 31)
  ------------------
  |  Branch (297:13): [True: 4.87k, False: 94.2k]
  ------------------
  298|  4.87k|        {
  299|  4.87k|            processor.Raise(Exception::BadShift);
  300|       |
  301|       |            // Is negative ie. sign bit is set
  302|  4.87k|            if (base < 0)
  ------------------
  |  Branch (302:17): [True: 3.00k, False: 1.87k]
  ------------------
  303|  3.00k|            {
  304|       |                // Set every byte to 1
  305|  3.00k|                processor.IntRegisterSetSignedValue(dest_reg, ~0);
  306|  3.00k|            }
  307|  1.87k|            else
  308|  1.87k|            {
  309|       |                // Set every byte to 0
  310|  1.87k|                processor.IntRegisterSetSignedValue(dest_reg, 0);
  311|  1.87k|            }
  312|  4.87k|            return;
  313|  4.87k|        }
  314|       |
  315|       |        // Negative shifts are undefined behavior
  316|  94.2k|        if (shift < 0)
  ------------------
  |  Branch (316:13): [True: 30.0k, False: 64.2k]
  ------------------
  317|  30.0k|        {
  318|  30.0k|            processor.Raise(Exception::BadShift);
  319|  30.0k|            return;
  320|  30.0k|        }
  321|       |
  322|  64.2k|        phi::i32 new_value = base.unsafe() >> shift.unsafe();
  323|       |
  324|  64.2k|        processor.IntRegisterSetSignedValue(dest_reg, new_value);
  325|  64.2k|    }
InstructionImplementation.cpp:_ZN3dlxL11JumpToLabelERNS_9ProcessorENSt3__117basic_string_viewIcNS2_11char_traitsIcEEEE:
   38|  1.08M|    {
   39|       |        // Lookup the label
   40|  1.08M|        const phi::observer_ptr<ParsedProgram> program = processor.GetCurrentProgramm();
   41|  1.08M|        PHI_ASSERT(program != nullptr);
   42|  1.08M|        PHI_ASSERT(!label_name.empty(), "Can't jump to empty label");
   43|       |
   44|  1.08M|        if (program->m_JumpData.find(label_name) == program->m_JumpData.end())
  ------------------
  |  Branch (44:13): [True: 45, False: 1.08M]
  ------------------
   45|     45|        {
   46|     45|            DLX_ERROR("Unable to find jump label {}", label_name);
  ------------------
  |  |    9|     45|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   47|     45|            processor.Raise(Exception::UnknownLabel);
   48|     45|            return;
   49|     45|        }
   50|       |
   51|  1.08M|        const std::uint32_t jump_point = program->m_JumpData.at(label_name);
   52|  1.08M|        PHI_ASSERT(jump_point < program->m_Instructions.size(), "Jump point out of bounds");
   53|       |
   54|       |        // Set program counter
   55|  1.08M|        processor.SetNextProgramCounter(jump_point);
   56|  1.08M|    }
InstructionImplementation.cpp:_ZN3dlxL14JumpToRegisterERNS_9ProcessorENS_13IntRegisterIDE:
   59|   550k|    {
   60|   550k|        phi::u32 address = processor.IntRegisterGetUnsignedValue(reg_id);
   61|       |
   62|   550k|        phi::u32 max_address =
   63|   550k|                static_cast<std::uint32_t>(processor.GetCurrentProgramm()->m_Instructions.size());
   64|   550k|        if (address >= max_address)
  ------------------
  |  Branch (64:13): [True: 15, False: 550k]
  ------------------
   65|     15|        {
   66|     15|            processor.Raise(Exception::AddressOutOfBounds);
   67|     15|            return;
   68|     15|        }
   69|       |
   70|   550k|        processor.SetNextProgramCounter(address.unsafe());
   71|   550k|    }
InstructionImplementation.cpp:_ZN3dlxL19GetLoadStoreAddressERNS_9ProcessorENS_19InstructionArgumentE:
  100|      8|    {
  101|      8|        if (argument.GetType() == ArgumentType::ImmediateInteger)
  ------------------
  |  Branch (101:13): [True: 8, False: 0]
  ------------------
  102|      8|        {
  103|      8|            const auto& imm_value = argument.AsImmediateValue();
  104|       |
  105|      8|            if (imm_value.signed_value < 0)
  ------------------
  |  Branch (105:17): [True: 0, False: 8]
  ------------------
  106|      0|            {
  107|      0|                return {};
  108|      0|            }
  109|       |
  110|      8|            return imm_value.signed_value;
  111|      8|        }
  112|       |
  113|      0|        if (argument.GetType() == ArgumentType::AddressDisplacement)
  ------------------
  |  Branch (113:13): [True: 0, False: 0]
  ------------------
  114|      0|        {
  115|      0|            const auto& adr_displacement = argument.AsAddressDisplacement();
  116|      0|            return CalculateDisplacementAddress(processor, adr_displacement);
  117|      0|        }
  118|       |
  119|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
  120|      0|        PHI_ASSERT_NOT_REACHED();
  121|      0|#endif
  122|      0|    }

_ZNK3dlx15InstructionInfo7ExecuteERNS_9ProcessorERKNS_19InstructionArgumentES5_S5_:
   11|  7.53M|    {
   12|  7.53M|        PHI_ASSERT(m_Executor, "No execution function defined");
   13|       |
   14|       |        // Make sure non arguments are marked as unknown
   15|  7.53M|        PHI_ASSERT(arg1.GetType() != ArgumentType::Unknown, "Arg1 type is unknown");
   16|  7.53M|        PHI_ASSERT(arg2.GetType() != ArgumentType::Unknown, "Arg2 type is unknown");
   17|  7.53M|        PHI_ASSERT(arg3.GetType() != ArgumentType::Unknown, "Arg3 type is unknown");
   18|       |
   19|       |        // Make sure argument types match
   20|  7.53M|        PHI_ASSERT(ArgumentTypeIncludes(arg1.GetType(), m_Arg1Type),
   21|  7.53M|                   "Unexpected argument type for arg1");
   22|  7.53M|        PHI_ASSERT(ArgumentTypeIncludes(arg2.GetType(), m_Arg2Type),
   23|  7.53M|                   "Unexpected argument type for arg2");
   24|  7.53M|        PHI_ASSERT(ArgumentTypeIncludes(arg3.GetType(), m_Arg3Type),
   25|  7.53M|                   "Unexpected argument type for arg3");
   26|       |
   27|       |        // Execute the instruction using the specified executor
   28|  7.53M|        m_Executor(processor, arg1, arg2, arg3);
   29|  7.53M|    }

_ZN3dlx20LookUpIntructionInfoENS_6OpCodeE:
  452|   120k|    {
  453|   120k|        return instruction_table.at(static_cast<std::size_t>(instruction));
  454|   120k|    }

_ZN3dlx11IntRegisterC2Ev:
   13|     32|    {}
_ZN3dlx11IntRegister14SetSignedValueEN3phi7integerIiEE:
   16|  2.57M|    {
   17|  2.57M|        m_ValueSigned = val;
   18|  2.57M|    }
_ZN3dlx11IntRegister16SetUnsignedValueEN3phi7integerIjEE:
   21|  1.65M|    {
   22|  1.65M|        m_ValueUnsigned = val;
   23|  1.65M|    }
_ZNK3dlx11IntRegister14GetSignedValueEv:
   26|  4.17M|    {
   27|  4.17M|        return m_ValueSigned;
   28|  4.17M|    }
_ZNK3dlx11IntRegister16GetUnsignedValueEv:
   31|  2.48M|    {
   32|  2.48M|        return m_ValueUnsigned;
   33|  2.48M|    }
_ZNK3dlx11IntRegister10IsReadOnlyEv:
   36|  4.95M|    {
   37|  4.95M|        return m_IsReadOnly;
   38|  4.95M|    }
_ZN3dlx11IntRegister11SetReadOnlyEN3phi7booleanE:
   41|      1|    {
   42|      1|        m_IsReadOnly = read_only;
   43|      1|    }

_ZN3dlx11MemoryBlockC2EN3phi7integerImEES3_:
   14|      1|    {
   15|      1|        m_Values.resize(starting_size.unsafe());
   16|      1|    }
_ZNK3dlx11MemoryBlock8LoadByteEN3phi7integerImEE:
   19|      1|    {
   20|      1|        if (!IsAddressValid(address, 1u))
  ------------------
  |  Branch (20:13): [True: 1, False: 0]
  ------------------
   21|      1|        {
   22|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   23|      1|            return {};
   24|      1|        }
   25|       |
   26|      0|        std::size_t index = (address - m_StartingAddress).unsafe();
   27|      0|        return m_Values[index].signed_value;
   28|      1|    }
_ZNK3dlx11MemoryBlock16LoadUnsignedByteEN3phi7integerImEE:
   31|      1|    {
   32|      1|        if (!IsAddressValid(address, 1u))
  ------------------
  |  Branch (32:13): [True: 1, False: 0]
  ------------------
   33|      1|        {
   34|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   35|      1|            return {};
   36|      1|        }
   37|       |
   38|      0|        std::size_t index = (address - m_StartingAddress).unsafe();
   39|      0|        return m_Values[index].unsigned_value;
   40|      1|    }
_ZNK3dlx11MemoryBlock12LoadHalfWordEN3phi7integerImEE:
   43|      1|    {
   44|      1|        if (!IsAddressValid(address, 2u))
  ------------------
  |  Branch (44:13): [True: 1, False: 0]
  ------------------
   45|      1|        {
   46|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   47|      1|            return {};
   48|      1|        }
   49|      0|        if (!IsAddressAlignedCorrectly(address, 2u))
  ------------------
  |  Branch (49:13): [True: 0, False: 0]
  ------------------
   50|      0|        {
   51|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   52|      0|            return {};
   53|      0|        }
   54|       |
   55|      0|        std::size_t index = (address - m_StartingAddress).unsafe();
   56|      0|        return *reinterpret_cast<const std::int16_t*>(&m_Values[index].signed_value);
   57|      0|    }
_ZNK3dlx11MemoryBlock20LoadUnsignedHalfWordEN3phi7integerImEE:
   60|      1|    {
   61|      1|        if (!IsAddressValid(address, 2u))
  ------------------
  |  Branch (61:13): [True: 1, False: 0]
  ------------------
   62|      1|        {
   63|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   64|      1|            return {};
   65|      1|        }
   66|      0|        if (!IsAddressAlignedCorrectly(address, 2u))
  ------------------
  |  Branch (66:13): [True: 0, False: 0]
  ------------------
   67|      0|        {
   68|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   69|      0|            return {};
   70|      0|        }
   71|       |
   72|      0|        std::size_t index = (address - m_StartingAddress).unsafe();
   73|      0|        return *reinterpret_cast<const std::uint16_t*>(&m_Values[index].unsigned_value);
   74|      0|    }
_ZNK3dlx11MemoryBlock8LoadWordEN3phi7integerImEE:
   77|      1|    {
   78|      1|        if (!IsAddressValid(address, 4u))
  ------------------
  |  Branch (78:13): [True: 1, False: 0]
  ------------------
   79|      1|        {
   80|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   81|      1|            return {};
   82|      1|        }
   83|      0|        if (!IsAddressAlignedCorrectly(address, 4u))
  ------------------
  |  Branch (83:13): [True: 0, False: 0]
  ------------------
   84|      0|        {
   85|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   86|      0|            return {};
   87|      0|        }
   88|       |
   89|      0|        std::size_t index = (address - m_StartingAddress).unsafe();
   90|      0|        return *reinterpret_cast<const std::int32_t*>(&m_Values[index].signed_value);
   91|      0|    }
_ZNK3dlx11MemoryBlock16LoadUnsignedWordEN3phi7integerImEE:
   94|      1|    {
   95|      1|        if (!IsAddressValid(address, 4u))
  ------------------
  |  Branch (95:13): [True: 1, False: 0]
  ------------------
   96|      1|        {
   97|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
   98|      1|            return {};
   99|      1|        }
  100|      0|        if (!IsAddressAlignedCorrectly(address, 4u))
  ------------------
  |  Branch (100:13): [True: 0, False: 0]
  ------------------
  101|      0|        {
  102|      0|            DLX_ERROR("Address {} is misaligned", address.unsafe());
  ------------------
  |  |    9|      0|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  103|      0|            return {};
  104|      0|        }
  105|       |
  106|      0|        std::size_t index = (address - m_StartingAddress).unsafe();
  107|      0|        return *reinterpret_cast<const std::uint32_t*>(&m_Values[index].unsigned_value);
  108|      0|    }
_ZNK3dlx11MemoryBlock9LoadFloatEN3phi7integerImEE:
  111|      1|    {
  112|      1|        if (!IsAddressValid(address, 4u))
  ------------------
  |  Branch (112:13): [True: 1, False: 0]
  ------------------
  113|      1|        {
  114|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  115|      1|            return {};
  116|      1|        }
  117|       |
  118|      0|        std::size_t index = (address - m_StartingAddress).unsafe();
  119|      0|        return *reinterpret_cast<const float*>(&m_Values[index].signed_value);
  120|      1|    }
_ZNK3dlx11MemoryBlock10LoadDoubleEN3phi7integerImEE:
  123|      1|    {
  124|      1|        if (!IsAddressValid(address, 8u))
  ------------------
  |  Branch (124:13): [True: 1, False: 0]
  ------------------
  125|      1|        {
  126|      1|            DLX_ERROR("Address {} is out of bounds", address.unsafe());
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  127|      1|            return {};
  128|      1|        }
  129|       |
  130|      0|        std::size_t index = (address - m_StartingAddress).unsafe();
  131|      0|        return *reinterpret_cast<const double*>(&m_Values[(index)].signed_value);
  132|      1|    }
_ZNK3dlx11MemoryBlock14IsAddressValidEN3phi7integerImEES3_:
  243|      8|    {
  244|      8|        return address >= m_StartingAddress &&
  ------------------
  |  Branch (244:16): [True: 0, False: 8]
  ------------------
  245|      8|               (address + size) <= (m_StartingAddress + m_Values.size());
  ------------------
  |  Branch (245:16): [True: 0, False: 0]
  ------------------
  246|      8|    }
_ZN3dlx11MemoryBlock5ClearEv:
  255|  7.22k|    {
  256|  7.22k|        for (auto& val : m_Values)
  ------------------
  |  Branch (256:24): [True: 7.22M, False: 7.22k]
  ------------------
  257|  7.22M|        {
  258|  7.22M|            val.signed_value = 0;
  259|  7.22M|        }
  260|  7.22k|    }

_ZN3dlx14StringToOpCodeENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
   23|   590k|    {
   24|   590k|        switch (token.length())
   25|   590k|        {
   26|       |            // 1 character OpCodes
   27|  21.1k|            case 1: {
  ------------------
  |  Branch (27:13): [True: 21.1k, False: 569k]
  ------------------
   28|  21.1k|                char c1 = token[0];
   29|  21.1k|                if (ice(c1, 'J'))
  ------------------
  |  Branch (29:21): [True: 10.9k, False: 10.2k]
  ------------------
   30|  10.9k|                {
   31|  10.9k|                    return OpCode::J;
   32|  10.9k|                }
   33|  10.2k|                break;
   34|  21.1k|            }
   35|       |
   36|       |            // 2 character OpCodes
   37|  37.3k|            case 2: {
  ------------------
  |  Branch (37:13): [True: 37.3k, False: 553k]
  ------------------
   38|  37.3k|                char c1 = token[0];
   39|  37.3k|                char c2 = token[1];
   40|       |
   41|  37.3k|                switch (c1)
  ------------------
  |  Branch (41:25): [True: 16.6k, False: 20.7k]
  ------------------
   42|  37.3k|                {
   43|    226|                    case 'J':
  ------------------
  |  Branch (43:21): [True: 226, False: 37.0k]
  ------------------
   44|    459|                    case 'j':
  ------------------
  |  Branch (44:21): [True: 233, False: 37.0k]
  ------------------
   45|    459|                        if (ice(c2, 'R'))
  ------------------
  |  Branch (45:29): [True: 153, False: 306]
  ------------------
   46|    153|                        {
   47|    153|                            return OpCode::JR;
   48|    153|                        }
   49|    306|                        break;
   50|       |
   51|  6.28k|                    case 'L':
  ------------------
  |  Branch (51:21): [True: 6.28k, False: 31.0k]
  ------------------
   52|  6.52k|                    case 'l':
  ------------------
  |  Branch (52:21): [True: 235, False: 37.0k]
  ------------------
   53|  6.52k|                        switch (c2)
  ------------------
  |  Branch (53:33): [True: 95, False: 6.42k]
  ------------------
   54|  6.52k|                        {
   55|     69|                            case 'B':
  ------------------
  |  Branch (55:29): [True: 69, False: 6.45k]
  ------------------
   56|    148|                            case 'b':
  ------------------
  |  Branch (56:29): [True: 79, False: 6.44k]
  ------------------
   57|    148|                                return OpCode::LB;
   58|  2.75k|                            case 'D':
  ------------------
  |  Branch (58:29): [True: 2.75k, False: 3.77k]
  ------------------
   59|  2.76k|                            case 'd':
  ------------------
  |  Branch (59:29): [True: 10, False: 6.51k]
  ------------------
   60|  2.76k|                                return OpCode::LD;
   61|    102|                            case 'F':
  ------------------
  |  Branch (61:29): [True: 102, False: 6.41k]
  ------------------
   62|    205|                            case 'f':
  ------------------
  |  Branch (62:29): [True: 103, False: 6.41k]
  ------------------
   63|    205|                                return OpCode::LF;
   64|    146|                            case 'H':
  ------------------
  |  Branch (64:29): [True: 146, False: 6.37k]
  ------------------
   65|    290|                            case 'h':
  ------------------
  |  Branch (65:29): [True: 144, False: 6.37k]
  ------------------
   66|    290|                                return OpCode::LH;
   67|  2.84k|                            case 'W':
  ------------------
  |  Branch (67:29): [True: 2.84k, False: 3.67k]
  ------------------
   68|  3.02k|                            case 'w':
  ------------------
  |  Branch (68:29): [True: 178, False: 6.34k]
  ------------------
   69|  3.02k|                                return OpCode::LW;
   70|  6.52k|                        }
   71|     95|                        break;
   72|    102|                    case 'O':
  ------------------
  |  Branch (72:21): [True: 102, False: 37.2k]
  ------------------
   73|  4.58k|                    case 'o':
  ------------------
  |  Branch (73:21): [True: 4.47k, False: 32.8k]
  ------------------
   74|  4.58k|                        if (ice(c2, 'R'))
  ------------------
  |  Branch (74:29): [True: 330, False: 4.25k]
  ------------------
   75|    330|                        {
   76|    330|                            return OpCode::OR;
   77|    330|                        }
   78|  4.25k|                        break;
   79|  8.65k|                    case 'S':
  ------------------
  |  Branch (79:21): [True: 8.65k, False: 28.6k]
  ------------------
   80|  9.14k|                    case 's':
  ------------------
  |  Branch (80:21): [True: 499, False: 36.8k]
  ------------------
   81|  9.14k|                        switch (c2)
  ------------------
  |  Branch (81:33): [True: 188, False: 8.96k]
  ------------------
   82|  9.14k|                        {
   83|  2.26k|                            case 'B':
  ------------------
  |  Branch (83:29): [True: 2.26k, False: 6.88k]
  ------------------
   84|  2.33k|                            case 'b':
  ------------------
  |  Branch (84:29): [True: 67, False: 9.08k]
  ------------------
   85|  2.33k|                                return OpCode::SB;
   86|    626|                            case 'D':
  ------------------
  |  Branch (86:29): [True: 626, False: 8.52k]
  ------------------
   87|    789|                            case 'd':
  ------------------
  |  Branch (87:29): [True: 163, False: 8.98k]
  ------------------
   88|    789|                                return OpCode::SD;
   89|  5.23k|                            case 'F':
  ------------------
  |  Branch (89:29): [True: 5.23k, False: 3.91k]
  ------------------
   90|  5.40k|                            case 'f':
  ------------------
  |  Branch (90:29): [True: 173, False: 8.97k]
  ------------------
   91|  5.40k|                                return OpCode::SF;
   92|    230|                            case 'H':
  ------------------
  |  Branch (92:29): [True: 230, False: 8.91k]
  ------------------
   93|    342|                            case 'h':
  ------------------
  |  Branch (93:29): [True: 112, False: 9.03k]
  ------------------
   94|    342|                                return OpCode::SH;
   95|     21|                            case 'w':
  ------------------
  |  Branch (95:29): [True: 21, False: 9.12k]
  ------------------
   96|     89|                            case 'W':
  ------------------
  |  Branch (96:29): [True: 68, False: 9.08k]
  ------------------
   97|     89|                                return OpCode::SW;
   98|  9.14k|                        }
   99|    188|                        break;
  100|  37.3k|                }
  101|  21.4k|                break;
  102|  37.3k|            }
  103|       |
  104|       |            // 3 character OpCodes
  105|   279k|            case 3: {
  ------------------
  |  Branch (105:13): [True: 279k, False: 310k]
  ------------------
  106|   279k|                char c1 = token[0];
  107|   279k|                char c2 = token[1];
  108|   279k|                char c3 = token[2];
  109|       |
  110|   279k|                switch (c1)
  ------------------
  |  Branch (110:25): [True: 19.7k, False: 259k]
  ------------------
  111|   279k|                {
  112|   146k|                    case 'A':
  ------------------
  |  Branch (112:21): [True: 146k, False: 132k]
  ------------------
  113|   146k|                    case 'a':
  ------------------
  |  Branch (113:21): [True: 266, False: 279k]
  ------------------
  114|   146k|                        if (ice(c2, 'D') && ice(c3, 'D'))
  ------------------
  |  Branch (114:29): [True: 145k, False: 1.35k]
  |  Branch (114:29): [True: 145k, False: 1.72k]
  |  Branch (114:45): [True: 145k, False: 367]
  ------------------
  115|   145k|                        {
  116|   145k|                            return OpCode::ADD;
  117|   145k|                        }
  118|  1.72k|                        else if (ice(c2, 'N') && ice(c3, 'D'))
  ------------------
  |  Branch (118:34): [True: 1.32k, False: 403]
  |  Branch (118:34): [True: 1.25k, False: 469]
  |  Branch (118:50): [True: 1.25k, False: 66]
  ------------------
  119|  1.25k|                        {
  120|  1.25k|                            return OpCode::AND;
  121|  1.25k|                        }
  122|    469|                        break;
  123|       |
  124|    469|                    case 'D':
  ------------------
  |  Branch (124:21): [True: 179, False: 279k]
  ------------------
  125|    402|                    case 'd':
  ------------------
  |  Branch (125:21): [True: 223, False: 279k]
  ------------------
  126|    402|                        if (ice(c2, 'I') && ice(c3, 'V'))
  ------------------
  |  Branch (126:29): [True: 275, False: 127]
  |  Branch (126:29): [True: 149, False: 253]
  |  Branch (126:45): [True: 149, False: 126]
  ------------------
  127|    149|                        {
  128|    149|                            return OpCode::DIV;
  129|    149|                        }
  130|    253|                        break;
  131|       |
  132|  2.63k|                    case 'E':
  ------------------
  |  Branch (132:21): [True: 2.63k, False: 276k]
  ------------------
  133|  2.79k|                    case 'e':
  ------------------
  |  Branch (133:21): [True: 157, False: 279k]
  ------------------
  134|  2.79k|                        if (ice(c2, 'Q'))
  ------------------
  |  Branch (134:29): [True: 2.72k, False: 71]
  ------------------
  135|  2.72k|                        {
  136|  2.72k|                            if (ice(c3, 'D'))
  ------------------
  |  Branch (136:33): [True: 145, False: 2.57k]
  ------------------
  137|    145|                            {
  138|    145|                                return OpCode::EQD;
  139|    145|                            }
  140|  2.57k|                            else if (ice(c3, 'F'))
  ------------------
  |  Branch (140:38): [True: 2.42k, False: 157]
  ------------------
  141|  2.42k|                            {
  142|  2.42k|                                return OpCode::EQF;
  143|  2.42k|                            }
  144|  2.72k|                        }
  145|    228|                        break;
  146|       |
  147|  8.98k|                    case 'G':
  ------------------
  |  Branch (147:21): [True: 8.98k, False: 270k]
  ------------------
  148|  9.81k|                    case 'g':
  ------------------
  |  Branch (148:21): [True: 825, False: 278k]
  ------------------
  149|  9.81k|                        if (ice(c2, 'E'))
  ------------------
  |  Branch (149:29): [True: 662, False: 9.15k]
  ------------------
  150|    662|                        {
  151|    662|                            if (ice(c3, 'D'))
  ------------------
  |  Branch (151:33): [True: 249, False: 413]
  ------------------
  152|    249|                            {
  153|    249|                                return OpCode::GED;
  154|    249|                            }
  155|    413|                            else if (ice(c3, 'F'))
  ------------------
  |  Branch (155:38): [True: 187, False: 226]
  ------------------
  156|    187|                            {
  157|    187|                                return OpCode::GEF;
  158|    187|                            }
  159|    662|                        }
  160|  9.15k|                        else if (ice(c2, 'T'))
  ------------------
  |  Branch (160:34): [True: 9.06k, False: 83]
  ------------------
  161|  9.06k|                        {
  162|  9.06k|                            if (ice(c3, 'D'))
  ------------------
  |  Branch (162:33): [True: 3.97k, False: 5.09k]
  ------------------
  163|  3.97k|                            {
  164|  3.97k|                                return OpCode::GTD;
  165|  3.97k|                            }
  166|  5.09k|                            if (ice(c3, 'F'))
  ------------------
  |  Branch (166:33): [True: 4.82k, False: 274]
  ------------------
  167|  4.82k|                            {
  168|  4.82k|                                return OpCode::GTF;
  169|  4.82k|                            }
  170|  5.09k|                        }
  171|    583|                        break;
  172|       |
  173|  6.43k|                    case 'J':
  ------------------
  |  Branch (173:21): [True: 6.43k, False: 272k]
  ------------------
  174|  8.01k|                    case 'j':
  ------------------
  |  Branch (174:21): [True: 1.58k, False: 277k]
  ------------------
  175|  8.01k|                        if (ice(c2, 'A') && ice(c3, 'L'))
  ------------------
  |  Branch (175:29): [True: 7.95k, False: 66]
  |  Branch (175:29): [True: 7.32k, False: 697]
  |  Branch (175:45): [True: 7.32k, False: 631]
  ------------------
  176|  7.32k|                        {
  177|  7.32k|                            return OpCode::JAL;
  178|  7.32k|                        }
  179|    697|                        break;
  180|       |
  181|  16.9k|                    case 'L':
  ------------------
  |  Branch (181:21): [True: 16.9k, False: 262k]
  ------------------
  182|  26.6k|                    case 'l':
  ------------------
  |  Branch (182:21): [True: 9.76k, False: 269k]
  ------------------
  183|  26.6k|                        switch (c2)
  ------------------
  |  Branch (183:33): [True: 2.06k, False: 24.6k]
  ------------------
  184|  26.6k|                        {
  185|     71|                            case 'B':
  ------------------
  |  Branch (185:29): [True: 71, False: 26.6k]
  ------------------
  186|  4.39k|                            case 'b':
  ------------------
  |  Branch (186:29): [True: 4.32k, False: 22.3k]
  ------------------
  187|  4.39k|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (187:37): [True: 2.19k, False: 2.20k]
  ------------------
  188|  2.19k|                                {
  189|  2.19k|                                    return OpCode::LBU;
  190|  2.19k|                                }
  191|  2.20k|                                break;
  192|       |
  193|  3.00k|                            case 'E':
  ------------------
  |  Branch (193:29): [True: 3.00k, False: 23.6k]
  ------------------
  194|  7.93k|                            case 'e':
  ------------------
  |  Branch (194:29): [True: 4.93k, False: 21.7k]
  ------------------
  195|  7.93k|                                if (ice(c3, 'D'))
  ------------------
  |  Branch (195:37): [True: 3.14k, False: 4.79k]
  ------------------
  196|  3.14k|                                {
  197|  3.14k|                                    return OpCode::LED;
  198|  3.14k|                                }
  199|  4.79k|                                else if (ice(c3, 'F'))
  ------------------
  |  Branch (199:42): [True: 1.67k, False: 3.12k]
  ------------------
  200|  1.67k|                                {
  201|  1.67k|                                    return OpCode::LEF;
  202|  1.67k|                                }
  203|  3.12k|                                break;
  204|       |
  205|  7.61k|                            case 'H':
  ------------------
  |  Branch (205:29): [True: 7.61k, False: 19.0k]
  ------------------
  206|  9.43k|                            case 'h':
  ------------------
  |  Branch (206:29): [True: 1.82k, False: 24.8k]
  ------------------
  207|  9.43k|                                if (ice(c3, 'I'))
  ------------------
  |  Branch (207:37): [True: 2.94k, False: 6.49k]
  ------------------
  208|  2.94k|                                {
  209|  2.94k|                                    return OpCode::LHI;
  210|  2.94k|                                }
  211|  6.49k|                                else if (ice(c3, 'U'))
  ------------------
  |  Branch (211:42): [True: 4.83k, False: 1.65k]
  ------------------
  212|  4.83k|                                {
  213|  4.83k|                                    return OpCode::LHU;
  214|  4.83k|                                }
  215|  1.65k|                                break;
  216|       |
  217|  1.72k|                            case 'T':
  ------------------
  |  Branch (217:29): [True: 1.72k, False: 24.9k]
  ------------------
  218|  2.67k|                            case 't':
  ------------------
  |  Branch (218:29): [True: 952, False: 25.7k]
  ------------------
  219|  2.67k|                                if (ice(c3, 'D'))
  ------------------
  |  Branch (219:37): [True: 1.28k, False: 1.39k]
  ------------------
  220|  1.28k|                                {
  221|  1.28k|                                    return OpCode::LTD;
  222|  1.28k|                                }
  223|  1.39k|                                else if (ice(c3, 'F'))
  ------------------
  |  Branch (223:42): [True: 444, False: 949]
  ------------------
  224|    444|                                {
  225|    444|                                    return OpCode::LTF;
  226|    444|                                }
  227|    949|                                break;
  228|       |
  229|    949|                            case 'W':
  ------------------
  |  Branch (229:29): [True: 70, False: 26.6k]
  ------------------
  230|    167|                            case 'w':
  ------------------
  |  Branch (230:29): [True: 97, False: 26.5k]
  ------------------
  231|    167|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (231:37): [True: 133, False: 34]
  ------------------
  232|    133|                                {
  233|    133|                                    return OpCode::LWU;
  234|    133|                                }
  235|     34|                                break;
  236|  26.6k|                        }
  237|  10.0k|                        break;
  238|       |
  239|  10.0k|                    case 'N':
  ------------------
  |  Branch (239:21): [True: 6.43k, False: 272k]
  ------------------
  240|  6.73k|                    case 'n':
  ------------------
  |  Branch (240:21): [True: 302, False: 279k]
  ------------------
  241|  6.73k|                        if (ice(c2, 'E'))
  ------------------
  |  Branch (241:29): [True: 490, False: 6.24k]
  ------------------
  242|    490|                        {
  243|    490|                            if (ice(c3, 'D'))
  ------------------
  |  Branch (243:33): [True: 282, False: 208]
  ------------------
  244|    282|                            {
  245|    282|                                return OpCode::NED;
  246|    282|                            }
  247|    208|                            else if (ice(c3, 'F'))
  ------------------
  |  Branch (247:38): [True: 135, False: 73]
  ------------------
  248|    135|                            {
  249|    135|                                return OpCode::NEF;
  250|    135|                            }
  251|    490|                        }
  252|  6.24k|                        else if (ice(c2, 'O') && ice(c3, 'P'))
  ------------------
  |  Branch (252:34): [True: 5.90k, False: 343]
  |  Branch (252:34): [True: 4.15k, False: 2.08k]
  |  Branch (252:50): [True: 4.15k, False: 1.74k]
  ------------------
  253|  4.15k|                        {
  254|  4.15k|                            return OpCode::NOP;
  255|  4.15k|                        }
  256|       |
  257|  2.16k|                        break;
  258|       |
  259|  2.16k|                    case 'O':
  ------------------
  |  Branch (259:21): [True: 109, False: 279k]
  ------------------
  260|  5.38k|                    case 'o':
  ------------------
  |  Branch (260:21): [True: 5.28k, False: 274k]
  ------------------
  261|  5.38k|                        if (ice(c2, 'R') && ice(c3, 'I'))
  ------------------
  |  Branch (261:29): [True: 4.94k, False: 448]
  |  Branch (261:29): [True: 2.43k, False: 2.95k]
  |  Branch (261:45): [True: 2.43k, False: 2.50k]
  ------------------
  262|  2.43k|                        {
  263|  2.43k|                            return OpCode::ORI;
  264|  2.43k|                        }
  265|  2.95k|                        break;
  266|       |
  267|  48.6k|                    case 'S':
  ------------------
  |  Branch (267:21): [True: 48.6k, False: 230k]
  ------------------
  268|  50.4k|                    case 's':
  ------------------
  |  Branch (268:21): [True: 1.78k, False: 277k]
  ------------------
  269|  50.4k|                        switch (c2)
  ------------------
  |  Branch (269:33): [True: 303, False: 50.1k]
  ------------------
  270|  50.4k|                        {
  271|     71|                            case 'B':
  ------------------
  |  Branch (271:29): [True: 71, False: 50.3k]
  ------------------
  272|    205|                            case 'b':
  ------------------
  |  Branch (272:29): [True: 134, False: 50.3k]
  ------------------
  273|    205|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (273:37): [True: 105, False: 100]
  ------------------
  274|    105|                                {
  275|    105|                                    return OpCode::SBU;
  276|    105|                                }
  277|    100|                                break;
  278|       |
  279|    615|                            case 'E':
  ------------------
  |  Branch (279:29): [True: 615, False: 49.8k]
  ------------------
  280|  1.10k|                            case 'e':
  ------------------
  |  Branch (280:29): [True: 485, False: 49.9k]
  ------------------
  281|  1.10k|                                if (ice(c3, 'Q'))
  ------------------
  |  Branch (281:37): [True: 713, False: 387]
  ------------------
  282|    713|                                {
  283|    713|                                    return OpCode::SEQ;
  284|    713|                                }
  285|    387|                                break;
  286|       |
  287|  12.0k|                            case 'G':
  ------------------
  |  Branch (287:29): [True: 12.0k, False: 38.3k]
  ------------------
  288|  15.3k|                            case 'g':
  ------------------
  |  Branch (288:29): [True: 3.29k, False: 47.1k]
  ------------------
  289|  15.3k|                                if (ice(c3, 'E'))
  ------------------
  |  Branch (289:37): [True: 9.83k, False: 5.54k]
  ------------------
  290|  9.83k|                                {
  291|  9.83k|                                    return OpCode::SGE;
  292|  9.83k|                                }
  293|  5.54k|                                else if (ice(c3, 'T'))
  ------------------
  |  Branch (293:42): [True: 2.53k, False: 3.01k]
  ------------------
  294|  2.53k|                                {
  295|  2.53k|                                    return OpCode::SGT;
  296|  2.53k|                                }
  297|  3.01k|                                break;
  298|       |
  299|  3.01k|                            case 'H':
  ------------------
  |  Branch (299:29): [True: 2.14k, False: 48.3k]
  ------------------
  300|  2.28k|                            case 'h':
  ------------------
  |  Branch (300:29): [True: 134, False: 50.3k]
  ------------------
  301|  2.28k|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (301:37): [True: 2.21k, False: 69]
  ------------------
  302|  2.21k|                                {
  303|  2.21k|                                    return OpCode::SHU;
  304|  2.21k|                                }
  305|     69|                                break;
  306|       |
  307|  4.50k|                            case 'L':
  ------------------
  |  Branch (307:29): [True: 4.50k, False: 45.9k]
  ------------------
  308|  5.75k|                            case 'l':
  ------------------
  |  Branch (308:29): [True: 1.25k, False: 49.2k]
  ------------------
  309|  5.75k|                                switch (c3)
  ------------------
  |  Branch (309:41): [True: 901, False: 4.85k]
  ------------------
  310|  5.75k|                                {
  311|  1.71k|                                    case 'A':
  ------------------
  |  Branch (311:37): [True: 1.71k, False: 4.03k]
  ------------------
  312|  1.81k|                                    case 'a':
  ------------------
  |  Branch (312:37): [True: 98, False: 5.65k]
  ------------------
  313|  1.81k|                                        return OpCode::SLA;
  314|       |
  315|  1.78k|                                    case 'E':
  ------------------
  |  Branch (315:37): [True: 1.78k, False: 3.96k]
  ------------------
  316|  1.88k|                                    case 'e':
  ------------------
  |  Branch (316:37): [True: 98, False: 5.65k]
  ------------------
  317|  1.88k|                                        return OpCode::SLE;
  318|       |
  319|    611|                                    case 'L':
  ------------------
  |  Branch (319:37): [True: 611, False: 5.14k]
  ------------------
  320|    677|                                    case 'l':
  ------------------
  |  Branch (320:37): [True: 66, False: 5.69k]
  ------------------
  321|    677|                                        return OpCode::SLL;
  322|       |
  323|    303|                                    case 'T':
  ------------------
  |  Branch (323:37): [True: 303, False: 5.45k]
  ------------------
  324|    475|                                    case 't':
  ------------------
  |  Branch (324:37): [True: 172, False: 5.58k]
  ------------------
  325|    475|                                        return OpCode::SLT;
  326|  5.75k|                                }
  327|    901|                                break;
  328|       |
  329|  11.4k|                            case 'N':
  ------------------
  |  Branch (329:29): [True: 11.4k, False: 39.0k]
  ------------------
  330|  11.5k|                            case 'n':
  ------------------
  |  Branch (330:29): [True: 116, False: 50.3k]
  ------------------
  331|  11.5k|                                if (ice(c3, 'E'))
  ------------------
  |  Branch (331:37): [True: 11.4k, False: 98]
  ------------------
  332|  11.4k|                                {
  333|  11.4k|                                    return OpCode::SNE;
  334|  11.4k|                                }
  335|     98|                                break;
  336|       |
  337|  7.67k|                            case 'R':
  ------------------
  |  Branch (337:29): [True: 7.67k, False: 42.7k]
  ------------------
  338|  7.77k|                            case 'r':
  ------------------
  |  Branch (338:29): [True: 97, False: 50.3k]
  ------------------
  339|  7.77k|                                if (ice(c3, 'A'))
  ------------------
  |  Branch (339:37): [True: 214, False: 7.56k]
  ------------------
  340|    214|                                {
  341|    214|                                    return OpCode::SRA;
  342|    214|                                }
  343|  7.56k|                                else if (ice(c3, 'L'))
  ------------------
  |  Branch (343:42): [True: 7.52k, False: 34]
  ------------------
  344|  7.52k|                                {
  345|  7.52k|                                    return OpCode::SRL;
  346|  7.52k|                                }
  347|     34|                                break;
  348|       |
  349|  3.92k|                            case 'U':
  ------------------
  |  Branch (349:29): [True: 3.92k, False: 46.5k]
  ------------------
  350|  4.01k|                            case 'u':
  ------------------
  |  Branch (350:29): [True: 97, False: 50.3k]
  ------------------
  351|  4.01k|                                if (ice(c3, 'B'))
  ------------------
  |  Branch (351:37): [True: 3.94k, False: 74]
  ------------------
  352|  3.94k|                                {
  353|  3.94k|                                    return OpCode::SUB;
  354|  3.94k|                                }
  355|     74|                                break;
  356|       |
  357|  1.98k|                            case 'W':
  ------------------
  |  Branch (357:29): [True: 1.98k, False: 48.4k]
  ------------------
  358|  2.09k|                            case 'w':
  ------------------
  |  Branch (358:29): [True: 108, False: 50.3k]
  ------------------
  359|  2.09k|                                if (ice(c3, 'U'))
  ------------------
  |  Branch (359:37): [True: 1.99k, False: 98]
  ------------------
  360|  1.99k|                                {
  361|  1.99k|                                    return OpCode::SWU;
  362|  1.99k|                                }
  363|     98|                                break;
  364|  50.4k|                        }
  365|       |
  366|  7.36k|                    case 'X':
  ------------------
  |  Branch (366:21): [True: 2.28k, False: 277k]
  ------------------
  367|  7.66k|                    case 'x':
  ------------------
  |  Branch (367:21): [True: 305, False: 279k]
  ------------------
  368|  7.66k|                        if (ice(c2, 'O') && ice(c3, 'R'))
  ------------------
  |  Branch (368:29): [True: 2.56k, False: 5.10k]
  |  Branch (368:29): [True: 2.37k, False: 5.29k]
  |  Branch (368:45): [True: 2.37k, False: 194]
  ------------------
  369|  2.37k|                        {
  370|  2.37k|                            return OpCode::XOR;
  371|  2.37k|                        }
  372|  5.29k|                        break;
  373|   279k|                }
  374|  42.4k|                break;
  375|   279k|            }
  376|       |
  377|       |            // 4 character OpCodes
  378|   174k|            case 4: {
  ------------------
  |  Branch (378:13): [True: 174k, False: 415k]
  ------------------
  379|   174k|                char c1 = token[0];
  380|   174k|                char c2 = token[1];
  381|   174k|                char c3 = token[2];
  382|   174k|                char c4 = token[3];
  383|       |
  384|   174k|                switch (c1)
  ------------------
  |  Branch (384:25): [True: 15.2k, False: 159k]
  ------------------
  385|   174k|                {
  386|  24.9k|                    case 'A':
  ------------------
  |  Branch (386:21): [True: 24.9k, False: 149k]
  ------------------
  387|  26.8k|                    case 'a':
  ------------------
  |  Branch (387:21): [True: 1.89k, False: 173k]
  ------------------
  388|  26.8k|                        switch (c2)
  ------------------
  |  Branch (388:33): [True: 100, False: 26.7k]
  ------------------
  389|  26.8k|                        {
  390|  20.2k|                            case 'D':
  ------------------
  |  Branch (390:29): [True: 20.2k, False: 6.60k]
  ------------------
  391|  21.9k|                            case 'd':
  ------------------
  |  Branch (391:29): [True: 1.73k, False: 25.0k]
  ------------------
  392|  21.9k|                                if (ice(c3, 'D'))
  ------------------
  |  Branch (392:37): [True: 21.8k, False: 66]
  ------------------
  393|  21.8k|                                {
  394|  21.8k|                                    switch (c4)
  ------------------
  |  Branch (394:45): [True: 880, False: 21.0k]
  ------------------
  395|  21.8k|                                    {
  396|  2.73k|                                        case 'D':
  ------------------
  |  Branch (396:41): [True: 2.73k, False: 19.1k]
  ------------------
  397|  2.79k|                                        case 'd':
  ------------------
  |  Branch (397:41): [True: 66, False: 21.8k]
  ------------------
  398|  2.79k|                                            return OpCode::ADDD;
  399|       |
  400|  2.58k|                                        case 'F':
  ------------------
  |  Branch (400:41): [True: 2.58k, False: 19.2k]
  ------------------
  401|  3.28k|                                        case 'f':
  ------------------
  |  Branch (401:41): [True: 695, False: 21.1k]
  ------------------
  402|  3.28k|                                            return OpCode::ADDF;
  403|       |
  404|  12.5k|                                        case 'I':
  ------------------
  |  Branch (404:41): [True: 12.5k, False: 9.35k]
  ------------------
  405|  12.5k|                                        case 'i':
  ------------------
  |  Branch (405:41): [True: 66, False: 21.8k]
  ------------------
  406|  12.5k|                                            return OpCode::ADDI;
  407|       |
  408|  2.26k|                                        case 'U':
  ------------------
  |  Branch (408:41): [True: 2.26k, False: 19.6k]
  ------------------
  409|  2.33k|                                        case 'u':
  ------------------
  |  Branch (409:41): [True: 68, False: 21.8k]
  ------------------
  410|  2.33k|                                            return OpCode::ADDU;
  411|  21.8k|                                    }
  412|  21.8k|                                }
  413|    946|                                break;
  414|       |
  415|  4.67k|                            case 'N':
  ------------------
  |  Branch (415:29): [True: 4.67k, False: 22.1k]
  ------------------
  416|  4.77k|                            case 'n':
  ------------------
  |  Branch (416:29): [True: 102, False: 26.7k]
  ------------------
  417|  4.77k|                                if (ice(c3, 'D') && ice(c4, 'I'))
  ------------------
  |  Branch (417:37): [True: 4.71k, False: 66]
  |  Branch (417:37): [True: 4.64k, False: 132]
  |  Branch (417:53): [True: 4.64k, False: 66]
  ------------------
  418|  4.64k|                                {
  419|  4.64k|                                    return OpCode::ANDI;
  420|  4.64k|                                }
  421|       |
  422|    132|                                break;
  423|  26.8k|                        }
  424|  1.17k|                        break;
  425|       |
  426|  6.55k|                    case 'B':
  ------------------
  |  Branch (426:21): [True: 6.55k, False: 168k]
  ------------------
  427|  22.3k|                    case 'b':
  ------------------
  |  Branch (427:21): [True: 15.7k, False: 159k]
  ------------------
  428|  22.3k|                        switch (c2)
  ------------------
  |  Branch (428:33): [True: 3.29k, False: 19.0k]
  ------------------
  429|  22.3k|                        {
  430|     90|                            case 'E':
  ------------------
  |  Branch (430:29): [True: 90, False: 22.2k]
  ------------------
  431|  1.15k|                            case 'e':
  ------------------
  |  Branch (431:29): [True: 1.06k, False: 21.2k]
  ------------------
  432|  1.15k|                                if (ice(c3, 'Q') && ice(c4, 'Z'))
  ------------------
  |  Branch (432:37): [True: 1.07k, False: 77]
  |  Branch (432:37): [True: 156, False: 996]
  |  Branch (432:53): [True: 156, False: 919]
  ------------------
  433|    156|                                {
  434|    156|                                    return OpCode::BEQZ;
  435|    156|                                }
  436|    996|                                break;
  437|       |
  438|  6.36k|                            case 'F':
  ------------------
  |  Branch (438:29): [True: 6.36k, False: 15.9k]
  ------------------
  439|  12.4k|                            case 'f':
  ------------------
  |  Branch (439:29): [True: 6.12k, False: 16.2k]
  ------------------
  440|  12.4k|                                if (ice(c3, 'P'))
  ------------------
  |  Branch (440:37): [True: 11.7k, False: 787]
  ------------------
  441|  11.7k|                                {
  442|  11.7k|                                    if (ice(c4, 'F'))
  ------------------
  |  Branch (442:41): [True: 6.36k, False: 5.34k]
  ------------------
  443|  6.36k|                                    {
  444|  6.36k|                                        return OpCode::BFPF;
  445|  6.36k|                                    }
  446|  5.34k|                                    else if (ice(c4, 'T'))
  ------------------
  |  Branch (446:46): [True: 4.23k, False: 1.10k]
  ------------------
  447|  4.23k|                                    {
  448|  4.23k|                                        return OpCode::BFPT;
  449|  4.23k|                                    }
  450|  11.7k|                                }
  451|  1.89k|                                break;
  452|       |
  453|  5.30k|                            case 'N':
  ------------------
  |  Branch (453:29): [True: 5.30k, False: 17.0k]
  ------------------
  454|  5.39k|                            case 'n':
  ------------------
  |  Branch (454:29): [True: 88, False: 22.2k]
  ------------------
  455|  5.39k|                                if (ice(c3, 'E') && ice(c4, 'Z'))
  ------------------
  |  Branch (455:37): [True: 4.82k, False: 569]
  |  Branch (455:37): [True: 2.60k, False: 2.78k]
  |  Branch (455:53): [True: 2.60k, False: 2.21k]
  ------------------
  456|  2.60k|                                {
  457|  2.60k|                                    return OpCode::BNEZ;
  458|  2.60k|                                }
  459|  22.3k|                        }
  460|  8.97k|                        break;
  461|       |
  462|  8.97k|                    case 'D':
  ------------------
  |  Branch (462:21): [True: 1.12k, False: 173k]
  ------------------
  463|  20.5k|                    case 'd':
  ------------------
  |  Branch (463:21): [True: 19.4k, False: 155k]
  ------------------
  464|  20.5k|                        if (ice(c2, 'I') && ice(c3, 'V'))
  ------------------
  |  Branch (464:29): [True: 15.1k, False: 5.44k]
  |  Branch (464:29): [True: 11.7k, False: 8.81k]
  |  Branch (464:45): [True: 11.7k, False: 3.36k]
  ------------------
  465|  11.7k|                        {
  466|  11.7k|                            switch (c4)
  ------------------
  |  Branch (466:37): [True: 5.97k, False: 5.76k]
  ------------------
  467|  11.7k|                            {
  468|    300|                                case 'D':
  ------------------
  |  Branch (468:33): [True: 300, False: 11.4k]
  ------------------
  469|    432|                                case 'd':
  ------------------
  |  Branch (469:33): [True: 132, False: 11.6k]
  ------------------
  470|    432|                                    return OpCode::DIVD;
  471|       |
  472|    434|                                case 'F':
  ------------------
  |  Branch (472:33): [True: 434, False: 11.3k]
  ------------------
  473|    596|                                case 'f':
  ------------------
  |  Branch (473:33): [True: 162, False: 11.5k]
  ------------------
  474|    596|                                    return OpCode::DIVF;
  475|       |
  476|     85|                                case 'I':
  ------------------
  |  Branch (476:33): [True: 85, False: 11.6k]
  ------------------
  477|  2.74k|                                case 'i':
  ------------------
  |  Branch (477:33): [True: 2.65k, False: 9.08k]
  ------------------
  478|  2.74k|                                    return OpCode::DIVI;
  479|       |
  480|    221|                                case 'U':
  ------------------
  |  Branch (480:33): [True: 221, False: 11.5k]
  ------------------
  481|  1.99k|                                case 'u':
  ------------------
  |  Branch (481:33): [True: 1.77k, False: 9.96k]
  ------------------
  482|  1.99k|                                    return OpCode::DIVU;
  483|  11.7k|                            }
  484|  11.7k|                        }
  485|  14.7k|                        break;
  486|       |
  487|  14.7k|                    case 'H':
  ------------------
  |  Branch (487:21): [True: 2.33k, False: 172k]
  ------------------
  488|  2.62k|                    case 'h':
  ------------------
  |  Branch (488:21): [True: 291, False: 174k]
  ------------------
  489|  2.62k|                        if (ice(c2, 'A') && ice(c3, 'L') && ice(c4, 'T'))
  ------------------
  |  Branch (489:29): [True: 2.52k, False: 93]
  |  Branch (489:29): [True: 2.39k, False: 225]
  |  Branch (489:45): [True: 2.46k, False: 66]
  |  Branch (489:61): [True: 2.39k, False: 66]
  ------------------
  490|  2.39k|                        {
  491|  2.39k|                            return OpCode::HALT;
  492|  2.39k|                        }
  493|    225|                        break;
  494|       |
  495|  6.32k|                    case 'J':
  ------------------
  |  Branch (495:21): [True: 6.32k, False: 168k]
  ------------------
  496|  15.7k|                    case 'j':
  ------------------
  |  Branch (496:21): [True: 9.40k, False: 165k]
  ------------------
  497|  15.7k|                        if (ice(c2, 'A') && ice(c3, 'L') && ice(c4, 'R'))
  ------------------
  |  Branch (497:29): [True: 15.4k, False: 253]
  |  Branch (497:29): [True: 6.38k, False: 9.33k]
  |  Branch (497:45): [True: 12.7k, False: 2.72k]
  |  Branch (497:61): [True: 6.38k, False: 6.35k]
  ------------------
  498|  6.38k|                        {
  499|  6.38k|                            return OpCode::JALR;
  500|  6.38k|                        }
  501|  9.33k|                        break;
  502|       |
  503|  10.0k|                    case 'M':
  ------------------
  |  Branch (503:21): [True: 10.0k, False: 164k]
  ------------------
  504|  10.4k|                    case 'm':
  ------------------
  |  Branch (504:21): [True: 363, False: 174k]
  ------------------
  505|  10.4k|                        if (ice(c2, 'O') && ice(c3, 'V'))
  ------------------
  |  Branch (505:29): [True: 8.44k, False: 1.98k]
  |  Branch (505:29): [True: 5.89k, False: 4.52k]
  |  Branch (505:45): [True: 5.89k, False: 2.54k]
  ------------------
  506|  5.89k|                        {
  507|  5.89k|                            if (ice(c4, 'D'))
  ------------------
  |  Branch (507:33): [True: 930, False: 4.96k]
  ------------------
  508|    930|                            {
  509|    930|                                return OpCode::MOVD;
  510|    930|                            }
  511|  4.96k|                            else if (ice(c4, 'F'))
  ------------------
  |  Branch (511:38): [True: 193, False: 4.77k]
  ------------------
  512|    193|                            {
  513|    193|                                return OpCode::MOVF;
  514|    193|                            }
  515|  5.89k|                        }
  516|  4.52k|                        else if (ice(c2, 'U') && ice(c3, 'L') && ice(c4, 'T'))
  ------------------
  |  Branch (516:34): [True: 1.81k, False: 2.71k]
  |  Branch (516:34): [True: 1.31k, False: 3.21k]
  |  Branch (516:50): [True: 1.71k, False: 98]
  |  Branch (516:66): [True: 1.31k, False: 401]
  ------------------
  517|  1.31k|                        {
  518|  1.31k|                            return OpCode::MULT;
  519|  1.31k|                        }
  520|  7.99k|                        break;
  521|       |
  522|  51.3k|                    case 'S':
  ------------------
  |  Branch (522:21): [True: 51.3k, False: 123k]
  ------------------
  523|  53.6k|                    case 's':
  ------------------
  |  Branch (523:21): [True: 2.31k, False: 172k]
  ------------------
  524|  53.6k|                        switch (c2)
  ------------------
  |  Branch (524:33): [True: 1.36k, False: 52.3k]
  ------------------
  525|  53.6k|                        {
  526|  6.00k|                            case 'E':
  ------------------
  |  Branch (526:29): [True: 6.00k, False: 47.6k]
  ------------------
  527|  6.46k|                            case 'e':
  ------------------
  |  Branch (527:29): [True: 461, False: 53.2k]
  ------------------
  528|  6.46k|                                if (ice(c3, 'Q'))
  ------------------
  |  Branch (528:37): [True: 6.19k, False: 266]
  ------------------
  529|  6.19k|                                {
  530|  6.19k|                                    if (ice(c4, 'I'))
  ------------------
  |  Branch (530:41): [True: 1.55k, False: 4.64k]
  ------------------
  531|  1.55k|                                    {
  532|  1.55k|                                        return OpCode::SEQI;
  533|  1.55k|                                    }
  534|  4.64k|                                    else if (ice(c4, 'U'))
  ------------------
  |  Branch (534:46): [True: 4.58k, False: 66]
  ------------------
  535|  4.58k|                                    {
  536|  4.58k|                                        return OpCode::SEQU;
  537|  4.58k|                                    }
  538|  6.19k|                                }
  539|    332|                                break;
  540|       |
  541|  12.0k|                            case 'G':
  ------------------
  |  Branch (541:29): [True: 12.0k, False: 41.6k]
  ------------------
  542|  15.7k|                            case 'g':
  ------------------
  |  Branch (542:29): [True: 3.72k, False: 49.9k]
  ------------------
  543|  15.7k|                                if (ice(c3, 'E'))
  ------------------
  |  Branch (543:37): [True: 8.02k, False: 7.72k]
  ------------------
  544|  8.02k|                                {
  545|  8.02k|                                    if (ice(c4, 'I'))
  ------------------
  |  Branch (545:41): [True: 7.62k, False: 404]
  ------------------
  546|  7.62k|                                    {
  547|  7.62k|                                        return OpCode::SGEI;
  548|  7.62k|                                    }
  549|    404|                                    else if (ice(c4, 'U'))
  ------------------
  |  Branch (549:46): [True: 244, False: 160]
  ------------------
  550|    244|                                    {
  551|    244|                                        return OpCode::SGEU;
  552|    244|                                    }
  553|  8.02k|                                }
  554|  7.72k|                                else if (ice(c3, 'T'))
  ------------------
  |  Branch (554:42): [True: 7.44k, False: 281]
  ------------------
  555|  7.44k|                                {
  556|  7.44k|                                    if (ice(c4, 'I'))
  ------------------
  |  Branch (556:41): [True: 237, False: 7.21k]
  ------------------
  557|    237|                                    {
  558|    237|                                        return OpCode::SGTI;
  559|    237|                                    }
  560|  7.21k|                                    else if (ice(c4, 'U'))
  ------------------
  |  Branch (560:46): [True: 4.03k, False: 3.17k]
  ------------------
  561|  4.03k|                                    {
  562|  4.03k|                                        return OpCode::SGTU;
  563|  4.03k|                                    }
  564|  7.44k|                                }
  565|  3.62k|                                break;
  566|       |
  567|  3.62k|                            case 'L':
  ------------------
  |  Branch (567:29): [True: 3.17k, False: 50.5k]
  ------------------
  568|  8.28k|                            case 'l':
  ------------------
  |  Branch (568:29): [True: 5.10k, False: 48.5k]
  ------------------
  569|  8.28k|                                switch (c3)
  ------------------
  |  Branch (569:41): [True: 375, False: 7.91k]
  ------------------
  570|  8.28k|                                {
  571|     95|                                    case 'A':
  ------------------
  |  Branch (571:37): [True: 95, False: 8.19k]
  ------------------
  572|    227|                                    case 'a':
  ------------------
  |  Branch (572:37): [True: 132, False: 8.15k]
  ------------------
  573|    227|                                        if (ice(c4, 'I'))
  ------------------
  |  Branch (573:45): [True: 160, False: 67]
  ------------------
  574|    160|                                        {
  575|    160|                                            return OpCode::SLAI;
  576|    160|                                        }
  577|     67|                                        break;
  578|       |
  579|    504|                                    case 'E':
  ------------------
  |  Branch (579:37): [True: 504, False: 7.78k]
  ------------------
  580|  2.07k|                                    case 'e':
  ------------------
  |  Branch (580:37): [True: 1.57k, False: 6.71k]
  ------------------
  581|  2.07k|                                        if (ice(c4, 'I'))
  ------------------
  |  Branch (581:45): [True: 265, False: 1.81k]
  ------------------
  582|    265|                                        {
  583|    265|                                            return OpCode::SLEI;
  584|    265|                                        }
  585|  1.81k|                                        else if (ice(c4, 'U'))
  ------------------
  |  Branch (585:50): [True: 435, False: 1.37k]
  ------------------
  586|    435|                                        {
  587|    435|                                            return OpCode::SLEU;
  588|    435|                                        }
  589|  1.37k|                                        break;
  590|       |
  591|  1.37k|                                    case 'L':
  ------------------
  |  Branch (591:37): [True: 237, False: 8.04k]
  ------------------
  592|  3.00k|                                    case 'l':
  ------------------
  |  Branch (592:37): [True: 2.76k, False: 5.51k]
  ------------------
  593|  3.00k|                                        if (ice(c4, 'I'))
  ------------------
  |  Branch (593:45): [True: 1.77k, False: 1.22k]
  ------------------
  594|  1.77k|                                        {
  595|  1.77k|                                            return OpCode::SLLI;
  596|  1.77k|                                        }
  597|  1.22k|                                        break;
  598|       |
  599|  2.36k|                                    case 'T':
  ------------------
  |  Branch (599:37): [True: 2.36k, False: 5.92k]
  ------------------
  600|  2.59k|                                    case 't':
  ------------------
  |  Branch (600:37): [True: 234, False: 8.05k]
  ------------------
  601|  2.59k|                                        if (ice(c4, 'I'))
  ------------------
  |  Branch (601:45): [True: 1.86k, False: 732]
  ------------------
  602|  1.86k|                                        {
  603|  1.86k|                                            return OpCode::SLTI;
  604|  1.86k|                                        }
  605|    732|                                        else if (ice(c4, 'U'))
  ------------------
  |  Branch (605:50): [True: 621, False: 111]
  ------------------
  606|    621|                                        {
  607|    621|                                            return OpCode::SLTU;
  608|    621|                                        }
  609|    111|                                        break;
  610|  8.28k|                                }
  611|       |
  612|  3.40k|                            case 'N':
  ------------------
  |  Branch (612:29): [True: 243, False: 53.4k]
  ------------------
  613|  3.54k|                            case 'n':
  ------------------
  |  Branch (613:29): [True: 142, False: 53.5k]
  ------------------
  614|  3.54k|                                if (ice(c3, 'E'))
  ------------------
  |  Branch (614:37): [True: 1.76k, False: 1.78k]
  ------------------
  615|  1.76k|                                {
  616|  1.76k|                                    if (ice(c4, 'I'))
  ------------------
  |  Branch (616:41): [True: 219, False: 1.54k]
  ------------------
  617|    219|                                    {
  618|    219|                                        return OpCode::SNEI;
  619|    219|                                    }
  620|  1.54k|                                    else if (ice(c4, 'U'))
  ------------------
  |  Branch (620:46): [True: 156, False: 1.38k]
  ------------------
  621|    156|                                    {
  622|    156|                                        return OpCode::SNEU;
  623|    156|                                    }
  624|  1.76k|                                }
  625|  3.16k|                                break;
  626|       |
  627|  9.77k|                            case 'R':
  ------------------
  |  Branch (627:29): [True: 9.77k, False: 43.9k]
  ------------------
  628|  9.96k|                            case 'r':
  ------------------
  |  Branch (628:29): [True: 187, False: 53.5k]
  ------------------
  629|  9.96k|                                if (ice(c3, 'A') && ice(c4, 'I'))
  ------------------
  |  Branch (629:37): [True: 1.31k, False: 8.64k]
  |  Branch (629:37): [True: 1.22k, False: 8.73k]
  |  Branch (629:53): [True: 1.22k, False: 88]
  ------------------
  630|  1.22k|                                {
  631|  1.22k|                                    return OpCode::SRAI;
  632|  1.22k|                                }
  633|  8.73k|                                else if (ice(c3, 'L') && ice(c4, 'I'))
  ------------------
  |  Branch (633:42): [True: 8.63k, False: 105]
  |  Branch (633:42): [True: 8.56k, False: 171]
  |  Branch (633:58): [True: 8.56k, False: 66]
  ------------------
  634|  8.56k|                                {
  635|  8.56k|                                    return OpCode::SRLI;
  636|  8.56k|                                }
  637|    171|                                break;
  638|       |
  639|  11.1k|                            case 'U':
  ------------------
  |  Branch (639:29): [True: 11.1k, False: 42.5k]
  ------------------
  640|  11.4k|                            case 'u':
  ------------------
  |  Branch (640:29): [True: 288, False: 53.4k]
  ------------------
  641|  11.4k|                                if (ice(c3, 'B'))
  ------------------
  |  Branch (641:37): [True: 11.4k, False: 70]
  ------------------
  642|  11.4k|                                {
  643|  11.4k|                                    switch (c4)
  ------------------
  |  Branch (643:45): [True: 98, False: 11.3k]
  ------------------
  644|  11.4k|                                    {
  645|  1.44k|                                        case 'D':
  ------------------
  |  Branch (645:41): [True: 1.44k, False: 9.96k]
  ------------------
  646|  1.51k|                                        case 'd':
  ------------------
  |  Branch (646:41): [True: 66, False: 11.3k]
  ------------------
  647|  1.51k|                                            return OpCode::SUBD;
  648|       |
  649|  3.12k|                                        case 'F':
  ------------------
  |  Branch (649:41): [True: 3.12k, False: 8.28k]
  ------------------
  650|  3.28k|                                        case 'f':
  ------------------
  |  Branch (650:41): [True: 162, False: 11.2k]
  ------------------
  651|  3.28k|                                            return OpCode::SUBF;
  652|       |
  653|  1.54k|                                        case 'I':
  ------------------
  |  Branch (653:41): [True: 1.54k, False: 9.86k]
  ------------------
  654|  1.61k|                                        case 'i':
  ------------------
  |  Branch (654:41): [True: 66, False: 11.3k]
  ------------------
  655|  1.61k|                                            return OpCode::SUBI;
  656|       |
  657|  4.83k|                                        case 'U':
  ------------------
  |  Branch (657:41): [True: 4.83k, False: 6.57k]
  ------------------
  658|  4.90k|                                        case 'u':
  ------------------
  |  Branch (658:41): [True: 66, False: 11.3k]
  ------------------
  659|  4.90k|                                            return OpCode::SUBU;
  660|  11.4k|                                    }
  661|  11.4k|                                }
  662|    168|                                break;
  663|  53.6k|                        }
  664|  8.82k|                        break;
  665|       |
  666|  8.82k|                    case 'T':
  ------------------
  |  Branch (666:21): [True: 832, False: 174k]
  ------------------
  667|  1.49k|                    case 't':
  ------------------
  |  Branch (667:21): [True: 659, False: 174k]
  ------------------
  668|  1.49k|                        if (ice(c2, 'R') && ice(c3, 'A') && ice(c4, 'P'))
  ------------------
  |  Branch (668:29): [True: 1.30k, False: 191]
  |  Branch (668:29): [True: 880, False: 611]
  |  Branch (668:45): [True: 946, False: 354]
  |  Branch (668:61): [True: 880, False: 66]
  ------------------
  669|    880|                        {
  670|    880|                            return OpCode::TRAP;
  671|    880|                        }
  672|    611|                        break;
  673|  2.46k|                    case 'X':
  ------------------
  |  Branch (673:21): [True: 2.46k, False: 172k]
  ------------------
  674|  5.99k|                    case 'x':
  ------------------
  |  Branch (674:21): [True: 3.53k, False: 171k]
  ------------------
  675|  5.99k|                        if (ice(c2, 'O') && ice(c3, 'R') && ice(c4, 'I'))
  ------------------
  |  Branch (675:29): [True: 3.50k, False: 2.48k]
  |  Branch (675:29): [True: 3.14k, False: 2.85k]
  |  Branch (675:45): [True: 3.39k, False: 116]
  |  Branch (675:61): [True: 3.14k, False: 245]
  ------------------
  676|  3.14k|                        {
  677|  3.14k|                            return OpCode::XORI;
  678|  3.14k|                        }
  679|  2.85k|                        break;
  680|   174k|                }
  681|  70.0k|                break;
  682|   174k|            }
  683|       |
  684|       |            // 5 character OpCodes
  685|  70.0k|            case 5: {
  ------------------
  |  Branch (685:13): [True: 29.7k, False: 560k]
  ------------------
  686|  29.7k|                char c1 = token[0];
  687|  29.7k|                char c2 = token[1];
  688|  29.7k|                char c3 = token[2];
  689|  29.7k|                char c4 = token[3];
  690|  29.7k|                char c5 = token[4];
  691|       |
  692|  29.7k|                switch (c1)
  ------------------
  |  Branch (692:25): [True: 5.34k, False: 24.4k]
  ------------------
  693|  29.7k|                {
  694|  7.37k|                    case 'A':
  ------------------
  |  Branch (694:21): [True: 7.37k, False: 22.4k]
  ------------------
  695|  7.37k|                    case 'a':
  ------------------
  |  Branch (695:21): [True: 0, False: 29.7k]
  ------------------
  696|  7.37k|                        if (ice(c2, 'D') && ice(c3, 'D') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (696:29): [True: 7.37k, False: 0]
  |  Branch (696:29): [True: 7.37k, False: 0]
  |  Branch (696:45): [True: 7.37k, False: 0]
  |  Branch (696:61): [True: 7.37k, False: 0]
  |  Branch (696:77): [True: 7.37k, False: 0]
  ------------------
  697|  7.37k|                        {
  698|  7.37k|                            return OpCode::ADDUI;
  699|  7.37k|                        }
  700|      0|                        break;
  701|       |
  702|  2.13k|                    case 'D':
  ------------------
  |  Branch (702:21): [True: 2.13k, False: 27.6k]
  ------------------
  703|  2.13k|                    case 'd':
  ------------------
  |  Branch (703:21): [True: 0, False: 29.7k]
  ------------------
  704|  2.13k|                        if (ice(c2, 'I') && ice(c3, 'V') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (704:29): [True: 2.13k, False: 0]
  |  Branch (704:29): [True: 2.13k, False: 0]
  |  Branch (704:45): [True: 2.13k, False: 0]
  |  Branch (704:61): [True: 2.13k, False: 0]
  |  Branch (704:77): [True: 2.13k, False: 0]
  ------------------
  705|  2.13k|                        {
  706|  2.13k|                            return OpCode::DIVUI;
  707|  2.13k|                        }
  708|      0|                        break;
  709|       |
  710|  8.13k|                    case 'M':
  ------------------
  |  Branch (710:21): [True: 8.13k, False: 21.6k]
  ------------------
  711|  8.13k|                    case 'm':
  ------------------
  |  Branch (711:21): [True: 0, False: 29.7k]
  ------------------
  712|  8.13k|                        if (ice(c2, 'U') && ice(c3, 'L') && ice(c4, 'T'))
  ------------------
  |  Branch (712:29): [True: 8.13k, False: 0]
  |  Branch (712:29): [True: 8.13k, False: 0]
  |  Branch (712:45): [True: 8.13k, False: 0]
  |  Branch (712:61): [True: 8.13k, False: 0]
  ------------------
  713|  8.13k|                        {
  714|  8.13k|                            switch (c5)
  ------------------
  |  Branch (714:37): [True: 0, False: 8.13k]
  ------------------
  715|  8.13k|                            {
  716|  1.11k|                                case 'D':
  ------------------
  |  Branch (716:33): [True: 1.11k, False: 7.02k]
  ------------------
  717|  1.11k|                                case 'd':
  ------------------
  |  Branch (717:33): [True: 0, False: 8.13k]
  ------------------
  718|  1.11k|                                    return OpCode::MULTD;
  719|       |
  720|  2.75k|                                case 'F':
  ------------------
  |  Branch (720:33): [True: 2.75k, False: 5.37k]
  ------------------
  721|  2.75k|                                case 'f':
  ------------------
  |  Branch (721:33): [True: 0, False: 8.13k]
  ------------------
  722|  2.75k|                                    return OpCode::MULTF;
  723|       |
  724|  1.99k|                                case 'I':
  ------------------
  |  Branch (724:33): [True: 1.99k, False: 6.13k]
  ------------------
  725|  1.99k|                                case 'i':
  ------------------
  |  Branch (725:33): [True: 0, False: 8.13k]
  ------------------
  726|  1.99k|                                    return OpCode::MULTI;
  727|       |
  728|  2.27k|                                case 'U':
  ------------------
  |  Branch (728:33): [True: 2.27k, False: 5.86k]
  ------------------
  729|  2.27k|                                case 'u':
  ------------------
  |  Branch (729:33): [True: 0, False: 8.13k]
  ------------------
  730|  2.27k|                                    return OpCode::MULTU;
  731|  8.13k|                            }
  732|  8.13k|                        }
  733|      0|                        break;
  734|       |
  735|  6.79k|                    case 'S':
  ------------------
  |  Branch (735:21): [True: 6.79k, False: 22.9k]
  ------------------
  736|  6.79k|                    case 's':
  ------------------
  |  Branch (736:21): [True: 0, False: 29.7k]
  ------------------
  737|  6.79k|                        switch (c2)
  ------------------
  |  Branch (737:33): [True: 0, False: 6.79k]
  ------------------
  738|  6.79k|                        {
  739|  2.58k|                            case 'E':
  ------------------
  |  Branch (739:29): [True: 2.58k, False: 4.20k]
  ------------------
  740|  2.58k|                            case 'e':
  ------------------
  |  Branch (740:29): [True: 0, False: 6.79k]
  ------------------
  741|  2.58k|                                if (ice(c3, 'Q') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (741:37): [True: 2.58k, False: 0]
  |  Branch (741:37): [True: 2.58k, False: 0]
  |  Branch (741:53): [True: 2.58k, False: 0]
  |  Branch (741:69): [True: 2.58k, False: 0]
  ------------------
  742|  2.58k|                                {
  743|  2.58k|                                    return OpCode::SEQUI;
  744|  2.58k|                                }
  745|      0|                                break;
  746|       |
  747|  2.13k|                            case 'G':
  ------------------
  |  Branch (747:29): [True: 2.13k, False: 4.66k]
  ------------------
  748|  2.13k|                            case 'g':
  ------------------
  |  Branch (748:29): [True: 0, False: 6.79k]
  ------------------
  749|  2.13k|                                if (ice(c3, 'E') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (749:37): [True: 2.03k, False: 99]
  |  Branch (749:37): [True: 2.03k, False: 99]
  |  Branch (749:53): [True: 2.03k, False: 0]
  |  Branch (749:69): [True: 2.03k, False: 0]
  ------------------
  750|  2.03k|                                {
  751|  2.03k|                                    return OpCode::SGEUI;
  752|  2.03k|                                }
  753|     99|                                else if (ice(c3, 'T') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (753:42): [True: 99, False: 0]
  |  Branch (753:42): [True: 99, False: 0]
  |  Branch (753:58): [True: 99, False: 0]
  |  Branch (753:74): [True: 99, False: 0]
  ------------------
  754|     99|                                {
  755|     99|                                    return OpCode::SGTUI;
  756|     99|                                }
  757|      0|                                break;
  758|       |
  759|  1.45k|                            case 'L':
  ------------------
  |  Branch (759:29): [True: 1.45k, False: 5.33k]
  ------------------
  760|  1.45k|                            case 'l':
  ------------------
  |  Branch (760:29): [True: 0, False: 6.79k]
  ------------------
  761|  1.45k|                                if (ice(c3, 'E') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (761:37): [True: 1.11k, False: 345]
  |  Branch (761:37): [True: 1.11k, False: 345]
  |  Branch (761:53): [True: 1.11k, False: 0]
  |  Branch (761:69): [True: 1.11k, False: 0]
  ------------------
  762|  1.11k|                                {
  763|  1.11k|                                    return OpCode::SLEUI;
  764|  1.11k|                                }
  765|    345|                                else if (ice(c3, 'T') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (765:42): [True: 345, False: 0]
  |  Branch (765:42): [True: 345, False: 0]
  |  Branch (765:58): [True: 345, False: 0]
  |  Branch (765:74): [True: 345, False: 0]
  ------------------
  766|    345|                                {
  767|    345|                                    return OpCode::SLTUI;
  768|    345|                                }
  769|      0|                                break;
  770|       |
  771|    457|                            case 'N':
  ------------------
  |  Branch (771:29): [True: 457, False: 6.33k]
  ------------------
  772|    457|                            case 'n':
  ------------------
  |  Branch (772:29): [True: 0, False: 6.79k]
  ------------------
  773|    457|                                if (ice(c3, 'E') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (773:37): [True: 457, False: 0]
  |  Branch (773:37): [True: 457, False: 0]
  |  Branch (773:53): [True: 457, False: 0]
  |  Branch (773:69): [True: 457, False: 0]
  ------------------
  774|    457|                                {
  775|    457|                                    return OpCode::SNEUI;
  776|    457|                                }
  777|      0|                                break;
  778|       |
  779|    160|                            case 'U':
  ------------------
  |  Branch (779:29): [True: 160, False: 6.63k]
  ------------------
  780|    160|                            case 'u':
  ------------------
  |  Branch (780:29): [True: 0, False: 6.79k]
  ------------------
  781|    160|                                if (ice(c3, 'B') && ice(c4, 'U') && ice(c5, 'I'))
  ------------------
  |  Branch (781:37): [True: 160, False: 0]
  |  Branch (781:37): [True: 160, False: 0]
  |  Branch (781:53): [True: 160, False: 0]
  |  Branch (781:69): [True: 160, False: 0]
  ------------------
  782|    160|                                {
  783|    160|                                    return OpCode::SUBUI;
  784|    160|                                }
  785|      0|                                break;
  786|  6.79k|                        }
  787|       |
  788|      0|                        break;
  789|  29.7k|                }
  790|       |
  791|  5.34k|                break;
  792|  29.7k|            }
  793|       |
  794|       |            // 6 character OpCodes
  795|  5.34k|            case 6: {
  ------------------
  |  Branch (795:13): [True: 2.66k, False: 587k]
  ------------------
  796|  2.66k|                char c1 = token[0];
  797|  2.66k|                char c2 = token[1];
  798|  2.66k|                char c3 = token[2];
  799|  2.66k|                char c4 = token[3];
  800|  2.66k|                char c5 = token[4];
  801|  2.66k|                char c6 = token[5];
  802|       |
  803|  2.66k|                if (ice(c1, 'C') && ice(c2, 'V') && ice(c3, 'T'))
  ------------------
  |  Branch (803:21): [True: 1.34k, False: 1.31k]
  |  Branch (803:21): [True: 1.34k, False: 1.31k]
  |  Branch (803:37): [True: 1.34k, False: 0]
  |  Branch (803:53): [True: 1.34k, False: 0]
  ------------------
  804|  1.34k|                {
  805|  1.34k|                    switch (c4)
  ------------------
  |  Branch (805:29): [True: 0, False: 1.34k]
  ------------------
  806|  1.34k|                    {
  807|    934|                        case 'D':
  ------------------
  |  Branch (807:25): [True: 934, False: 414]
  ------------------
  808|    934|                        case 'd':
  ------------------
  |  Branch (808:25): [True: 0, False: 1.34k]
  ------------------
  809|    934|                            if (c5 == '2')
  ------------------
  |  Branch (809:33): [True: 934, False: 0]
  ------------------
  810|    934|                            {
  811|    934|                                if (ice(c6, 'F'))
  ------------------
  |  Branch (811:37): [True: 128, False: 806]
  ------------------
  812|    128|                                {
  813|    128|                                    return OpCode::CVTD2F;
  814|    128|                                }
  815|    806|                                else if (ice(c6, 'I'))
  ------------------
  |  Branch (815:42): [True: 806, False: 0]
  ------------------
  816|    806|                                {
  817|    806|                                    return OpCode::CVTD2I;
  818|    806|                                }
  819|    934|                            }
  820|      0|                            break;
  821|       |
  822|    220|                        case 'F':
  ------------------
  |  Branch (822:25): [True: 220, False: 1.12k]
  ------------------
  823|    220|                        case 'f':
  ------------------
  |  Branch (823:25): [True: 0, False: 1.34k]
  ------------------
  824|    220|                            if (c5 == '2')
  ------------------
  |  Branch (824:33): [True: 220, False: 0]
  ------------------
  825|    220|                            {
  826|    220|                                if (ice(c6, 'D'))
  ------------------
  |  Branch (826:37): [True: 88, False: 132]
  ------------------
  827|     88|                                {
  828|     88|                                    return OpCode::CVTF2D;
  829|     88|                                }
  830|    132|                                else if (ice(c6, 'I'))
  ------------------
  |  Branch (830:42): [True: 132, False: 0]
  ------------------
  831|    132|                                {
  832|    132|                                    return OpCode::CVTF2I;
  833|    132|                                }
  834|    220|                            }
  835|      0|                            break;
  836|       |
  837|    194|                        case 'I':
  ------------------
  |  Branch (837:25): [True: 194, False: 1.15k]
  ------------------
  838|    194|                        case 'i':
  ------------------
  |  Branch (838:25): [True: 0, False: 1.34k]
  ------------------
  839|    194|                            if (c5 == '2')
  ------------------
  |  Branch (839:33): [True: 194, False: 0]
  ------------------
  840|    194|                            {
  841|    194|                                if (ice(c6, 'D'))
  ------------------
  |  Branch (841:37): [True: 94, False: 100]
  ------------------
  842|     94|                                {
  843|     94|                                    return OpCode::CVTI2D;
  844|     94|                                }
  845|    100|                                else if (ice(c6, 'F'))
  ------------------
  |  Branch (845:42): [True: 100, False: 0]
  ------------------
  846|    100|                                {
  847|    100|                                    return OpCode::CVTI2F;
  848|    100|                                }
  849|    194|                            }
  850|  1.34k|                    }
  851|  1.34k|                }
  852|  1.31k|                else if (ice(c1, 'M') && ice(c2, 'U') && ice(c3, 'L') && ice(c4, 'T') &&
  ------------------
  |  Branch (852:26): [True: 647, False: 670]
  |  Branch (852:26): [True: 647, False: 670]
  |  Branch (852:42): [True: 647, False: 0]
  |  Branch (852:58): [True: 647, False: 0]
  |  Branch (852:74): [True: 647, False: 0]
  ------------------
  853|  1.31k|                         ice(c5, 'U') && ice(c6, 'I'))
  ------------------
  |  Branch (853:26): [True: 647, False: 0]
  |  Branch (853:42): [True: 647, False: 0]
  ------------------
  854|    647|                {
  855|    647|                    return OpCode::MULTUI;
  856|    647|                }
  857|    670|                break;
  858|  2.66k|            }
  859|       |
  860|       |            // 7 character OpCodes
  861|  9.08k|            case 7: {
  ------------------
  |  Branch (861:13): [True: 9.08k, False: 581k]
  ------------------
  862|  9.08k|                char c1 = token[0];
  863|  9.08k|                char c2 = token[1];
  864|  9.08k|                char c3 = token[2];
  865|  9.08k|                char c4 = token[3];
  866|  9.08k|                char c5 = token[4];
  867|  9.08k|                char c6 = token[5];
  868|  9.08k|                char c7 = token[6];
  869|       |
  870|  9.08k|                if (ice(c1, 'M') && ice(c2, 'O') && ice(c3, 'V'))
  ------------------
  |  Branch (870:21): [True: 8.62k, False: 460]
  |  Branch (870:21): [True: 8.62k, False: 460]
  |  Branch (870:37): [True: 8.62k, False: 0]
  |  Branch (870:53): [True: 8.62k, False: 0]
  ------------------
  871|  8.62k|                {
  872|  8.62k|                    if (ice(c4, 'I') && c5 == '2' && ice(c6, 'F') && ice(c7, 'P'))
  ------------------
  |  Branch (872:25): [True: 6.25k, False: 2.36k]
  |  Branch (872:25): [True: 6.25k, False: 2.36k]
  |  Branch (872:41): [True: 6.25k, False: 0]
  |  Branch (872:54): [True: 6.25k, False: 0]
  |  Branch (872:70): [True: 6.25k, False: 0]
  ------------------
  873|  6.25k|                    {
  874|  6.25k|                        return OpCode::MOVI2FP;
  875|  6.25k|                    }
  876|  2.36k|                    else if (ice(c4, 'F') && ice(c5, 'P') && c6 == '2' && ice(c7, 'I'))
  ------------------
  |  Branch (876:30): [True: 2.36k, False: 0]
  |  Branch (876:30): [True: 2.36k, False: 0]
  |  Branch (876:46): [True: 2.36k, False: 0]
  |  Branch (876:62): [True: 2.36k, False: 0]
  |  Branch (876:75): [True: 2.36k, False: 0]
  ------------------
  877|  2.36k|                    {
  878|  2.36k|                        return OpCode::MOVFP2I;
  879|  2.36k|                    }
  880|  8.62k|                }
  881|    460|                break;
  882|  9.08k|            }
  883|       |
  884|  36.0k|            default: {
  ------------------
  |  Branch (884:13): [True: 36.0k, False: 554k]
  ------------------
  885|  36.0k|                break;
  886|  9.08k|            }
  887|   590k|        }
  888|       |
  889|       |        // None found
  890|   186k|        return OpCode::NONE;
  891|   590k|    }
_ZN3dlx3iceEcc:
   17|  1.00M|    {
   18|  1.00M|        constexpr const char diff = 'a' - 'A';
   19|  1.00M|        return (c == t) || (c == t + diff);
  ------------------
  |  Branch (19:16): [True: 702k, False: 299k]
  |  Branch (19:28): [True: 109k, False: 190k]
  ------------------
   20|  1.00M|    }

_ZN3dlx10ParseErrorC2Ev:
   20|   633k|    {}
_ZN3dlx41ConstructUnexpectedArgumentTypeParseErrorEmmNS_12ArgumentTypeES0_:
  192|  9.17k|    {
  193|  9.17k|        ParseError err;
  194|       |
  195|  9.17k|        err.m_Type                                 = ParseError::Type::UnexpectedArgumentType;
  196|  9.17k|        err.m_LineNumber                           = line_number;
  197|  9.17k|        err.m_Column                               = column;
  198|  9.17k|        err.unexpected_argument_type.expected_type = expected_type;
  199|  9.17k|        err.unexpected_argument_type.actual_type   = actual_type;
  200|       |
  201|  9.17k|        return err;
  202|  9.17k|    }
_ZN3dlx41ConstructUnexpectedArgumentTypeParseErrorERKNS_5TokenENS_12ArgumentTypeES3_:
  206|  9.17k|    {
  207|  9.17k|        return ConstructUnexpectedArgumentTypeParseError(token.GetLineNumber().unsafe(),
  208|  9.17k|                                                         token.GetColumn().unsafe(), expected_type,
  209|  9.17k|                                                         actual_type);
  210|  9.17k|    }
_ZN3dlx32ConstructInvalidNumberParseErrorEmmNSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
  215|    726|    {
  216|    726|        ParseError err;
  217|       |
  218|    726|        err.m_Type              = ParseError::Type::InvalidNumber;
  219|    726|        err.m_LineNumber        = line_number;
  220|    726|        err.m_Column            = column;
  221|    726|        err.invalid_number.text = text;
  222|       |
  223|    726|        return err;
  224|    726|    }
_ZN3dlx32ConstructInvalidNumberParseErrorERKNS_5TokenE:
  227|    726|    {
  228|    726|        return ConstructInvalidNumberParseError(token.GetLineNumber().unsafe(),
  229|    726|                                                token.GetColumn().unsafe(), token.GetText());
  230|    726|    }
_ZN3dlx53ConstructTooFewArgumentsAddressDisplacementParseErrorEmm:
  234|     34|    {
  235|     34|        ParseError err;
  236|       |
  237|     34|        err.m_Type       = ParseError::Type::TooFewArgumentsAddressDisplacement;
  238|     34|        err.m_LineNumber = line_number;
  239|     34|        err.m_Column     = column;
  240|       |
  241|     34|        return err;
  242|     34|    }
_ZN3dlx53ConstructTooFewArgumentsAddressDisplacementParseErrorERKNS_5TokenE:
  246|     34|    {
  247|     34|        return ConstructTooFewArgumentsAddressDisplacementParseError(token.GetLineNumber().unsafe(),
  248|     34|                                                                     token.GetColumn().unsafe());
  249|     34|    }
_ZN3dlx34ConstructUnexpectedTokenParseErrorEmmNS_5Token4TypeES1_:
  254|   175k|    {
  255|   175k|        ParseError err;
  256|       |
  257|   175k|        err.m_Type                         = ParseError::Type::UnexpectedToken;
  258|   175k|        err.m_LineNumber                   = line_number;
  259|   175k|        err.m_Column                       = column;
  260|   175k|        err.unexpected_token.expected_type = expected_type;
  261|   175k|        err.unexpected_token.actual_type   = actual_type;
  262|       |
  263|   175k|        return err;
  264|   175k|    }
_ZN3dlx34ConstructUnexpectedTokenParseErrorERKNS_5TokenENS0_4TypeE:
  268|   175k|    {
  269|   175k|        return ConstructUnexpectedTokenParseError(token.GetLineNumber().unsafe(),
  270|   175k|                                                  token.GetColumn().unsafe(), expected_type,
  271|   175k|                                                  token.GetType());
  272|   175k|    }
_ZN3dlx36ConstructReservedIdentiferParseErrorEmmNSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
  276|  5.19k|    {
  277|  5.19k|        ParseError err;
  278|       |
  279|  5.19k|        err.m_Type                         = ParseError::Type::ReserverdIdentifier;
  280|  5.19k|        err.m_LineNumber                   = line_number;
  281|  5.19k|        err.m_Column                       = column;
  282|  5.19k|        err.reserved_identifier.identifier = identifier;
  283|       |
  284|  5.19k|        return err;
  285|  5.19k|    }
_ZN3dlx36ConstructReservedIdentiferParseErrorERKNS_5TokenE:
  288|  2.86k|    {
  289|  2.86k|        return ConstructReservedIdentiferParseError(token.GetLineNumber().unsafe(),
  290|  2.86k|                                                    token.GetColumn().unsafe(), token.GetText());
  291|  2.86k|    }
_ZN3dlx41ConstructInvalidLabelIdentifierParseErrorEmmNSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
  295|   132k|    {
  296|   132k|        ParseError err;
  297|       |
  298|   132k|        err.m_Type                             = ParseError::Type::InvalidLabelIdentifier;
  299|   132k|        err.m_LineNumber                       = line_number;
  300|   132k|        err.m_Column                           = column;
  301|   132k|        err.invalid_label_identifier.identifer = identifier;
  302|       |
  303|   132k|        return err;
  304|   132k|    }
_ZN3dlx41ConstructInvalidLabelIdentifierParseErrorERKNS_5TokenE:
  308|   132k|    {
  309|   132k|        return ConstructInvalidLabelIdentifierParseError(
  310|   132k|                token.GetLineNumber().unsafe(), token.GetColumn().unsafe(), token.GetText());
  311|   132k|    }
_ZN3dlx38ConstructLabelAlreadyDefinedParseErrorEmmNSt3__117basic_string_viewIcNS0_11char_traitsIcEEEEmm:
  316|  8.60k|    {
  317|  8.60k|        ParseError err;
  318|       |
  319|  8.60k|        err.m_Type                           = ParseError::Type::LabelAlreadyDefined;
  320|  8.60k|        err.m_LineNumber                     = line_number;
  321|  8.60k|        err.m_Column                         = column;
  322|  8.60k|        err.label_already_defined.label_name = label_name;
  323|  8.60k|        err.label_already_defined.at_line    = at_line;
  324|  8.60k|        err.label_already_defined.at_column  = at_column;
  325|       |
  326|  8.60k|        return err;
  327|  8.60k|    }
_ZN3dlx38ConstructLabelAlreadyDefinedParseErrorERKNS_5TokenES2_:
  331|  8.60k|    {
  332|  8.60k|        return ConstructLabelAlreadyDefinedParseError(
  333|  8.60k|                token.GetLineNumber().unsafe(), token.GetColumn().unsafe(), token.GetText(),
  334|  8.60k|                first_definition.GetLineNumber().unsafe(), first_definition.GetColumn().unsafe());
  335|  8.60k|    }
_ZN3dlx40ConstructOneInstructionPerLineParseErrorEmm:
  339|   260k|    {
  340|   260k|        ParseError err;
  341|       |
  342|   260k|        err.m_Type       = ParseError::Type::OneInstructionPerLine;
  343|   260k|        err.m_LineNumber = line_number;
  344|   260k|        err.m_Column     = column;
  345|       |
  346|   260k|        return err;
  347|   260k|    }
_ZN3dlx40ConstructOneInstructionPerLineParseErrorERKNS_5TokenE:
  351|   260k|    {
  352|   260k|        return ConstructOneInstructionPerLineParseError(token.GetLineNumber().unsafe(),
  353|   260k|                                                        token.GetColumn().unsafe());
  354|   260k|    }
_ZN3dlx34ConstructTooFewArgumentsParseErrorEmmhh:
  359|  40.3k|    {
  360|  40.3k|        ParseError err;
  361|       |
  362|  40.3k|        err.m_Type                     = ParseError::Type::TooFewArgument;
  363|  40.3k|        err.m_LineNumber               = line_number;
  364|  40.3k|        err.m_Column                   = column;
  365|  40.3k|        err.too_few_arguments.required = required;
  366|  40.3k|        err.too_few_arguments.provided = provided;
  367|       |
  368|  40.3k|        return err;
  369|  40.3k|    }
_ZN3dlx34ConstructTooFewArgumentsParseErrorERKNS_5TokenEhh:
  373|  40.3k|    {
  374|  40.3k|        return ConstructTooFewArgumentsParseError(token.GetLineNumber().unsafe(),
  375|  40.3k|                                                  token.GetColumn().unsafe(), required, provided);
  376|  40.3k|    }
_ZN3dlx29ConstructEmptyLabelParseErrorEmmNSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
  380|  1.31k|    {
  381|  1.31k|        ParseError err;
  382|       |
  383|  1.31k|        err.m_Type                 = ParseError::Type::EmptyLabel;
  384|  1.31k|        err.m_LineNumber           = line_number;
  385|  1.31k|        err.m_Column               = column;
  386|  1.31k|        err.empty_label.label_name = label_name;
  387|       |
  388|  1.31k|        return err;
  389|  1.31k|    }
_ZN3dlx29ConstructEmptyLabelParseErrorERKNS_5TokenE:
  392|  1.31k|    {
  393|  1.31k|        return ConstructEmptyLabelParseError(
  394|  1.31k|                token.GetLineNumber().unsafe(), token.GetColumn().unsafe(),
  395|  1.31k|                (token.GetText().back() == ':') ?
  ------------------
  |  Branch (395:17): [True: 1.02k, False: 293]
  ------------------
  396|  1.02k|                        token.GetText().substr(0, token.GetText().size() - 1) :
  397|  1.31k|                        token.GetText());
  398|  1.31k|    }
_ZN3dlx31ConstructTooManyCommaParseErrorEmm:
  402|    269|    {
  403|    269|        ParseError err;
  404|       |
  405|    269|        err.m_Type       = ParseError::Type::TooManyComma;
  406|    269|        err.m_LineNumber = line_number;
  407|    269|        err.m_Column     = column;
  408|       |
  409|    269|        return err;
  410|    269|    }
_ZN3dlx31ConstructTooManyCommaParseErrorERKNS_5TokenE:
  413|    269|    {
  414|    269|        return ConstructTooManyCommaParseError(token.GetLineNumber().unsafe(),
  415|    269|                                               token.GetColumn().unsafe());
  416|    269|    }

_ZN3dlx13ParsedProgram13AddParseErrorEONS_10ParseErrorE:
   18|   633k|    {
   19|   633k|        m_ParseErrors.emplace_back(phi::move(error));
   20|   633k|    }

_ZN3dlx6Parser5ParseERNS_11TokenStreamE:
  181|  7.22k|    {
  182|  7.22k|        ParsedProgram program;
  183|       |
  184|  7.22k|        program.m_Tokens = tokens;
  185|       |
  186|  7.22k|        phi::boolean line_has_instruction{false};
  187|  7.22k|        phi::usize   label_count{0u};
  188|       |
  189|  1.50M|        while (tokens.has_more())
  ------------------
  |  Branch (189:16): [True: 1.49M, False: 7.22k]
  ------------------
  190|  1.49M|        {
  191|  1.49M|            const Token& current_token = tokens.consume();
  192|       |
  193|       |            //DLX_INFO("Parsing '{}'", current_token.DebugInfo());
  194|       |
  195|  1.49M|            switch (current_token.GetType())
  196|  1.49M|            {
  197|       |                // Ignore comments
  198|   192k|                case Token::Type::Comment:
  ------------------
  |  Branch (198:17): [True: 192k, False: 1.30M]
  ------------------
  199|       |                    //DLX_DEBUG("Ignoring comment");
  200|   192k|                    break;
  201|       |
  202|   644k|                case Token::Type::NewLine:
  ------------------
  |  Branch (202:17): [True: 644k, False: 852k]
  ------------------
  203|       |                    //DLX_DEBUG("Ignoring newline");
  204|   644k|                    line_has_instruction = false;
  205|   644k|                    break;
  206|       |
  207|   147k|                case Token::Type::LabelIdentifier: {
  ------------------
  |  Branch (207:17): [True: 147k, False: 1.34M]
  ------------------
  208|   147k|                    if (line_has_instruction)
  ------------------
  |  Branch (208:25): [True: 9.00k, False: 138k]
  ------------------
  209|  9.00k|                    {
  210|  9.00k|                        program.AddParseError(ConstructUnexpectedTokenParseError(
  211|  9.00k|                                current_token, Token::Type::NewLine));
  212|  9.00k|                        break;
  213|  9.00k|                    }
  214|       |
  215|       |                    // Handle jump labels
  216|       |                    // Check if the last character of the identifier is a colon
  217|   138k|                    if (current_token.GetText().back() != ':')
  ------------------
  |  Branch (217:25): [True: 120k, False: 17.5k]
  ------------------
  218|   120k|                    {
  219|   120k|                        program.AddParseError(
  220|   120k|                                ConstructInvalidLabelIdentifierParseError(current_token));
  221|   120k|                        break;
  222|   120k|                    }
  223|       |
  224|  17.5k|                    std::string_view label_name = current_token.GetText();
  225|  17.5k|                    label_name.remove_suffix(1);
  226|       |
  227|  17.5k|                    if (IsReservedIdentifier(label_name))
  ------------------
  |  Branch (227:25): [True: 2.33k, False: 15.1k]
  ------------------
  228|  2.33k|                    {
  229|  2.33k|                        program.AddParseError(ConstructReservedIdentiferParseError(
  230|  2.33k|                                current_token.GetLineNumber().unsafe(),
  231|  2.33k|                                current_token.GetColumn().unsafe(), label_name));
  232|  2.33k|                        break;
  233|  2.33k|                    }
  234|       |
  235|  15.1k|                    if (!IsValidIdentifier(label_name))
  ------------------
  |  Branch (235:25): [True: 3.89k, False: 11.2k]
  ------------------
  236|  3.89k|                    {
  237|  3.89k|                        program.AddParseError(
  238|  3.89k|                                ConstructInvalidLabelIdentifierParseError(current_token));
  239|  3.89k|                        break;
  240|  3.89k|                    }
  241|       |
  242|       |                    // Check if label was already defined
  243|  11.2k|                    if (program.m_JumpData.find(label_name) != program.m_JumpData.end())
  ------------------
  |  Branch (243:25): [True: 8.60k, False: 2.67k]
  ------------------
  244|  8.60k|                    {
  245|       |                        // Find first defintions of label
  246|  8.60k|                        const Token* first_label_definition =
  247|  8.60k|                                tokens.find_first_token_if([&](const Token& t) {
  248|  8.60k|                                    if (t.GetType() == Token::Type::LabelIdentifier)
  249|  8.60k|                                    {
  250|  8.60k|                                        std::string_view token_label_name = t.GetText();
  251|  8.60k|                                        token_label_name.remove_suffix(1);
  252|       |
  253|  8.60k|                                        if (token_label_name == label_name)
  254|  8.60k|                                        {
  255|  8.60k|                                            return true;
  256|  8.60k|                                        }
  257|  8.60k|                                    }
  258|       |
  259|  8.60k|                                    return false;
  260|  8.60k|                                });
  261|       |
  262|  8.60k|                        PHI_ASSERT(first_label_definition);
  263|       |
  264|  8.60k|                        program.AddParseError(ConstructLabelAlreadyDefinedParseError(
  265|  8.60k|                                current_token, *first_label_definition));
  266|  8.60k|                        break;
  267|  8.60k|                    }
  268|       |
  269|  2.67k|                    program.m_JumpData[label_name] =
  270|  2.67k|                            static_cast<std::uint32_t>(program.m_Instructions.size());
  271|  2.67k|                    label_count += 1u;
  272|       |
  273|       |                    //DLX_INFO("Added jump label {} -> {}", label_name,
  274|       |                    //             program.m_Instructions.size());
  275|       |
  276|  2.67k|                    break;
  277|  11.2k|                }
  278|       |
  279|   380k|                case Token::Type::OpCode: {
  ------------------
  |  Branch (279:17): [True: 380k, False: 1.11M]
  ------------------
  280|   380k|                    if (line_has_instruction)
  ------------------
  |  Branch (280:25): [True: 260k, False: 120k]
  ------------------
  281|   260k|                    {
  282|   260k|                        program.AddParseError(
  283|   260k|                                ConstructOneInstructionPerLineParseError(current_token));
  284|   260k|                        break;
  285|   260k|                    }
  286|       |
  287|   120k|                    label_count = 0u;
  288|       |
  289|       |                    // Handle normal instructions
  290|   120k|                    PHI_ASSERT(current_token.HasHint());
  291|   120k|                    OpCode opcode = static_cast<OpCode>(current_token.GetHint());
  292|       |
  293|       |                    //DLX_INFO("Instruction opcode: {}", dlx::enum_name(opcode));
  294|       |
  295|   120k|                    const InstructionInfo& info = LookUpIntructionInfo(opcode);
  296|       |
  297|       |                    // Make sure we got no problems here
  298|   120k|                    PHI_ASSERT(info.GetArgumentType(0_u8) != ArgumentType::Unknown);
  299|   120k|                    PHI_ASSERT(info.GetArgumentType(1_u8) != ArgumentType::Unknown);
  300|   120k|                    PHI_ASSERT(info.GetArgumentType(2_u8) != ArgumentType::Unknown);
  301|   120k|                    PHI_ASSERT(info.GetExecutor());
  302|       |
  303|   120k|                    const phi::u8 number_of_argument_required = info.GetNumberOfRequiredArguments();
  304|       |                    //DLX_INFO("Instruction requires {} arguments",
  305|       |                    //             number_of_argument_required.unsafe());
  306|       |
  307|       |                    // Create instruction
  308|   120k|                    Instruction  instruction(info, current_token.GetLineNumber());
  309|   120k|                    phi::boolean consumed_comma{false};
  310|       |
  311|       |                    // Parse arguments
  312|   193k|                    for (phi::u8 argument_num{0_u8}; argument_num < number_of_argument_required;)
  ------------------
  |  Branch (312:54): [True: 169k, False: 24.0k]
  ------------------
  313|   169k|                    {
  314|       |                        // Get next token
  315|   169k|                        if (!tokens.has_more())
  ------------------
  |  Branch (315:29): [True: 293, False: 169k]
  ------------------
  316|    293|                        {
  317|    293|                            program.AddParseError(ConstructTooFewArgumentsParseError(
  318|    293|                                    current_token, number_of_argument_required.unsafe(),
  319|    293|                                    argument_num.unsafe()));
  320|    293|                            break;
  321|    293|                        }
  322|       |
  323|   169k|                        const Token& token = tokens.consume();
  324|       |
  325|       |                        // Skip commas
  326|   169k|                        if (token.GetType() == Token::Type::Comma)
  ------------------
  |  Branch (326:29): [True: 19.7k, False: 149k]
  ------------------
  327|  19.7k|                        {
  328|  19.7k|                            if (consumed_comma)
  ------------------
  |  Branch (328:33): [True: 269, False: 19.4k]
  ------------------
  329|    269|                            {
  330|    269|                                program.AddParseError(ConstructTooManyCommaParseError(token));
  331|    269|                            }
  332|       |
  333|  19.7k|                            consumed_comma = true;
  334|       |                            //DLX_DEBUG("Skipping comma");
  335|  19.7k|                            continue;
  336|  19.7k|                        }
  337|       |
  338|   149k|                        if (token.GetType() == Token::Type::NewLine)
  ------------------
  |  Branch (338:29): [True: 40.0k, False: 109k]
  ------------------
  339|  40.0k|                        {
  340|  40.0k|                            program.AddParseError(ConstructTooFewArgumentsParseError(
  341|  40.0k|                                    token, number_of_argument_required.unsafe(),
  342|  40.0k|                                    argument_num.unsafe()));
  343|  40.0k|                            break;
  344|  40.0k|                        }
  345|       |
  346|   109k|                        phi::optional<InstructionArgument> optional_parsed_argument =
  347|   109k|                                parse_instruction_argument(
  348|   109k|                                        token, info.GetArgumentType(argument_num), tokens, program);
  349|   109k|                        if (!optional_parsed_argument.has_value())
  ------------------
  |  Branch (349:29): [True: 56.5k, False: 53.0k]
  ------------------
  350|  56.5k|                        {
  351|       |                            // The parse_instruction_argument function should already have added a parse error with more detail
  352|  56.5k|                            break;
  353|  56.5k|                        }
  354|       |
  355|       |                        // Successfully parsed one argument
  356|  53.0k|                        InstructionArgument parsed_argument = optional_parsed_argument.value();
  357|       |
  358|  53.0k|                        instruction.SetArgument(argument_num, parsed_argument);
  359|  53.0k|                        argument_num++;
  360|  53.0k|                        consumed_comma = false;
  361|       |
  362|       |                        //DLX_INFO("Successfully parsed argument {}", argument_num.unsafe());
  363|  53.0k|                    }
  364|       |
  365|       |                    //DLX_INFO("Successfully parsed instruction '{}'",
  366|       |                    //            instruction.DebugInfo());
  367|   120k|                    program.m_Instructions.emplace_back(instruction);
  368|   120k|                    line_has_instruction = true;
  369|   120k|                    break;
  370|   380k|                }
  371|       |
  372|   130k|                default:
  ------------------
  |  Branch (372:17): [True: 130k, False: 1.36M]
  ------------------
  373|   130k|                    Token::Type expected_token_type = Token::Type::Unknown;
  374|   130k|                    if (line_has_instruction)
  ------------------
  |  Branch (374:25): [True: 79.4k, False: 51.3k]
  ------------------
  375|  79.4k|                    {
  376|  79.4k|                        expected_token_type = Token::Type::NewLine;
  377|  79.4k|                    }
  378|       |
  379|   130k|                    program.AddParseError(
  380|   130k|                            ConstructUnexpectedTokenParseError(current_token, expected_token_type));
  381|   130k|                    break;
  382|  1.49M|            }
  383|  1.49M|        }
  384|       |
  385|       |        // Check for empty labels
  386|  7.22k|        if (label_count > 0u)
  ------------------
  |  Branch (386:13): [True: 319, False: 6.90k]
  ------------------
  387|    319|        {
  388|  3.30k|            for (auto it = tokens.rbegin(); label_count > 0u; ++it)
  ------------------
  |  Branch (388:45): [True: 2.98k, False: 319]
  ------------------
  389|  2.98k|            {
  390|  2.98k|                PHI_ASSERT(it != tokens.rend(), "Iterator should never reach the end");
  391|       |
  392|  2.98k|                const Token& token = *it;
  393|  2.98k|                if (token.GetType() == Token::Type::LabelIdentifier)
  ------------------
  |  Branch (393:21): [True: 1.31k, False: 1.66k]
  ------------------
  394|  1.31k|                {
  395|  1.31k|                    program.AddParseError(ConstructEmptyLabelParseError(token));
  396|  1.31k|                    --label_count;
  397|  1.31k|                }
  398|  2.98k|            }
  399|    319|        }
  400|       |
  401|  7.22k|        return program;
  402|  7.22k|    }
_ZN3dlx6Parser5ParseENSt3__117basic_string_viewIcNS1_11char_traitsIcEEEE:
  405|  7.22k|    {
  406|  7.22k|        TokenStream tokens = Tokenize(source);
  407|  7.22k|        return Parse(tokens);
  408|  7.22k|    }
Parser.cpp:_ZN3dlxL26parse_instruction_argumentERKNS_5TokenENS_12ArgumentTypeERNS_11TokenStreamERNS_13ParsedProgramE:
   33|   109k|    {
   34|       |        // DLX_INFO("Parsing argument with token '{}' and expected type '{}'", token.DebugInfo(),
   35|       |        //              dlx::enum_name(expected_argument_type));
   36|       |
   37|   109k|        switch (token.GetType())
   38|   109k|        {
   39|  4.89k|            case Token::Type::IntegerLiteral: {
  ------------------
  |  Branch (39:13): [True: 4.89k, False: 104k]
  ------------------
   40|  4.89k|                if (!ArgumentTypeIncludes(expected_argument_type,
  ------------------
  |  Branch (40:21): [True: 655, False: 4.24k]
  ------------------
   41|  4.89k|                                          ArgumentType::AddressDisplacement))
   42|    655|                {
   43|    655|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
   44|    655|                            token, expected_argument_type, ArgumentType::AddressDisplacement));
   45|       |
   46|    655|                    return {};
   47|    655|                }
   48|       |
   49|       |                // Get address displacement
   50|  4.24k|                PHI_ASSERT(token.HasHint());
   51|       |
   52|  4.24k|                std::int16_t value = static_cast<std::int16_t>(token.GetHint());
   53|       |
   54|  4.24k|                if (!tokens.has_x_more(3u))
  ------------------
  |  Branch (54:21): [True: 34, False: 4.20k]
  ------------------
   55|     34|                {
   56|     34|                    program.AddParseError(
   57|     34|                            ConstructTooFewArgumentsAddressDisplacementParseError(token));
   58|     34|                    return {};
   59|     34|                }
   60|       |
   61|  4.20k|                auto         it           = tokens.current_position();
   62|  4.20k|                const Token& first_token  = tokens.consume();
   63|  4.20k|                const Token& second_token = tokens.consume();
   64|  4.20k|                const Token& third_token  = tokens.consume();
   65|       |
   66|  4.20k|                if (first_token.GetType() != Token::Type::OpenBracket)
  ------------------
  |  Branch (66:21): [True: 4.20k, False: 0]
  ------------------
   67|  4.20k|                {
   68|  4.20k|                    program.AddParseError(ConstructUnexpectedTokenParseError(
   69|  4.20k|                            first_token, Token::Type::OpenBracket));
   70|  4.20k|                    return {};
   71|  4.20k|                }
   72|       |
   73|       |                // Second token is the register
   74|      0|                if (second_token.GetType() != Token::Type::RegisterInt)
  ------------------
  |  Branch (74:21): [True: 0, False: 0]
  ------------------
   75|      0|                {
   76|      0|                    program.AddParseError(ConstructUnexpectedTokenParseError(
   77|      0|                            second_token, Token::Type::RegisterInt));
   78|      0|                    return {};
   79|      0|                }
   80|       |
   81|      0|                if (third_token.GetType() != Token::Type::ClosingBracket)
  ------------------
  |  Branch (81:21): [True: 0, False: 0]
  ------------------
   82|      0|                {
   83|      0|                    program.AddParseError(ConstructUnexpectedTokenParseError(
   84|      0|                            third_token, Token::Type::ClosingBracket));
   85|      0|                    return {};
   86|      0|                }
   87|       |
   88|       |                // Consume the 3 tokens
   89|      0|                tokens.set_position(it + 3u);
   90|       |
   91|       |                //DLX_INFO("Parsed address displacement with '{}' displacement and Register '{}'",
   92|       |                //             value, dlx::enum_name(reg_id));
   93|       |
   94|      0|                return ConstructInstructionArgumentAddressDisplacement(
   95|      0|                        static_cast<IntRegisterID>(second_token.GetHint()), value);
   96|      0|            }
   97|  30.2k|            case Token::Type::RegisterInt: {
  ------------------
  |  Branch (97:13): [True: 30.2k, False: 79.2k]
  ------------------
   98|  30.2k|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::IntRegister))
  ------------------
  |  Branch (98:21): [True: 1.11k, False: 29.1k]
  ------------------
   99|  1.11k|                {
  100|  1.11k|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
  101|  1.11k|                            token, expected_argument_type, ArgumentType::IntRegister));
  102|  1.11k|                    return {};
  103|  1.11k|                }
  104|       |
  105|       |                //DLX_INFO("Parsed identifier as int register {}",
  106|       |                //             dlx::enum_name(reg_id));
  107|       |
  108|  29.1k|                return ConstructInstructionArgumentRegisterInt(
  109|  29.1k|                        static_cast<IntRegisterID>(token.GetHint()));
  110|  30.2k|            }
  111|  16.9k|            case Token::Type::RegisterFloat: {
  ------------------
  |  Branch (111:13): [True: 16.9k, False: 92.6k]
  ------------------
  112|  16.9k|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::FloatRegister))
  ------------------
  |  Branch (112:21): [True: 4.88k, False: 12.0k]
  ------------------
  113|  4.88k|                {
  114|  4.88k|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
  115|  4.88k|                            token, expected_argument_type, ArgumentType::FloatRegister));
  116|  4.88k|                    return {};
  117|  4.88k|                }
  118|       |
  119|       |                //DLX_INFO("Parsed identifier as float register {}",
  120|       |                //             dlx::enum_name(float_reg_id));
  121|       |
  122|  12.0k|                return ConstructInstructionArgumentRegisterFloat(
  123|  12.0k|                        static_cast<FloatRegisterID>(token.GetHint()));
  124|  16.9k|            }
  125|  2.86k|            case Token::Type::RegisterStatus: {
  ------------------
  |  Branch (125:13): [True: 2.86k, False: 106k]
  ------------------
  126|  2.86k|                program.AddParseError(ConstructReservedIdentiferParseError(token));
  127|       |
  128|  2.86k|                return {};
  129|  16.9k|            }
  130|  12.5k|            case Token::Type::LabelIdentifier: {
  ------------------
  |  Branch (130:13): [True: 12.5k, False: 97.0k]
  ------------------
  131|       |                // Parse as Label
  132|  12.5k|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::Label))
  ------------------
  |  Branch (132:21): [True: 1.22k, False: 11.3k]
  ------------------
  133|  1.22k|                {
  134|  1.22k|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
  135|  1.22k|                            token, expected_argument_type, ArgumentType::Label));
  136|  1.22k|                    return {};
  137|  1.22k|                }
  138|       |
  139|  11.3k|                if (IsReservedIdentifier(token.GetText()))
  ------------------
  |  Branch (139:21): [True: 0, False: 11.3k]
  ------------------
  140|      0|                {
  141|      0|                    program.AddParseError(ConstructReservedIdentiferParseError(token));
  142|      0|                    return {};
  143|      0|                }
  144|       |
  145|  11.3k|                if (!IsValidIdentifier(token.GetText()))
  ------------------
  |  Branch (145:21): [True: 8.26k, False: 3.05k]
  ------------------
  146|  8.26k|                {
  147|  8.26k|                    program.AddParseError(ConstructInvalidLabelIdentifierParseError(token));
  148|  8.26k|                    return {};
  149|  8.26k|                }
  150|       |
  151|       |                //DLX_INFO("Parsed Label identifier as '{}'", token.GetText());
  152|       |
  153|  3.05k|                return ConstructInstructionArgumentLabel(token.GetText());
  154|  11.3k|            }
  155|  10.8k|            case Token::Type::ImmediateInteger: {
  ------------------
  |  Branch (155:13): [True: 10.8k, False: 98.7k]
  ------------------
  156|  10.8k|                if (!ArgumentTypeIncludes(expected_argument_type, ArgumentType::ImmediateInteger))
  ------------------
  |  Branch (156:21): [True: 1.29k, False: 9.50k]
  ------------------
  157|  1.29k|                {
  158|  1.29k|                    program.AddParseError(ConstructUnexpectedArgumentTypeParseError(
  159|  1.29k|                            token, expected_argument_type, ArgumentType::ImmediateInteger));
  160|  1.29k|                    return {};
  161|  1.29k|                }
  162|       |
  163|  9.50k|                if (token.HasHint())
  ------------------
  |  Branch (163:21): [True: 8.78k, False: 726]
  ------------------
  164|  8.78k|                {
  165|  8.78k|                    return ConstructInstructionArgumentImmediateValue(
  166|  8.78k|                            static_cast<std::int16_t>(token.GetHint()));
  167|  8.78k|                }
  168|       |
  169|    726|                program.AddParseError(ConstructInvalidNumberParseError(token));
  170|    726|                return {};
  171|  9.50k|            }
  172|       |
  173|  31.2k|            default:
  ------------------
  |  Branch (173:13): [True: 31.2k, False: 78.2k]
  ------------------
  174|  31.2k|                program.AddParseError(
  175|  31.2k|                        ConstructUnexpectedTokenParseError(token, Token::Type::Unknown));
  176|  31.2k|                return {};
  177|   109k|        }
  178|   109k|    }
Parser.cpp:_ZZN3dlx6Parser5ParseERNS_11TokenStreamEENK3$_0clERKNS_5TokenE:
  247|   150k|                                tokens.find_first_token_if([&](const Token& t) {
  248|   150k|                                    if (t.GetType() == Token::Type::LabelIdentifier)
  ------------------
  |  Branch (248:41): [True: 35.4k, False: 114k]
  ------------------
  249|  35.4k|                                    {
  250|  35.4k|                                        std::string_view token_label_name = t.GetText();
  251|  35.4k|                                        token_label_name.remove_suffix(1);
  252|       |
  253|  35.4k|                                        if (token_label_name == label_name)
  ------------------
  |  Branch (253:45): [True: 8.60k, False: 26.8k]
  ------------------
  254|  8.60k|                                        {
  255|  8.60k|                                            return true;
  256|  8.60k|                                        }
  257|  35.4k|                                    }
  258|       |
  259|   141k|                                    return false;
  260|   150k|                                });

_ZN3dlx9ProcessorC2Ev:
   63|      1|    {
   64|       |        // Mark R0 as ready only
   65|      1|        m_IntRegisters[0].SetReadOnly(true);
   66|      1|    }
_ZN3dlx9Processor14GetIntRegisterENS_13IntRegisterIDE:
   69|  4.95M|    {
   70|  4.95M|        PHI_ASSERT(id != IntRegisterID::None);
   71|  4.95M|        phi::size_t id_value = phi::to_underlying(id);
   72|       |
   73|  4.95M|        PHI_ASSERT(id_value < m_IntRegisters.size());
   74|       |
   75|  4.95M|        return m_IntRegisters[id_value];
   76|  4.95M|    }
_ZNK3dlx9Processor14GetIntRegisterENS_13IntRegisterIDE:
   80|  6.66M|    {
   81|  6.66M|        PHI_ASSERT(id != IntRegisterID::None);
   82|  6.66M|        phi::size_t id_value = phi::to_underlying(id);
   83|       |
   84|  6.66M|        PHI_ASSERT(id_value < m_IntRegisters.size());
   85|       |
   86|  6.66M|        return m_IntRegisters[id_value];
   87|  6.66M|    }
_ZNK3dlx9Processor25IntRegisterGetSignedValueENS_13IntRegisterIDE:
   90|  4.17M|    {
   91|  4.17M|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
   92|  4.17M|                                             RegisterAccessType::Signed),
   93|  4.17M|                   "Mismatch for instruction access type");
   94|       |
   95|  4.17M|        const phi::size_t id_value = phi::to_underlying(id);
   96|       |
   97|  4.17M|        PHI_ASSERT(id_value < m_IntRegistersValueTypes.size());
   98|  4.17M|        const IntRegisterValueType register_value_type = m_IntRegistersValueTypes[id_value];
   99|  4.17M|        if (register_value_type != IntRegisterValueType::NotSet &&
  ------------------
  |  Branch (99:13): [True: 3.20M, False: 967k]
  ------------------
  100|  4.17M|            register_value_type != IntRegisterValueType::Signed)
  ------------------
  |  Branch (100:13): [True: 1.38M, False: 1.82M]
  ------------------
  101|  1.38M|        {
  102|  1.38M|            DLX_WARN("Mismatch for register value type");
  ------------------
  |  |    8|  1.38M|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  103|  1.38M|        }
  104|       |
  105|  4.17M|        return GetIntRegister(id).GetSignedValue();
  106|  4.17M|    }
_ZNK3dlx9Processor27IntRegisterGetUnsignedValueENS_13IntRegisterIDE:
  109|  2.48M|    {
  110|  2.48M|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  111|  2.48M|                                             RegisterAccessType::Unsigned),
  112|  2.48M|                   "Mismatch for instruction access type");
  113|       |
  114|  2.48M|        const phi::size_t id_value = phi::to_underlying(id);
  115|       |
  116|  2.48M|        PHI_ASSERT(id_value < m_IntRegistersValueTypes.size());
  117|  2.48M|        const IntRegisterValueType register_value_type = m_IntRegistersValueTypes[id_value];
  118|  2.48M|        if (register_value_type != IntRegisterValueType::NotSet &&
  ------------------
  |  Branch (118:13): [True: 1.57M, False: 907k]
  ------------------
  119|  2.48M|            register_value_type != IntRegisterValueType::Unsigned)
  ------------------
  |  Branch (119:13): [True: 948k, False: 628k]
  ------------------
  120|   948k|        {
  121|   948k|            DLX_WARN("Mismatch for register value type");
  ------------------
  |  |    8|   948k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  122|   948k|        }
  123|       |
  124|  2.48M|        return GetIntRegister(id).GetUnsignedValue();
  125|  2.48M|    }
_ZN3dlx9Processor25IntRegisterSetSignedValueENS_13IntRegisterIDEN3phi7integerIiEE:
  128|  2.94M|    {
  129|  2.94M|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  130|  2.94M|                                             RegisterAccessType::Signed),
  131|  2.94M|                   "Mismatch for instruction access type");
  132|       |
  133|  2.94M|        IntRegister& reg = GetIntRegister(id);
  134|       |
  135|  2.94M|        if (reg.IsReadOnly())
  ------------------
  |  Branch (135:13): [True: 607k, False: 2.33M]
  ------------------
  136|   607k|        {
  137|   607k|            return;
  138|   607k|        }
  139|       |
  140|  2.33M|        reg.SetSignedValue(value);
  141|       |
  142|  2.33M|        const phi::size_t id_value = phi::to_underlying(id);
  143|       |
  144|  2.33M|        PHI_ASSERT(id_value < m_IntRegistersValueTypes.size());
  145|  2.33M|        m_IntRegistersValueTypes[id_value] = IntRegisterValueType::Signed;
  146|  2.33M|    }
_ZN3dlx9Processor27IntRegisterSetUnsignedValueENS_13IntRegisterIDEN3phi7integerIjEE:
  149|  2.00M|    {
  150|  2.00M|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  151|  2.00M|                                             RegisterAccessType::Unsigned),
  152|  2.00M|                   "Mismatch for instruction access type");
  153|       |
  154|  2.00M|        IntRegister& reg = GetIntRegister(id);
  155|       |
  156|  2.00M|        if (reg.IsReadOnly())
  ------------------
  |  Branch (156:13): [True: 355k, False: 1.65M]
  ------------------
  157|   355k|        {
  158|   355k|            return;
  159|   355k|        }
  160|       |
  161|  1.65M|        reg.SetUnsignedValue(value);
  162|       |
  163|  1.65M|        const phi::size_t id_value = phi::to_underlying(id);
  164|       |
  165|  1.65M|        PHI_ASSERT(id_value < m_IntRegistersValueTypes.size());
  166|  1.65M|        m_IntRegistersValueTypes[id_value] = IntRegisterValueType::Unsigned;
  167|  1.65M|    }
_ZN3dlx9Processor16GetFloatRegisterENS_15FloatRegisterIDE:
  170|  3.05M|    {
  171|  3.05M|        PHI_ASSERT(id != FloatRegisterID::None);
  172|  3.05M|        const phi::size_t id_value = phi::to_underlying(id);
  173|       |
  174|  3.05M|        PHI_ASSERT(id_value < m_FloatRegisters.size());
  175|       |
  176|  3.05M|        return m_FloatRegisters[id_value];
  177|  3.05M|    }
_ZNK3dlx9Processor16GetFloatRegisterENS_15FloatRegisterIDE:
  181|   875k|    {
  182|   875k|        PHI_ASSERT(id != FloatRegisterID::None);
  183|   875k|        const phi::size_t id_value = phi::to_underlying(id);
  184|       |
  185|   875k|        PHI_ASSERT(id_value < m_FloatRegisters.size());
  186|       |
  187|   875k|        return m_FloatRegisters[id_value];
  188|   875k|    }
_ZNK3dlx9Processor26FloatRegisterGetFloatValueENS_15FloatRegisterIDE:
  191|   875k|    {
  192|   875k|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  193|   875k|                                             RegisterAccessType::Float),
  194|   875k|                   "Mismatch for instruction access type");
  195|       |
  196|   875k|        const phi::size_t id_value = phi::to_underlying(id);
  197|       |
  198|   875k|        PHI_ASSERT(id_value < m_FloatRegistersValueTypes.size());
  199|   875k|        const FloatRegisterValueType register_value_type = m_FloatRegistersValueTypes[id_value];
  200|   875k|        if (register_value_type != FloatRegisterValueType::NotSet &&
  ------------------
  |  Branch (200:13): [True: 851k, False: 23.0k]
  ------------------
  201|   875k|            register_value_type != FloatRegisterValueType::Float)
  ------------------
  |  Branch (201:13): [True: 255k, False: 596k]
  ------------------
  202|   255k|        {
  203|       |            /*
  204|       |            DLX_WARN("Mismatch for register value type");
  205|       |            */
  206|   255k|        }
  207|       |
  208|   875k|        const FloatRegister& reg = GetFloatRegister(id);
  209|       |
  210|   875k|        return reg.GetValue();
  211|   875k|    }
_ZN3dlx9Processor27FloatRegisterGetDoubleValueENS_15FloatRegisterIDE:
  214|  1.27M|    {
  215|  1.27M|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  216|  1.27M|                                             RegisterAccessType::Double),
  217|  1.27M|                   "Mismatch for instruction access type");
  218|       |
  219|  1.27M|        if (phi::to_underlying(id) % 2 == 1)
  ------------------
  |  Branch (219:13): [True: 12, False: 1.27M]
  ------------------
  220|     12|        {
  221|     12|            Raise(Exception::MisalignedRegisterAccess);
  222|     12|            return {0.0};
  223|     12|        }
  224|       |
  225|  1.27M|        const phi::size_t id_value = phi::to_underlying(id);
  226|       |
  227|  1.27M|        PHI_ASSERT(id_value + 1u < m_FloatRegistersValueTypes.size());
  228|  1.27M|        const FloatRegisterValueType register_value_type_low = m_FloatRegistersValueTypes[id_value];
  229|  1.27M|        if (register_value_type_low != FloatRegisterValueType::NotSet &&
  ------------------
  |  Branch (229:13): [True: 1.26M, False: 16.0k]
  ------------------
  230|  1.27M|            register_value_type_low != FloatRegisterValueType::DoubleLow)
  ------------------
  |  Branch (230:13): [True: 977k, False: 284k]
  ------------------
  231|   977k|        {
  232|   977k|            DLX_WARN("Mismatch for register value type");
  ------------------
  |  |    8|   977k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  233|   977k|        }
  234|       |
  235|  1.27M|        const FloatRegisterValueType register_value_type_high =
  236|  1.27M|                m_FloatRegistersValueTypes[id_value + 1u];
  237|  1.27M|        if (register_value_type_high != FloatRegisterValueType::NotSet &&
  ------------------
  |  Branch (237:13): [True: 1.26M, False: 16.0k]
  ------------------
  238|  1.27M|            register_value_type_high != FloatRegisterValueType::DoubleHigh)
  ------------------
  |  Branch (238:13): [True: 2, False: 1.26M]
  ------------------
  239|      2|        {
  240|      2|            DLX_WARN("Mismatch for register value type");
  ------------------
  |  |    8|      2|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  241|      2|        }
  242|       |
  243|  1.27M|        const FloatRegister& first_reg = GetFloatRegister(id);
  244|  1.27M|        const FloatRegister& second_reg =
  245|  1.27M|                GetFloatRegister(static_cast<FloatRegisterID>(static_cast<std::size_t>(id) + 1));
  246|       |
  247|  1.27M|        const float first_value  = first_reg.GetValue().unsafe();
  248|  1.27M|        const float second_value = second_reg.GetValue().unsafe();
  249|       |
  250|       |        // TODO: Don't invoke undefined behavior this way. Instead use union type punning
  251|  1.27M|        PHI_CLANG_SUPPRESS_WARNING_WITH_PUSH("-Wundefined-reinterpret-cast")
  252|       |
  253|  1.27M|        const std::uint32_t first_value_bits =
  254|  1.27M|                *reinterpret_cast<const std::uint32_t*>(&first_value);
  255|  1.27M|        const std::uint32_t second_value_bits =
  256|  1.27M|                *reinterpret_cast<const std::uint32_t*>(&second_value);
  257|       |
  258|  1.27M|        std::uint64_t final_value_bits =
  259|  1.27M|                static_cast<std::uint64_t>(second_value_bits) << 32u | first_value_bits;
  260|       |
  261|  1.27M|        return *reinterpret_cast<double*>(&final_value_bits);
  262|       |
  263|  1.27M|        PHI_CLANG_SUPPRESS_WARNING_POP()
  264|  1.27M|    }
_ZN3dlx9Processor26FloatRegisterSetFloatValueENS_15FloatRegisterIDEN3phi14floating_pointIfEE:
  267|   257k|    {
  268|   257k|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  269|   257k|                                             RegisterAccessType::Float),
  270|   257k|                   "Mismatch for instruction access type");
  271|       |
  272|   257k|        FloatRegister& reg = GetFloatRegister(id);
  273|       |
  274|   257k|        reg.SetValue(value);
  275|       |
  276|   257k|        const phi::size_t id_value = phi::to_underlying(id);
  277|       |
  278|   257k|        PHI_ASSERT(id_value < m_FloatRegistersValueTypes.size());
  279|   257k|        m_FloatRegistersValueTypes[id_value] = FloatRegisterValueType::Float;
  280|   257k|    }
_ZN3dlx9Processor27FloatRegisterSetDoubleValueENS_15FloatRegisterIDEN3phi14floating_pointIdEE:
  283|   119k|    {
  284|   119k|        PHI_ASSERT(RegisterAccessTypeMatches(m_CurrentInstructionAccessType,
  285|   119k|                                             RegisterAccessType::Double),
  286|   119k|                   "Mismatch for instruction access type");
  287|       |
  288|   119k|        if (phi::to_underlying(id) % 2 == 1)
  ------------------
  |  Branch (288:13): [True: 2, False: 119k]
  ------------------
  289|      2|        {
  290|      2|            Raise(Exception::MisalignedRegisterAccess);
  291|      2|            return;
  292|      2|        }
  293|       |
  294|   119k|        const constexpr std::uint64_t first_32_bits  = 0b11111111'11111111'11111111'11111111;
  295|   119k|        const constexpr std::uint64_t second_32_bits = first_32_bits << 32u;
  296|       |
  297|   119k|        double              value_raw  = value.unsafe();
  298|   119k|        const std::uint64_t value_bits = *reinterpret_cast<std::uint64_t*>(&value_raw);
  299|       |
  300|   119k|        const std::uint32_t first_bits  = value_bits & first_32_bits;
  301|   119k|        const std::uint32_t second_bits = (value_bits & second_32_bits) >> 32u;
  302|       |
  303|   119k|        const float first_value  = *reinterpret_cast<const float*>(&first_bits);
  304|   119k|        const float second_value = *reinterpret_cast<const float*>(&second_bits);
  305|       |
  306|   119k|        FloatRegister& first_reg = GetFloatRegister(id);
  307|   119k|        FloatRegister& second_reg =
  308|   119k|                GetFloatRegister(static_cast<FloatRegisterID>(static_cast<std::size_t>(id) + 1));
  309|       |
  310|   119k|        first_reg.SetValue(first_value);
  311|   119k|        second_reg.SetValue(second_value);
  312|       |
  313|   119k|        const phi::size_t id_value = phi::to_underlying(id);
  314|       |
  315|   119k|        PHI_ASSERT(id_value + 1u < m_FloatRegistersValueTypes.size());
  316|   119k|        m_FloatRegistersValueTypes[id_value]      = FloatRegisterValueType::DoubleLow;
  317|   119k|        m_FloatRegistersValueTypes[id_value + 1u] = FloatRegisterValueType::DoubleHigh;
  318|   119k|    }
_ZN3dlx9Processor7GetFPSREv:
  321|   803k|    {
  322|   803k|        return m_FPSR;
  323|   803k|    }
_ZNK3dlx9Processor7GetFPSREv:
  326|   953k|    {
  327|   953k|        return m_FPSR;
  328|   953k|    }
_ZNK3dlx9Processor12GetFPSRValueEv:
  331|   953k|    {
  332|   953k|        const StatusRegister& status_reg = GetFPSR();
  333|       |
  334|   953k|        return status_reg.Get();
  335|   953k|    }
_ZN3dlx9Processor12SetFPSRValueEN3phi7booleanE:
  338|   803k|    {
  339|   803k|        StatusRegister& status_reg = GetFPSR();
  340|       |
  341|   803k|        status_reg.SetStatus(value);
  342|   803k|    }
_ZN3dlx9Processor18ExecuteInstructionERKNS_11InstructionE:
  345|  7.53M|    {
  346|  7.53M|        m_CurrentInstructionAccessType = inst.GetInfo().GetRegisterAccessType();
  347|       |
  348|  7.53M|        inst.Execute(*this);
  349|  7.53M|    }
_ZN3dlx9Processor11LoadProgramERNS_13ParsedProgramE:
  352|  7.22k|    {
  353|  7.22k|        if (!program.m_ParseErrors.empty())
  ------------------
  |  Branch (353:13): [True: 5.91k, False: 1.31k]
  ------------------
  354|  5.91k|        {
  355|  5.91k|            DLX_WARN("Trying to load program with parsing errors");
  ------------------
  |  |    8|  5.91k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  356|  5.91k|            return false;
  357|  5.91k|        }
  358|       |
  359|  1.31k|        m_CurrentProgram = &program;
  360|       |
  361|  1.31k|        m_ProgramCounter               = 0u;
  362|  1.31k|        m_Halted                       = false;
  363|  1.31k|        m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  364|  1.31k|        m_LastRaisedException          = Exception::None;
  365|  1.31k|        m_CurrentStepCount             = 0u;
  366|       |
  367|  1.31k|        return true;
  368|  7.22k|    }
_ZNK3dlx9Processor18GetCurrentProgrammEv:
  372|  1.63M|    {
  373|  1.63M|        return m_CurrentProgram;
  374|  1.63M|    }
_ZN3dlx9Processor11ExecuteStepEv:
  377|  7.53M|    {
  378|       |        // No nothing when no program is loaded
  379|  7.53M|        if (!m_CurrentProgram)
  ------------------
  |  Branch (379:13): [True: 0, False: 7.53M]
  ------------------
  380|      0|        {
  381|      0|            return;
  382|      0|        }
  383|       |
  384|       |        // Halt if there are no instruction to execute
  385|  7.53M|        if (m_CurrentProgram->m_Instructions.empty())
  ------------------
  |  Branch (385:13): [True: 99, False: 7.53M]
  ------------------
  386|     99|        {
  387|     99|            m_Halted                       = true;
  388|     99|            m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  389|     99|        }
  390|       |
  391|       |        // Do nothing when processor is halted
  392|  7.53M|        if (m_Halted)
  ------------------
  |  Branch (392:13): [True: 99, False: 7.53M]
  ------------------
  393|     99|        {
  394|     99|            return;
  395|     99|        }
  396|       |
  397|       |        // Increase Next program counter (may be later overwritten by branch instructions)
  398|  7.53M|        m_NextProgramCounter = m_ProgramCounter + 1u;
  399|       |
  400|       |        // Get current instruction pointed to by the program counter
  401|  7.53M|        const auto& current_instruction =
  402|  7.53M|                m_CurrentProgram->m_Instructions.at(m_ProgramCounter.unsafe());
  403|       |
  404|       |        // Execute current instruction
  405|  7.53M|        ExecuteInstruction(current_instruction);
  406|       |
  407|       |        // Stop executing if the last instruction halted the processor
  408|  7.53M|        if (m_Halted)
  ------------------
  |  Branch (408:13): [True: 95, False: 7.53M]
  ------------------
  409|     95|        {
  410|     95|            m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  411|     95|            return;
  412|     95|        }
  413|       |
  414|  7.53M|        m_ProgramCounter = m_NextProgramCounter;
  415|       |
  416|  7.53M|        ++m_CurrentStepCount;
  417|       |
  418|  7.53M|        if ((m_MaxNumberOfSteps != 0u && m_CurrentStepCount >= m_MaxNumberOfSteps) ||
  ------------------
  |  Branch (418:13): [True: 1.11k, False: 7.53M]
  |  Branch (418:14): [True: 7.53M, False: 0]
  |  Branch (418:42): [True: 753, False: 7.53M]
  ------------------
  419|  7.53M|            (m_ProgramCounter >= m_CurrentProgram->m_Instructions.size()))
  ------------------
  |  Branch (419:13): [True: 363, False: 7.53M]
  ------------------
  420|  1.11k|        {
  421|  1.11k|            m_Halted                       = true;
  422|  1.11k|            m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  423|  1.11k|        }
  424|  7.53M|    }
_ZN3dlx9Processor21ExecuteCurrentProgramEv:
  427|  1.31k|    {
  428|       |        // Do nothing when no program is loaded
  429|  1.31k|        if (!m_CurrentProgram)
  ------------------
  |  Branch (429:13): [True: 0, False: 1.31k]
  ------------------
  430|      0|        {
  431|      0|            return;
  432|      0|        }
  433|       |
  434|  1.31k|        m_ProgramCounter               = 0u;
  435|  1.31k|        m_Halted                       = false;
  436|  1.31k|        m_CurrentInstructionAccessType = RegisterAccessType::Ignored;
  437|  1.31k|        m_LastRaisedException          = Exception::None;
  438|  1.31k|        m_CurrentStepCount             = 0u;
  439|       |
  440|  7.53M|        while (!m_Halted)
  ------------------
  |  Branch (440:16): [True: 7.53M, False: 1.31k]
  ------------------
  441|  7.53M|        {
  442|  7.53M|            ExecuteStep();
  443|  7.53M|        }
  444|       |
  445|  1.31k|        PHI_ASSERT(m_CurrentInstructionAccessType == RegisterAccessType::Ignored,
  446|  1.31k|                   "RegisterAccessType was not reset correctly");
  447|  1.31k|    }
_ZN3dlx9Processor14ClearRegistersEv:
  463|  7.22k|    {
  464|  7.22k|        for (auto& reg : m_IntRegisters)
  ------------------
  |  Branch (464:24): [True: 231k, False: 7.22k]
  ------------------
  465|   231k|        {
  466|   231k|            reg.SetSignedValue(0);
  467|   231k|        }
  468|       |
  469|  7.22k|        for (auto& reg : m_FloatRegisters)
  ------------------
  |  Branch (469:24): [True: 231k, False: 7.22k]
  ------------------
  470|   231k|        {
  471|   231k|            reg.SetValue(0.0f);
  472|   231k|        }
  473|       |
  474|  7.22k|        m_FPSR.SetStatus(false);
  475|  7.22k|    }
_ZN3dlx9Processor11ClearMemoryEv:
  478|  7.22k|    {
  479|  7.22k|        m_MemoryBlock.Clear();
  480|  7.22k|    }
_ZN3dlx9Processor5RaiseENS_9ExceptionE:
  487|   220k|    {
  488|   220k|        PHI_ASSERT(exception != Exception::None, "Cannot raise None exception");
  489|       |
  490|   220k|        m_LastRaisedException = exception;
  491|       |
  492|   220k|        switch (exception)
  493|   220k|        {
  494|      6|            case Exception::DivideByZero:
  ------------------
  |  Branch (494:13): [True: 6, False: 220k]
  ------------------
  495|      6|                m_Halted = true;
  496|      6|                DLX_ERROR("Division through zero");
  ------------------
  |  |    9|      6|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  497|      6|                return;
  498|  51.8k|            case Exception::Overflow:
  ------------------
  |  Branch (498:13): [True: 51.8k, False: 168k]
  ------------------
  499|  51.8k|                DLX_WARN("Overflow");
  ------------------
  |  |    8|  51.8k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  500|  51.8k|                return;
  501|  63.3k|            case Exception::Underflow:
  ------------------
  |  Branch (501:13): [True: 63.3k, False: 156k]
  ------------------
  502|  63.3k|                DLX_WARN("Underflow");
  ------------------
  |  |    8|  63.3k|#define DLX_WARN(...)     PHI_EMPTY_MACRO()
  ------------------
  503|  63.3k|                return;
  504|      1|            case Exception::Trap:
  ------------------
  |  Branch (504:13): [True: 1, False: 220k]
  ------------------
  505|      1|                m_Halted = true;
  506|      1|                DLX_ERROR("Trapped");
  ------------------
  |  |    9|      1|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  507|      1|                return;
  508|      8|            case Exception::Halt:
  ------------------
  |  Branch (508:13): [True: 8, False: 220k]
  ------------------
  509|      8|                m_Halted = true;
  510|      8|                return;
  511|     45|            case Exception::UnknownLabel:
  ------------------
  |  Branch (511:13): [True: 45, False: 220k]
  ------------------
  512|     45|                m_Halted = true;
  513|     45|                DLX_ERROR("Unknown label");
  ------------------
  |  |    9|     45|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  514|     45|                return;
  515|   104k|            case Exception::BadShift:
  ------------------
  |  Branch (515:13): [True: 104k, False: 115k]
  ------------------
  516|   104k|                DLX_ERROR("Bad shift");
  ------------------
  |  |    9|   104k|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  517|   104k|                return;
  518|     23|            case Exception::AddressOutOfBounds:
  ------------------
  |  Branch (518:13): [True: 23, False: 220k]
  ------------------
  519|     23|                DLX_ERROR("Address out of bounds");
  ------------------
  |  |    9|     23|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  520|     23|                m_Halted = true;
  521|     23|                return;
  522|     14|            case Exception::MisalignedRegisterAccess:
  ------------------
  |  Branch (522:13): [True: 14, False: 220k]
  ------------------
  523|     14|                DLX_ERROR("Misaligned register access");
  ------------------
  |  |    9|     14|#define DLX_ERROR(...)    PHI_EMPTY_MACRO()
  ------------------
  524|     14|                m_Halted = true;
  525|     14|                return;
  526|       |
  527|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
  528|      0|            default:
  ------------------
  |  Branch (528:13): [True: 0, False: 220k]
  ------------------
  529|      0|                PHI_ASSERT_NOT_REACHED();
  530|   220k|#endif
  531|   220k|        }
  532|       |
  533|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
  534|      0|        PHI_ASSERT_NOT_REACHED();
  535|      0|#endif
  536|      0|    }
_ZN3dlx9Processor9GetMemoryEv:
  557|      8|    {
  558|      8|        return m_MemoryBlock;
  559|      8|    }
_ZNK3dlx9Processor21GetNextProgramCounterEv:
  572|   568k|    {
  573|   568k|        return m_NextProgramCounter;
  574|   568k|    }
_ZN3dlx9Processor21SetNextProgramCounterEN3phi7integerIjEE:
  577|  1.63M|    {
  578|  1.63M|        m_NextProgramCounter = new_npc;
  579|  1.63M|    }
Processor.cpp:_ZN3dlxL25RegisterAccessTypeMatchesENS_18RegisterAccessTypeES0_:
   35|  14.1M|    {
   36|  14.1M|        PHI_ASSERT(access == RegisterAccessType::Signed || access == RegisterAccessType::Unsigned ||
   37|  14.1M|                   access == RegisterAccessType::Float || access == RegisterAccessType::Double);
   38|       |
   39|  14.1M|        switch (expected_access)
   40|  14.1M|        {
   41|  3.68M|            case RegisterAccessType::Ignored:
  ------------------
  |  Branch (41:13): [True: 3.68M, False: 10.4M]
  ------------------
   42|  3.68M|                return true;
   43|      0|            case RegisterAccessType::None:
  ------------------
  |  Branch (43:13): [True: 0, False: 14.1M]
  ------------------
   44|      0|                return false;
   45|   140k|            case RegisterAccessType::MixedFloatDouble:
  ------------------
  |  Branch (45:13): [True: 140k, False: 14.0M]
  ------------------
   46|   140k|                return access == RegisterAccessType::Float || access == RegisterAccessType::Double;
  ------------------
  |  Branch (46:24): [True: 70.2k, False: 70.2k]
  |  Branch (46:63): [True: 70.2k, False: 0]
  ------------------
   47|      0|            case RegisterAccessType::MixedSignedUnsigned:
  ------------------
  |  Branch (47:13): [True: 0, False: 14.1M]
  ------------------
   48|      0|                return access == RegisterAccessType::Signed ||
  ------------------
  |  Branch (48:24): [True: 0, False: 0]
  ------------------
   49|      0|                       access == RegisterAccessType::Unsigned;
  ------------------
  |  Branch (49:24): [True: 0, False: 0]
  ------------------
   50|  75.2k|            case RegisterAccessType::MixedFloatSigned:
  ------------------
  |  Branch (50:13): [True: 75.2k, False: 14.0M]
  ------------------
   51|  75.2k|                return access == RegisterAccessType::Float || access == RegisterAccessType::Signed;
  ------------------
  |  Branch (51:24): [True: 37.6k, False: 37.6k]
  |  Branch (51:63): [True: 37.6k, False: 0]
  ------------------
   52|      0|            case RegisterAccessType::MixedDoubleSigned:
  ------------------
  |  Branch (52:13): [True: 0, False: 14.1M]
  ------------------
   53|      0|                return access == RegisterAccessType::Double || access == RegisterAccessType::Signed;
  ------------------
  |  Branch (53:24): [True: 0, False: 0]
  |  Branch (53:64): [True: 0, False: 0]
  ------------------
   54|  10.2M|            default:
  ------------------
  |  Branch (54:13): [True: 10.2M, False: 3.90M]
  ------------------
   55|  10.2M|                return expected_access == access;
   56|  14.1M|        }
   57|  14.1M|    }

_ZN3dlx19StringToIntRegisterENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
   13|   683k|    {
   14|   683k|        if (token.length() == 2)
  ------------------
  |  Branch (14:13): [True: 92.1k, False: 591k]
  ------------------
   15|  92.1k|        {
   16|  92.1k|            char first_char = token[0];
   17|  92.1k|            if (first_char == 'R' || first_char == 'r')
  ------------------
  |  Branch (17:17): [True: 47.4k, False: 44.6k]
  |  Branch (17:38): [True: 3.49k, False: 41.1k]
  ------------------
   18|  50.9k|            {
   19|  50.9k|                char second_char = token[1];
   20|  50.9k|                if (second_char >= '0' && second_char <= '9')
  ------------------
  |  Branch (20:21): [True: 48.5k, False: 2.46k]
  |  Branch (20:43): [True: 48.4k, False: 114]
  ------------------
   21|  48.4k|                {
   22|  48.4k|                    return static_cast<IntRegisterID>(second_char - '0');
   23|  48.4k|                }
   24|  50.9k|            }
   25|  92.1k|        }
   26|   591k|        else if (token.length() == 3)
  ------------------
  |  Branch (26:18): [True: 317k, False: 273k]
  ------------------
   27|   317k|        {
   28|   317k|            char first_char = token[0];
   29|   317k|            if (first_char == 'R' || first_char == 'r')
  ------------------
  |  Branch (29:17): [True: 19.1k, False: 298k]
  |  Branch (29:38): [True: 7.28k, False: 291k]
  ------------------
   30|  26.4k|            {
   31|  26.4k|                char second_char = token[1];
   32|  26.4k|                char third_char  = token[2];
   33|       |
   34|  26.4k|                switch (second_char)
   35|  26.4k|                {
   36|  12.3k|                    case '1': {
  ------------------
  |  Branch (36:21): [True: 12.3k, False: 14.0k]
  ------------------
   37|  12.3k|                        if (third_char >= '0' && third_char <= '9')
  ------------------
  |  Branch (37:29): [True: 10.0k, False: 2.30k]
  |  Branch (37:50): [True: 9.38k, False: 709]
  ------------------
   38|  9.38k|                        {
   39|  9.38k|                            return static_cast<IntRegisterID>(third_char - '0' + 10);
   40|  9.38k|                        }
   41|  3.00k|                        break;
   42|  12.3k|                    }
   43|  8.01k|                    case '2': {
  ------------------
  |  Branch (43:21): [True: 8.01k, False: 18.4k]
  ------------------
   44|  8.01k|                        if (third_char >= '0' && third_char <= '9')
  ------------------
  |  Branch (44:29): [True: 6.38k, False: 1.62k]
  |  Branch (44:50): [True: 6.16k, False: 220]
  ------------------
   45|  6.16k|                        {
   46|  6.16k|                            return static_cast<IntRegisterID>(third_char - '0' + 20);
   47|  6.16k|                        }
   48|  1.84k|                        break;
   49|  8.01k|                    }
   50|  3.13k|                    case '3': {
  ------------------
  |  Branch (50:21): [True: 3.13k, False: 23.3k]
  ------------------
   51|  3.13k|                        if (third_char == '0' || third_char == '1')
  ------------------
  |  Branch (51:29): [True: 1.95k, False: 1.17k]
  |  Branch (51:50): [True: 865, False: 312]
  ------------------
   52|  2.81k|                        {
   53|  2.81k|                            return static_cast<IntRegisterID>(third_char - '0' + 30);
   54|  2.81k|                        }
   55|    312|                        break;
   56|  3.13k|                    }
   57|  2.90k|                    default: {
  ------------------
  |  Branch (57:21): [True: 2.90k, False: 23.5k]
  ------------------
   58|  2.90k|                        break;
   59|  3.13k|                    }
   60|  26.4k|                }
   61|  26.4k|            }
   62|   317k|        }
   63|       |
   64|   617k|        return IntRegisterID::None;
   65|   683k|    }
_ZN3dlx21StringToFloatRegisterENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
   68|   617k|    {
   69|   617k|        if (token.length() == 2)
  ------------------
  |  Branch (69:13): [True: 43.7k, False: 573k]
  ------------------
   70|  43.7k|        {
   71|  43.7k|            char first_char = token[0];
   72|  43.7k|            if (first_char == 'F' || first_char == 'f')
  ------------------
  |  Branch (72:17): [True: 6.37k, False: 37.3k]
  |  Branch (72:38): [True: 414, False: 36.9k]
  ------------------
   73|  6.79k|            {
   74|  6.79k|                char second_char = token[1];
   75|  6.79k|                if (second_char >= '0' && second_char <= '9')
  ------------------
  |  Branch (75:21): [True: 6.52k, False: 263]
  |  Branch (75:43): [True: 6.45k, False: 76]
  ------------------
   76|  6.45k|                {
   77|  6.45k|                    return static_cast<FloatRegisterID>(second_char - '0');
   78|  6.45k|                }
   79|  6.79k|            }
   80|  43.7k|        }
   81|   573k|        else if (token.length() == 3)
  ------------------
  |  Branch (81:18): [True: 299k, False: 273k]
  ------------------
   82|   299k|        {
   83|   299k|            char first_char = token[0];
   84|   299k|            if (first_char == 'F' || first_char == 'f')
  ------------------
  |  Branch (84:17): [True: 20.5k, False: 279k]
  |  Branch (84:38): [True: 6.21k, False: 272k]
  ------------------
   85|  26.7k|            {
   86|  26.7k|                char second_char = token[1];
   87|  26.7k|                char third_char  = token[2];
   88|       |
   89|  26.7k|                switch (second_char)
   90|  26.7k|                {
   91|  5.00k|                    case '1': {
  ------------------
  |  Branch (91:21): [True: 5.00k, False: 21.7k]
  ------------------
   92|  5.00k|                        if (third_char >= '0' && third_char <= '9')
  ------------------
  |  Branch (92:29): [True: 2.07k, False: 2.93k]
  |  Branch (92:50): [True: 2.00k, False: 66]
  ------------------
   93|  2.00k|                        {
   94|  2.00k|                            return static_cast<FloatRegisterID>(third_char - '0' + 10);
   95|  2.00k|                        }
   96|  2.99k|                        break;
   97|  5.00k|                    }
   98|  18.3k|                    case '2': {
  ------------------
  |  Branch (98:21): [True: 18.3k, False: 8.36k]
  ------------------
   99|  18.3k|                        if (third_char >= '0' && third_char <= '9')
  ------------------
  |  Branch (99:29): [True: 18.2k, False: 157]
  |  Branch (99:50): [True: 18.0k, False: 138]
  ------------------
  100|  18.0k|                        {
  101|  18.0k|                            return static_cast<FloatRegisterID>(third_char - '0' + 20);
  102|  18.0k|                        }
  103|    295|                        break;
  104|  18.3k|                    }
  105|    371|                    case '3': {
  ------------------
  |  Branch (105:21): [True: 371, False: 26.3k]
  ------------------
  106|    371|                        if (third_char == '0' || third_char == '1')
  ------------------
  |  Branch (106:29): [True: 104, False: 267]
  |  Branch (106:50): [True: 71, False: 196]
  ------------------
  107|    175|                        {
  108|    175|                            return static_cast<FloatRegisterID>(third_char - '0' + 30);
  109|    175|                        }
  110|    196|                        break;
  111|    371|                    }
  112|  2.98k|                    default: {
  ------------------
  |  Branch (112:21): [True: 2.98k, False: 23.7k]
  ------------------
  113|  2.98k|                        break;
  114|    371|                    }
  115|  26.7k|                }
  116|  26.7k|            }
  117|   299k|        }
  118|       |
  119|   590k|        return FloatRegisterID::None;
  120|   617k|    }
_ZN3dlx6IsFPSRENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
  123|   697k|    {
  124|   697k|        if (token.length() == 4)
  ------------------
  |  Branch (124:13): [True: 190k, False: 506k]
  ------------------
  125|   190k|        {
  126|   190k|            char c1 = token[0];
  127|   190k|            char c2 = token[1];
  128|   190k|            char c3 = token[2];
  129|   190k|            char c4 = token[3];
  130|       |
  131|   190k|            return (c1 == 'F' || c1 == 'f') && (c2 == 'P' || c2 == 'p') &&
  ------------------
  |  Branch (131:21): [True: 15.8k, False: 174k]
  |  Branch (131:34): [True: 346, False: 174k]
  |  Branch (131:49): [True: 15.7k, False: 422]
  |  Branch (131:62): [True: 178, False: 244]
  ------------------
  132|   190k|                   (c3 == 'S' || c3 == 's') && (c4 == 'R' || c4 == 'r');
  ------------------
  |  Branch (132:21): [True: 15.7k, False: 226]
  |  Branch (132:34): [True: 98, False: 128]
  |  Branch (132:49): [True: 15.7k, False: 98]
  |  Branch (132:62): [True: 0, False: 98]
  ------------------
  133|   190k|        }
  134|       |
  135|   506k|        return false;
  136|   697k|    }

_ZN3dlx14StatusRegister9SetStatusEN3phi7booleanE:
   11|   810k|    {
   12|   810k|        m_Value = value;
   13|   810k|    }
_ZNK3dlx14StatusRegister3GetEv:
   16|   953k|    {
   17|   953k|        return m_Value;
   18|   953k|    }

_ZN3dlx5TokenC2ENS0_4TypeENSt3__117basic_string_viewIcNS2_11char_traitsIcEEEEN3phi7integerImEES9_:
   27|  1.15M|    {}
_ZN3dlx5TokenC2ENS0_4TypeENSt3__117basic_string_viewIcNS2_11char_traitsIcEEEEN3phi7integerImEES9_j:
   37|   527k|    {}
_ZNK3dlx5Token7GetTypeEv:
   40|  2.25M|    {
   41|  2.25M|        return m_Type;
   42|  2.25M|    }
_ZNK3dlx5Token13GetLineNumberEv:
   50|   763k|    {
   51|   763k|        return m_LineNumber;
   52|   763k|    }
_ZNK3dlx5Token9GetColumnEv:
   55|   642k|    {
   56|   642k|        return m_Column;
   57|   642k|    }
_ZNK3dlx5Token7GetTextEv:
   65|   365k|    {
   66|   365k|        return m_Text;
   67|   365k|    }
_ZNK3dlx5Token7HasHintEv:
   79|   134k|    {
   80|   134k|        return m_HasHint;
   81|   134k|    }
_ZNK3dlx5Token7GetHintEv:
   84|   175k|    {
   85|   175k|        PHI_ASSERT(m_Type == Type::RegisterInt || m_Type == Type::RegisterFloat ||
   86|   175k|                   m_Type == Type::IntegerLiteral || m_Type == Type::OpCode ||
   87|   175k|                   m_Type == Type::ImmediateInteger);
   88|   175k|        PHI_ASSERT(m_HasHint);
   89|       |
   90|   175k|        return m_Hint;
   91|   175k|    }

_ZN3dlx11TokenStream8finalizeEv:
   29|  7.22k|    {
   30|       |#if defined(PHI_DEBUG)
   31|       |        PHI_ASSERT(!m_Finialized);
   32|       |#endif
   33|       |
   34|  7.22k|        m_Iterator = m_Tokens.begin();
   35|       |#if defined(PHI_DEBUG)
   36|       |        m_Finialized = true;
   37|       |#endif
   38|  7.22k|    }
_ZNK3dlx11TokenStream10has_x_moreEN3phi7integerImEE:
   50|  4.24k|    {
   51|  4.24k|        auto it = m_Iterator;
   52|  16.9k|        for (; x > 0u; ++it, --x)
  ------------------
  |  Branch (52:16): [True: 12.7k, False: 4.20k]
  ------------------
   53|  12.7k|        {
   54|  12.7k|            if (it == m_Tokens.end())
  ------------------
  |  Branch (54:17): [True: 34, False: 12.6k]
  ------------------
   55|     34|            {
   56|     34|                return false;
   57|     34|            }
   58|  12.7k|        }
   59|       |
   60|  4.20k|        return true;
   61|  4.24k|    }
_ZNK3dlx11TokenStream8has_moreEv:
   64|  1.67M|    {
   65|  1.67M|        return m_Iterator != m_Tokens.end();
   66|  1.67M|    }
_ZNK3dlx11TokenStream11reached_endEv:
   69|  1.67M|    {
   70|  1.67M|        return m_Iterator == m_Tokens.end();
   71|  1.67M|    }
_ZN3dlx11TokenStream7consumeEv:
   84|  1.67M|    {
   85|  1.67M|        PHI_ASSERT(!reached_end());
   86|       |#if defined(PHI_DEBUG)
   87|       |        PHI_ASSERT(m_Finialized);
   88|       |#endif
   89|       |
   90|  1.67M|        return *m_Iterator++;
   91|  1.67M|    }
_ZN3dlx11TokenStream16current_positionEv:
  163|  4.20k|    {
  164|  4.20k|        return m_Iterator;
  165|  4.20k|    }
_ZNK3dlx11TokenStream6rbeginEv:
  218|    319|    {
  219|       |#if defined(PHI_DEBUG)
  220|       |        //PHI_ASSERT(m_Finialized);
  221|       |#endif
  222|       |
  223|    319|        return m_Tokens.rbegin();
  224|    319|    }
_ZNK3dlx11TokenStream4rendEv:
  227|  2.98k|    {
  228|       |#if defined(PHI_DEBUG)
  229|       |        //PHI_ASSERT(m_Finialized);
  230|       |#endif
  231|       |
  232|  2.98k|        return m_Tokens.rend();
  233|  2.98k|    }

_ZN3dlx8TokenizeENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEE:
   62|  7.22k|    {
   63|  7.22k|        TokenStream tokens;
   64|       |
   65|  7.22k|        std::string_view current_token;
   66|       |
   67|  7.22k|        phi::u64 current_line_number{1u};
   68|  7.22k|        phi::u64 current_column{1u};
   69|  7.22k|        phi::u64 token_begin{0u};
   70|       |
   71|  7.22k|        phi::boolean parsing_comment{false};
   72|       |
   73|  4.26M|        for (phi::usize i{0u}; i < source.length(); ++i)
  ------------------
  |  Branch (73:32): [True: 4.26M, False: 7.22k]
  ------------------
   74|  4.26M|        {
   75|  4.26M|            const char c{source.at(i.unsafe())};
   76|       |
   77|  4.26M|            if (c == '\n')
  ------------------
  |  Branch (77:17): [True: 696k, False: 3.56M]
  ------------------
   78|   696k|            {
   79|   696k|                if (current_token.empty())
  ------------------
  |  Branch (79:21): [True: 324k, False: 371k]
  ------------------
   80|   324k|                {
   81|       |                    // Skip empty lines
   82|   324k|                    tokens.emplace_back(Token::Type::NewLine, source.substr(i.unsafe(), 1u),
   83|   324k|                                        current_line_number, current_column);
   84|       |
   85|   324k|                    parsing_comment = false;
   86|   324k|                    current_line_number += 1u;
   87|   324k|                    current_column = 1u;
   88|   324k|                    continue;
   89|   324k|                }
   90|       |
   91|       |                // Otherwise a new line separates tokens
   92|   371k|                tokens.emplace_back(
   93|   371k|                        ParseToken(source.substr(token_begin.unsafe(), current_token.length()),
   94|   371k|                                   current_line_number, current_column - current_token.length()));
   95|       |
   96|   371k|                tokens.emplace_back(Token::Type::NewLine, source.substr(i.unsafe(), 1),
   97|   371k|                                    current_line_number, current_column);
   98|       |
   99|   371k|                current_token   = std::string_view{};
  100|   371k|                parsing_comment = false;
  101|   371k|                current_line_number += 1u;
  102|   371k|                current_column = 0u;
  103|   371k|            }
  104|       |            // Comments begin with an '/' or ';' and after that the entire line is treated as part of the comment
  105|  3.56M|            else if (c == '/' || c == ';')
  ------------------
  |  Branch (105:22): [True: 5.39k, False: 3.55M]
  |  Branch (105:34): [True: 200k, False: 3.35M]
  ------------------
  106|   205k|            {
  107|   205k|                if (current_token.empty())
  ------------------
  |  Branch (107:21): [True: 188k, False: 17.0k]
  ------------------
  108|   188k|                {
  109|   188k|                    token_begin = i;
  110|   188k|                }
  111|  17.0k|                else if (!parsing_comment)
  ------------------
  |  Branch (111:26): [True: 13.6k, False: 3.47k]
  ------------------
  112|  13.6k|                {
  113|  13.6k|                    tokens.emplace_back(ParseToken(
  114|  13.6k|                            source.substr(token_begin.unsafe(), current_token.length()),
  115|  13.6k|                            current_line_number, current_column - current_token.length()));
  116|  13.6k|                    token_begin   = i;
  117|  13.6k|                    current_token = std::string_view{};
  118|  13.6k|                }
  119|       |
  120|   205k|                parsing_comment = true;
  121|   205k|                current_token   = source.substr(token_begin.unsafe(), current_token.length() + 1);
  122|   205k|            }
  123|  3.35M|            else if (parsing_comment)
  ------------------
  |  Branch (123:22): [True: 425k, False: 2.93M]
  ------------------
  124|   425k|            {
  125|       |                // simply append the character
  126|   425k|                current_token = source.substr(token_begin.unsafe(), current_token.length() + 1);
  127|   425k|            }
  128|  2.93M|            else
  129|  2.93M|            {
  130|       |                // Not parsing a comment
  131|  2.93M|                switch (c)
  132|  2.93M|                {
  133|   432k|                    case ' ':
  ------------------
  |  Branch (133:21): [True: 432k, False: 2.50M]
  ------------------
  134|   436k|                    case '\t':
  ------------------
  |  Branch (134:21): [True: 3.91k, False: 2.92M]
  ------------------
  135|   448k|                    case '\v':
  ------------------
  |  Branch (135:21): [True: 11.7k, False: 2.92M]
  ------------------
  136|   448k|                        if (current_token.empty())
  ------------------
  |  Branch (136:29): [True: 4.73k, False: 443k]
  ------------------
  137|  4.73k|                        {
  138|  4.73k|                            current_column += 1u;
  139|       |                            // We haven't found any usable character for the current token so just skip the whitespace.
  140|  4.73k|                            continue;
  141|  4.73k|                        }
  142|       |
  143|       |                        // Otherwise a whitespace separates tokens
  144|   443k|                        tokens.emplace_back(ParseToken(
  145|   443k|                                source.substr(token_begin.unsafe(), current_token.length()),
  146|   443k|                                current_line_number, current_column - current_token.length()));
  147|   443k|                        current_token = std::string_view{};
  148|   443k|                        break;
  149|  28.7k|                    case ':':
  ------------------
  |  Branch (149:21): [True: 28.7k, False: 2.90M]
  ------------------
  150|       |                        // Need to parse label names together with their colon
  151|  28.7k|                        if (!current_token.empty())
  ------------------
  |  Branch (151:29): [True: 22.3k, False: 6.33k]
  ------------------
  152|  22.3k|                        {
  153|  22.3k|                            current_token =
  154|  22.3k|                                    source.substr(token_begin.unsafe(), current_token.length() + 1);
  155|  22.3k|                            tokens.emplace_back(ParseToken(
  156|  22.3k|                                    source.substr(token_begin.unsafe(), current_token.length()),
  157|  22.3k|                                    current_line_number,
  158|  22.3k|                                    current_column + 1u - current_token.length()));
  159|       |
  160|  22.3k|                            current_token = std::string_view{};
  161|  22.3k|                        }
  162|  6.33k|                        else
  163|  6.33k|                        {
  164|       |                            // Orphan colon
  165|  6.33k|                            token_begin = i;
  166|       |
  167|  6.33k|                            tokens.emplace_back(Token::Type::Colon,
  168|  6.33k|                                                source.substr(token_begin.unsafe(), 1),
  169|  6.33k|                                                current_line_number, current_column);
  170|  6.33k|                        }
  171|  28.7k|                        break;
  172|  54.5k|                    case ',':
  ------------------
  |  Branch (172:21): [True: 54.5k, False: 2.87M]
  ------------------
  173|  62.7k|                    case '(':
  ------------------
  |  Branch (173:21): [True: 8.17k, False: 2.92M]
  ------------------
  174|  65.3k|                    case ')':
  ------------------
  |  Branch (174:21): [True: 2.63k, False: 2.93M]
  ------------------
  175|  65.3k|                        if (!current_token.empty())
  ------------------
  |  Branch (175:29): [True: 55.9k, False: 9.45k]
  ------------------
  176|  55.9k|                        {
  177|  55.9k|                            tokens.emplace_back(ParseToken(
  178|  55.9k|                                    source.substr(token_begin.unsafe(), current_token.length()),
  179|  55.9k|                                    current_line_number, current_column - current_token.length()));
  180|       |
  181|  55.9k|                            current_token = std::string_view{};
  182|  55.9k|                        }
  183|       |
  184|  65.3k|                        Token::Type type;
  185|  65.3k|                        switch (c)
  186|  65.3k|                        {
  187|  54.5k|                            case ',':
  ------------------
  |  Branch (187:29): [True: 54.5k, False: 10.8k]
  ------------------
  188|  54.5k|                                type = Token::Type::Comma;
  189|  54.5k|                                break;
  190|  8.17k|                            case '(':
  ------------------
  |  Branch (190:29): [True: 8.17k, False: 57.2k]
  ------------------
  191|  8.17k|                                type = Token::Type::OpenBracket;
  192|  8.17k|                                break;
  193|  2.63k|                            case ')':
  ------------------
  |  Branch (193:29): [True: 2.63k, False: 62.7k]
  ------------------
  194|  2.63k|                                type = Token::Type::ClosingBracket;
  195|  2.63k|                                break;
  196|      0|#if !defined(DLXEMU_COVERAGE_BUILD)
  197|      0|                            default:
  ------------------
  |  Branch (197:29): [True: 0, False: 65.3k]
  ------------------
  198|      0|                                PHI_ASSERT_NOT_REACHED();
  199|      0|                                break;
  200|  65.3k|#endif
  201|  65.3k|                        }
  202|       |
  203|  65.3k|                        token_begin = i;
  204|       |
  205|  65.3k|                        tokens.emplace_back(type, source.substr(token_begin.unsafe(), 1),
  206|  65.3k|                                            current_line_number, current_column);
  207|  65.3k|                        break;
  208|       |
  209|  2.39M|                    default:
  ------------------
  |  Branch (209:21): [True: 2.39M, False: 542k]
  ------------------
  210|  2.39M|                        if (current_token.empty())
  ------------------
  |  Branch (210:29): [True: 708k, False: 1.68M]
  ------------------
  211|   708k|                        {
  212|   708k|                            token_begin = i;
  213|   708k|                        }
  214|       |
  215|       |                        // simply append the character
  216|  2.39M|                        current_token =
  217|  2.39M|                                source.substr(token_begin.unsafe(), current_token.length() + 1);
  218|  2.93M|                }
  219|  2.93M|            }
  220|       |
  221|  3.93M|            current_column += 1u;
  222|  3.93M|        }
  223|       |
  224|       |        // Checked the entire string. Parse whats left if anything
  225|  7.22k|        if (!current_token.empty())
  ------------------
  |  Branch (225:13): [True: 2.99k, False: 4.22k]
  ------------------
  226|  2.99k|        {
  227|  2.99k|            tokens.emplace_back(
  228|  2.99k|                    ParseToken(source.substr(token_begin.unsafe(), current_token.length()),
  229|  2.99k|                               current_line_number, current_column - current_token.length()));
  230|  2.99k|        }
  231|       |
  232|       |        // Finialize token stream
  233|  7.22k|        tokens.finalize();
  234|       |
  235|  7.22k|        return tokens;
  236|  7.22k|    }
Tokenize.cpp:_ZN3dlxL10ParseTokenENSt3__117basic_string_viewIcNS0_11char_traitsIcEEEEN3phi7integerImEES7_:
   10|   910k|    {
   11|   910k|        if (token.at(0) == '#' && token.size() > 1)
  ------------------
  |  Branch (11:13): [True: 15.0k, False: 895k]
  |  Branch (11:35): [True: 14.9k, False: 97]
  ------------------
   12|  14.9k|        {
   13|  14.9k|            auto number = ParseNumber(token.substr(1u));
   14|       |
   15|  14.9k|            if (number)
  ------------------
  |  Branch (15:17): [True: 10.5k, False: 4.39k]
  ------------------
   16|  10.5k|            {
   17|  10.5k|                return {Token::Type::ImmediateInteger, token, line_number, column,
   18|  10.5k|                        static_cast<std::uint32_t>(number.value().unsafe())};
   19|  10.5k|            }
   20|       |
   21|  4.39k|            return {Token::Type::ImmediateInteger, token, line_number, column};
   22|  14.9k|        }
   23|       |
   24|   895k|        if (token.at(0) == '/' || token.at(0) == ';')
  ------------------
  |  Branch (24:13): [True: 2.03k, False: 893k]
  |  Branch (24:35): [True: 200k, False: 693k]
  ------------------
   25|   202k|        {
   26|   202k|            return {Token::Type::Comment, token, line_number, column};
   27|   202k|        }
   28|       |
   29|   693k|        if (phi::optional<phi::i16> number = ParseNumber(token); number.has_value())
  ------------------
  |  Branch (29:66): [True: 22.5k, False: 670k]
  ------------------
   30|  22.5k|        {
   31|  22.5k|            return {Token::Type::IntegerLiteral, token, line_number, column,
   32|  22.5k|                    static_cast<std::uint32_t>(number->unsafe())};
   33|  22.5k|        }
   34|       |
   35|   670k|        if (IsFPSR(token))
  ------------------
  |  Branch (35:13): [True: 15.7k, False: 654k]
  ------------------
   36|  15.7k|        {
   37|  15.7k|            return {Token::Type::RegisterStatus, token, line_number, column};
   38|  15.7k|        }
   39|       |
   40|   654k|        if (IntRegisterID id = StringToIntRegister(token); id != IntRegisterID::None)
  ------------------
  |  Branch (40:60): [True: 65.8k, False: 589k]
  ------------------
   41|  65.8k|        {
   42|  65.8k|            return {Token::Type::RegisterInt, token, line_number, column,
   43|  65.8k|                    static_cast<std::uint32_t>(id)};
   44|  65.8k|        }
   45|       |
   46|   589k|        if (FloatRegisterID id = StringToFloatRegister(token); id != FloatRegisterID::None)
  ------------------
  |  Branch (46:64): [True: 26.5k, False: 562k]
  ------------------
   47|  26.5k|        {
   48|  26.5k|            return {Token::Type::RegisterFloat, token, line_number, column,
   49|  26.5k|                    static_cast<std::uint32_t>(id)};
   50|  26.5k|        }
   51|       |
   52|   562k|        if (OpCode opcode = StringToOpCode(token); opcode != OpCode::NONE)
  ------------------
  |  Branch (52:52): [True: 402k, False: 160k]
  ------------------
   53|   402k|        {
   54|   402k|            return {Token::Type::OpCode, token, line_number, column,
   55|   402k|                    static_cast<std::uint32_t>(opcode)};
   56|   402k|        }
   57|       |
   58|   160k|        return {Token::Type::LabelIdentifier, token, line_number, column};
   59|   562k|    }

_ZN4fuzz23ParseAsStrucutedDLXCodeEPKhm:
   52|  7.22k|    {
   53|       |        // Constants
   54|  7.22k|        constexpr std::uint8_t number_of_opcodes =
   55|  7.22k|                static_cast<std::uint8_t>(dlx::OpCode::NUMBER_OF_ELEMENTS);
   56|  7.22k|        constexpr std::uint8_t number_of_int_registers   = 32;
   57|  7.22k|        constexpr std::uint8_t number_of_float_registers = 32;
   58|       |
   59|  7.22k|        std::string ret;
   60|       |
   61|  1.11M|        for (std::size_t index{0}; index < size;)
  ------------------
  |  Branch (61:36): [True: 1.10M, False: 7.18k]
  ------------------
   62|  1.10M|        {
   63|  1.10M|            std::uint8_t current_value = data[index++];
   64|       |
   65|  1.10M|            switch (current_value)
   66|  1.10M|            {
   67|       |                // OpCode
   68|   377k|                case 0: {
  ------------------
  |  Branch (68:17): [True: 377k, False: 725k]
  ------------------
   69|       |                    // Has one more value
   70|   377k|                    if (index < size)
  ------------------
  |  Branch (70:25): [True: 377k, False: 333]
  ------------------
   71|   377k|                    {
   72|   377k|                        std::uint8_t opcode_value = data[index++] % number_of_opcodes;
   73|       |
   74|   377k|                        ret += dlx::enum_name(static_cast<dlx::OpCode>(opcode_value));
   75|       |
   76|   377k|                        if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (76:29): [True: 1, False: 377k]
  ------------------
   77|      1|                        {
   78|      1|                            return detail::ErrorString;
   79|      1|                        }
   80|   377k|                    }
   81|   377k|                    break;
   82|   377k|                }
   83|       |
   84|       |                // Int Register
   85|   377k|                case 1: {
  ------------------
  |  Branch (85:17): [True: 69.8k, False: 1.03M]
  ------------------
   86|       |                    // Has one more value
   87|  69.8k|                    if (index < size)
  ------------------
  |  Branch (87:25): [True: 69.7k, False: 49]
  ------------------
   88|  69.7k|                    {
   89|  69.7k|                        std::uint8_t opcode_value = data[index++] % number_of_int_registers;
   90|       |
   91|  69.7k|                        ret += dlx::enum_name(static_cast<dlx::IntRegisterID>(opcode_value));
   92|  69.7k|                        if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (92:29): [True: 1, False: 69.7k]
  ------------------
   93|      1|                        {
   94|      1|                            return detail::ErrorString;
   95|      1|                        }
   96|  69.7k|                    }
   97|  69.8k|                    break;
   98|  69.8k|                }
   99|       |
  100|       |                // Float register
  101|  69.8k|                case 2: {
  ------------------
  |  Branch (101:17): [True: 27.9k, False: 1.07M]
  ------------------
  102|       |                    // Has one more value
  103|  27.9k|                    if (index < size)
  ------------------
  |  Branch (103:25): [True: 27.8k, False: 90]
  ------------------
  104|  27.8k|                    {
  105|  27.8k|                        std::uint8_t opcode_value = data[index++] % number_of_float_registers;
  106|       |
  107|  27.8k|                        ret += dlx::enum_name(static_cast<dlx::FloatRegisterID>(opcode_value));
  108|  27.8k|                        if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (108:29): [True: 1, False: 27.8k]
  ------------------
  109|      1|                        {
  110|      1|                            return detail::ErrorString;
  111|      1|                        }
  112|  27.8k|                    }
  113|  27.9k|                    break;
  114|  27.9k|                }
  115|       |
  116|       |                // Floating point status register
  117|  27.9k|                case 3: {
  ------------------
  |  Branch (117:17): [True: 16.8k, False: 1.08M]
  ------------------
  118|  16.8k|                    ret += "FPSR";
  119|  16.8k|                    if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (119:25): [True: 2, False: 16.8k]
  ------------------
  120|      2|                    {
  121|      2|                        return detail::ErrorString;
  122|      2|                    }
  123|       |
  124|  16.8k|                    break;
  125|  16.8k|                }
  126|       |
  127|       |                // Immediate integer
  128|  21.8k|                case 4: {
  ------------------
  |  Branch (128:17): [True: 21.8k, False: 1.08M]
  ------------------
  129|  21.8k|                    ret += "#";
  130|  21.8k|                    [[fallthrough]];
  131|  21.8k|                }
  132|       |
  133|       |                // Integer literal
  134|  65.1k|                case 5: {
  ------------------
  |  Branch (134:17): [True: 43.3k, False: 1.06M]
  ------------------
  135|  65.1k|                    std::size_t size_of_int = std::min(2ul, size - index);
  136|       |
  137|  65.1k|                    if (size_of_int > 0)
  ------------------
  |  Branch (137:25): [True: 65.0k, False: 119]
  ------------------
  138|  65.0k|                    {
  139|  65.0k|                        std::int16_t value = 0;
  140|       |
  141|   194k|                        for (; size_of_int > 0; --size_of_int)
  ------------------
  |  Branch (141:32): [True: 129k, False: 65.0k]
  ------------------
  142|   129k|                        {
  143|   129k|                            value <<= 8;
  144|   129k|                            value &= data[index++];
  145|   129k|                        }
  146|       |
  147|  65.0k|                        ret += std::to_string(value);
  148|  65.0k|                    }
  149|  65.1k|                    break;
  150|  21.8k|                }
  151|       |
  152|       |                // Label
  153|  21.4k|                case 6: {
  ------------------
  |  Branch (153:17): [True: 21.4k, False: 1.08M]
  ------------------
  154|  21.4k|                    std::size_t label_length = std::min(5ul, size - index);
  155|       |
  156|  21.4k|                    if (label_length > 0)
  ------------------
  |  Branch (156:25): [True: 21.4k, False: 7]
  ------------------
  157|  21.4k|                    {
  158|  21.4k|                        std::string label_name = "lbl_";
  159|       |
  160|   128k|                        for (; label_length > 0; --label_length)
  ------------------
  |  Branch (160:32): [True: 106k, False: 21.4k]
  ------------------
  161|   106k|                        {
  162|   106k|                            char c = detail::SanitizeForIdentifier(data[index++]);
  163|       |
  164|   106k|                            label_name += c;
  165|   106k|                        }
  166|       |
  167|       |                        // Add 1 in 10 chance to add a colon
  168|  21.4k|                        if (index < size && data[index++] % 10 == 0)
  ------------------
  |  Branch (168:29): [True: 20.8k, False: 600]
  |  Branch (168:45): [True: 17.3k, False: 3.50k]
  ------------------
  169|  17.3k|                        {
  170|  17.3k|                            label_name += ':';
  171|  17.3k|                            ret += label_name;
  172|  17.3k|                        }
  173|  4.10k|                        else
  174|  4.10k|                        {
  175|  4.10k|                            ret += label_name;
  176|  4.10k|                            if (!detail::AddSeperatorToken(ret, data, size, index))
  ------------------
  |  Branch (176:33): [True: 1, False: 4.10k]
  ------------------
  177|      1|                            {
  178|      1|                                return detail::ErrorString;
  179|      1|                            }
  180|  4.10k|                        }
  181|  21.4k|                    }
  182|  21.4k|                    break;
  183|  21.4k|                }
  184|       |
  185|       |                // Newline
  186|   322k|                case 7: {
  ------------------
  |  Branch (186:17): [True: 322k, False: 781k]
  ------------------
  187|   322k|                    ret += '\n';
  188|   322k|                    break;
  189|  21.4k|                }
  190|       |
  191|       |                // Comment
  192|   202k|                case 8: {
  ------------------
  |  Branch (192:17): [True: 202k, False: 901k]
  ------------------
  193|   202k|                    std::size_t comment_length = std::min(5ul, size - index);
  194|       |
  195|   202k|                    if (comment_length > 0)
  ------------------
  |  Branch (195:25): [True: 201k, False: 149]
  ------------------
  196|   201k|                    {
  197|   201k|                        std::string comment = "; ";
  198|       |
  199|  1.20M|                        for (; comment_length > 0; --comment_length)
  ------------------
  |  Branch (199:32): [True: 1.00M, False: 201k]
  ------------------
  200|  1.00M|                        {
  201|  1.00M|                            comment += static_cast<char>(data[index++]);
  202|  1.00M|                        }
  203|       |
  204|   201k|                        ret += comment + '\n';
  205|   201k|                    }
  206|   202k|                    break;
  207|  21.4k|                }
  208|       |
  209|       |                // Ignore
  210|     33|                default:
  ------------------
  |  Branch (210:17): [True: 33, False: 1.10M]
  ------------------
  211|     33|                    return detail::ErrorString;
  212|  1.10M|            }
  213|  1.10M|        }
  214|       |
  215|  7.18k|        return ret;
  216|  7.22k|    }
_ZN4fuzz6detail17AddSeperatorTokenERNSt3__112basic_stringIcNS1_11char_traitsIcEENS1_9allocatorIcEEEEPKhmRm:
   19|   495k|        {
   20|   495k|            if (index < size)
  ------------------
  |  Branch (20:17): [True: 493k, False: 2.47k]
  ------------------
   21|   493k|            {
   22|   493k|                std::uint8_t val = data[index++];
   23|   493k|                if (val == 0)
  ------------------
  |  Branch (23:21): [True: 437k, False: 55.7k]
  ------------------
   24|   437k|                {
   25|   437k|                    text += ' ';
   26|   437k|                }
   27|  55.7k|                else if (val == 1)
  ------------------
  |  Branch (27:26): [True: 55.7k, False: 6]
  ------------------
   28|  55.7k|                {
   29|  55.7k|                    text += ',';
   30|  55.7k|                }
   31|      6|                else
   32|      6|                {
   33|      6|                    return false;
   34|      6|                }
   35|   493k|            }
   36|       |
   37|   495k|            return true;
   38|   495k|        }
_ZN4fuzz6detail21SanitizeForIdentifierEh:
   41|   106k|        {
   42|   106k|            if (!phi::is_alpha_numeric(static_cast<char>(c)))
  ------------------
  |  Branch (42:17): [True: 83.0k, False: 23.9k]
  ------------------
   43|  83.0k|            {
   44|  83.0k|                return '_';
   45|  83.0k|            }
   46|       |
   47|  23.9k|            return c;
   48|   106k|        }

LLVMFuzzerTestOneInput:
   12|  7.22k|{
   13|  7.22k|    static dlx::Processor processor;
   14|       |
   15|  7.22k|    std::string source = fuzz::ParseAsStrucutedDLXCode(data, size);
   16|       |
   17|       |    // Parse it
   18|  7.22k|    dlx::ParsedProgram program = dlx::Parser::Parse(source);
   19|       |
   20|       |    // Clear registers and memory
   21|  7.22k|    processor.ClearRegisters();
   22|  7.22k|    processor.ClearMemory();
   23|       |
   24|       |    // Execute
   25|  7.22k|    if (processor.LoadProgram(program))
  ------------------
  |  Branch (25:9): [True: 1.31k, False: 5.91k]
  ------------------
   26|  1.31k|    {
   27|  1.31k|        processor.ExecuteCurrentProgram();
   28|  1.31k|    }
   29|       |
   30|  7.22k|    return 0;
   31|  7.22k|}

