// Seed: 3467812594
module module_0;
  parameter id_1 = 1'b0;
  always id_2 = -1'b0;
  parameter id_3 = ~-1;
  localparam id_4 = 1;
  uwire id_5, id_6;
  assign id_5 = -1 ? id_5 : 1;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    input tri id_2,
    input tri id_3,
    input supply0 id_4,
    input wire id_5,
    input uwire id_6,
    output supply1 id_7,
    input tri1 id_8,
    output tri id_9,
    input wand id_10,
    input supply0 id_11,
    id_16 = 1,
    input wand id_12,
    output wor id_13,
    input supply1 id_14
);
  id_17 :
  assert property (@(posedge id_3) 1)
  else id_13 = id_2;
  wire id_18, id_19;
  module_0 modCall_1 ();
  assign modCall_1.type_7 = 0;
  wire id_20;
  assign id_0 = -1'b0;
  wire id_21 = id_16;
endmodule
