# //  Questa Sim-64
# //  Version 2021.3 linux_x86_64 Jul 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
project open /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/designs/noelv-generic/testbench.mpf
# Loading project testbench
# Updating Project to the latest version...
# Compile of version.vhd was successful.
# Compile of config_types.vhd was successful.
# Compile of grlib_config.vhd was successful.
# Compile of stdlib.vhd was successful.
# Compile of stdio.vhd was successful.
# Compile of testlib.vhd was successful with warnings.
# Compile of util.vhd was successful with warnings.
# Compile of sparc.vhd was successful.
# Compile of sparc_disas.vhd was successful with warnings.
# Compile of cpu_disas.vhd was successful with warnings.
# Compile of riscv.vhd was successful.
# Compile of riscv_disas.vhd was successful with warnings.
# Compile of cpu_disas.vhd was successful with warnings.
# Compile of multlib.vhd was successful.
# Compile of leaves.vhd was successful.
# Compile of amba.vhd was successful.
# Compile of devices.vhd was successful.
# Compile of defmst.vhd was successful.
# Compile of apbctrl.vhd was successful.
# Compile of apbctrlx.vhd was successful.
# Compile of apbctrlsp.vhd was successful.
# Compile of apbctrldp.vhd was successful.
# Compile of apbctrl3p.vhd was successful.
# Compile of apbctrl4p.vhd was successful.
# Compile of ahbctrl.vhd was successful.
# Compile of dma2ahb_pkg.vhd was successful.
# Compile of dma2ahb.vhd was successful.
# Compile of ahbmst.vhd was successful.
# Compile of ahblitm2ahbm.vhd was successful.
# Compile of dma2ahb_tp.vhd was successful.
# Compile of amba_tp.vhd was successful.
# Compile of dftlib.vhd was successful.
# Compile of trstmux.vhd was successful.
# Compile of synciotest.vhd was successful.
# Compile of generic_bm_pkg.vhd was successful.
# Compile of ahb_be.vhd was successful.
# Compile of axi4_be.vhd was successful.
# Compile of bmahbmst.vhd was successful.
# Compile of bm_fre.vhd was successful.
# Compile of bm_me_rc.vhd was successful.
# Compile of bm_me_wc.vhd was successful.
# Compile of fifo_control_rc.vhd was successful.
# Compile of fifo_control_wc.vhd was successful.
# Compile of generic_bm_ahb.vhd was successful.
# Compile of generic_bm_axi.vhd was successful.
# Compile of gencomp.vhd was successful.
# Compile of netcomp.vhd was successful.
# Compile of allclkgen.vhd was successful.
# Compile of allddr.vhd was successful.
# Compile of allmem.vhd was successful.
# Compile of allmul.vhd was successful.
# Compile of allpads.vhd was successful.
# Compile of alltap.vhd was successful.
# Compile of memory_inferred.vhd was successful.
# Compile of ddr_inferred.vhd was successful.
# Compile of mul_inferred.vhd was successful.
# Compile of ddr_phy_inferred.vhd was successful.
# Compile of ddrphy_datapath.vhd was successful.
# Compile of fifo_inferred.vhd was successful.
# Compile of sim_pll.vhd was successful.
# Compile of lpddr2_phy_inferred.vhd was successful.
# Compile of techbuf.vhd was successful.
# Compile of clkgen.vhd was successful.
# Compile of clkmux.vhd was successful.
# Compile of clkinv.vhd was successful.
# Compile of clkand.vhd was successful.
# Compile of grgates.vhd was successful.
# Compile of ddr_ireg.vhd was successful.
# Compile of ddr_oreg.vhd was successful.
# Compile of clkpad.vhd was successful.
# Compile of clkpad_ds.vhd was successful.
# Compile of inpad.vhd was successful.
# Compile of inpad_ds.vhd was successful.
# Compile of iodpad.vhd was successful.
# Compile of iopad.vhd was successful.
# Compile of iopad_ds.vhd was successful.
# Compile of lvds_combo.vhd was successful.
# Compile of odpad.vhd was successful.
# Compile of outpad.vhd was successful.
# Compile of outpad_ds.vhd was successful.
# Compile of toutpad.vhd was successful.
# Compile of toutpad_ds.vhd was successful.
# Compile of skew_outpad.vhd was successful.
# Compile of ddrphy.vhd was successful.
# Compile of syncram.vhd was successful.
# Compile of syncram64.vhd was successful.
# Compile of syncram_2p.vhd was successful.
# Compile of syncram_dp.vhd was successful.
# Compile of syncfifo_2p.vhd was successful.
# Compile of regfile_3p.vhd was successful.
# Compile of tap.vhd was successful.
# Compile of nandtree.vhd was successful.
# Compile of grlfpw_net.vhd was successful.
# Compile of grfpw_net.vhd was successful.
# Compile of leon3_net.vhd was successful.
# Compile of leon4_net.vhd was successful.
# Compile of mul_61x61.vhd was successful.
# Compile of cpu_disas_net.vhd was successful.
# Compile of ringosc.vhd was successful.
# Compile of grpci2_phy_net.vhd was successful.
# Compile of system_monitor.vhd was successful.
# Compile of inpad_ddr.vhd was successful.
# Compile of outpad_ddr.vhd was successful.
# Compile of iopad_ddr.vhd was successful.
# Compile of syncram128bw.vhd was successful.
# Compile of syncram256bw.vhd was successful.
# Compile of syncram128.vhd was successful.
# Compile of syncram156bw.vhd was successful.
# Compile of techmult.vhd was successful.
# Compile of spictrl_net.vhd was successful.
# Compile of scanreg.vhd was successful.
# Compile of syncrambw.vhd was successful.
# Compile of syncram_2pbw.vhd was successful.
# Compile of sdram_phy.vhd was successful.
# Compile of syncreg.vhd was successful.
# Compile of serdes.vhd was successful.
# Compile of iopad_tm.vhd was successful.
# Compile of toutpad_tm.vhd was successful.
# Compile of memrwcol.vhd was successful.
# Compile of cdcbus.vhd was successful.
# Compile of ethcomp.vhd was successful.
# Compile of greth_pkg.vhd was successful.
# Compile of eth_rstgen.vhd was successful.
# Compile of eth_edcl_ahb_mst.vhd was successful.
# Compile of eth_ahb_mst.vhd was successful.
# Compile of greth_tx.vhd was successful.
# Compile of greth_rx.vhd was successful.
# Compile of grethc.vhd was successful.
# Compile of greth_gen.vhd was successful.
# Compile of cancomp.vhd was successful.
# Compile of can_top.vhd was successful.
# Compile of i2c_master_bit_ctrl.vhd was successful.
# Compile of i2c_master_byte_ctrl.vhd was successful.
# Compile of i2coc.vhd was successful.
# Compile of arith.vhd was successful.
# Compile of mul32.vhd was successful.
# Compile of div32.vhd was successful.
# Compile of memctrl.vhd was successful.
# Compile of sdctrl.vhd was successful.
# Compile of sdctrl64.vhd was successful.
# Compile of sdmctrl.vhd was successful.
# Compile of srctrl.vhd was successful.
# Compile of mmuconfig.vhd was successful.
# Compile of mmuiface.vhd was successful.
# Compile of libmmu.vhd was successful.
# Compile of mmutlbcam.vhd was successful.
# Compile of mmulrue.vhd was successful.
# Compile of mmulru.vhd was successful.
# Compile of mmutlb.vhd was successful.
# Compile of mmutw.vhd was successful.
# Compile of mmu.vhd was successful.
# Compile of leon3.vhd was successful.
# Compile of grfpushwx.vhd was successful.
# Compile of tbufmem.vhd was successful.
# Compile of tbufmem_2p.vhd was successful.
# Compile of dsu3x.vhd was successful.
# Compile of dsu3.vhd was successful.
# Compile of dsu3_mb.vhd was successful.
# Compile of libfpu.vhd was successful.
# Compile of libiu.vhd was successful.
# Compile of libcache.vhd was successful.
# Compile of libleon3.vhd was successful.
# Compile of regfile_3p_l3.vhd was successful.
# Compile of mmu_acache.vhd was successful.
# Compile of mmu_icache.vhd was successful.
# Compile of mmu_dcache.vhd was successful.
# Compile of cachemem.vhd was successful.
# Compile of mmu_cache.vhd was successful.
# Compile of grfpwx.vhd was successful.
# Compile of grlfpwx.vhd was successful.
# Compile of iu3.vhd was successful.
# Compile of proc3.vhd was successful.
# Compile of grfpwxsh.vhd was successful.
# Compile of leon3x.vhd was successful.
# Compile of leon3cg.vhd was successful.
# Compile of leon3s.vhd was successful.
# Compile of leon3sh.vhd was successful.
# Compile of l3stat.vhd was successful.
# Compile of cmvalidbits.vhd was successful.
# Compile of leon4.vhd was successful.
# Compile of l2cache.vhd was successful.
# Compile of can.vhd was successful.
# Compile of can_mod.vhd was successful.
# Compile of can_oc.vhd was successful.
# Compile of can_mc.vhd was successful.
# Compile of canmux.vhd was successful.
# Compile of can_rd.vhd was successful.
# Compile of axi.vhd was successful.
# Compile of ahbm2axi.vhd was successful.
# Compile of ahbm2axi3.vhd was successful.
# Compile of ahbm2axi4.vhd was successful.
# Compile of axinullslv.vhd was successful.
# Compile of ahb2axib.vhd was successful.
# Compile of ahb2axi3b.vhd was successful.
# Compile of ahb2axi4b.vhd was successful.
# Compile of ahb2axi_l.vhd was successful.
# Compile of misc.vhd was successful.
# Compile of rstgen.vhd was successful.
# Compile of gptimer.vhd was successful.
# Compile of ahbram.vhd was successful.
# Compile of ahbdpram.vhd was successful.
# Compile of ahbtrace_mmb.vhd was successful.
# Compile of ahbtrace_mb.vhd was successful.
# Compile of ahbtrace.vhd was successful.
# Compile of grgpio.vhd was successful.
# Compile of ahbstat.vhd was successful.
# Compile of logan.vhd was successful.
# Compile of apbps2.vhd was successful.
# Compile of charrom_package.vhd was successful.
# Compile of charrom.vhd was successful.
# Compile of apbvga.vhd was successful.
# Compile of svgactrl.vhd was successful.
# Compile of grsysmon.vhd was successful.
# Compile of gracectrl.vhd was successful.
# Compile of grgpreg.vhd was successful.
# Compile of ahb_mst_iface.vhd was successful.
# Compile of grgprbank.vhd was successful.
# Compile of grversion.vhd was successful.
# Compile of apb3cdc.vhd was successful.
# Compile of ahbsmux.vhd was successful.
# Compile of ahbmmux.vhd was successful.
# Compile of grtachom.vhd was successful.
# Compile of net.vhd was successful.
# Compile of uart.vhd was successful.
# Compile of libdcom.vhd was successful with warnings.
# Compile of apbuart.vhd was successful.
# Compile of dcom.vhd was successful.
# Compile of dcom_uart.vhd was successful.
# Compile of ahbuart.vhd was successful.
# Compile of sim.vhd was successful with warnings.
# Compile of sram.vhd was successful with warnings.
# Compile of sram16.vhd was successful with warnings.
# Compile of phy.vhd was successful with warnings.
# Compile of ser_phy.vhd was successful with warnings.
# Compile of ahbrep.vhd was successful.
# Compile of delay_wire.vhd was successful.
# Compile of pwm_check.vhd was successful with warnings.
# Compile of ramback.vhd was successful with warnings.
# Compile of slavecheck_slv.vhd was successful with warnings.
# Compile of ddrram.vhd was successful with warnings.
# Compile of ddr2ram.vhd was successful with warnings.
# Compile of ddr3ram.vhd was successful with warnings.
# Compile of sdrtestmod.vhd was successful.
# Compile of ahbram_sim.vhd was successful with warnings.
# Compile of aximem.vhd was successful.
# Compile of axirep.vhd was successful.
# Compile of axixmem.vhd was successful.
# Compile of sramtestmod.vhd was successful with warnings.
# Compile of uartprint.vhd was successful with warnings.
# Compile of dfi_phy_sim.vhd was successful.
# Compile of jtag.vhd was successful.
# Compile of libjtagcom.vhd was successful.
# Compile of jtagcom.vhd was successful.
# Compile of bscanregs.vhd was successful.
# Compile of bscanregsbd.vhd was successful.
# Compile of jtagcom2.vhd was successful.
# Compile of ahbjtag.vhd was successful.
# Compile of ahbjtag_bsd.vhd was successful.
# Compile of jtagcomrv.vhd was successful.
# Compile of ahbjtagrv.vhd was successful.
# Compile of jtagtst.vhd was successful with warnings.
# Compile of jtag_rv.vhd was successful with warnings.
# Compile of ethernet_mac.vhd was successful.
# Compile of greth.vhd was successful.
# Compile of greth_mb.vhd was successful.
# Compile of greth_gbit.vhd was successful.
# Compile of greths.vhd was successful.
# Compile of greth_gbit_mb.vhd was successful.
# Compile of greths_mb.vhd was successful.
# Compile of grethm.vhd was successful.
# Compile of grethm_mb.vhd was successful.
# Compile of rgmii.vhd was successful.
# Compile of rgmii_kc705.vhd was successful.
# Compile of rgmii_series7.vhd was successful.
# Compile of rgmii_series6.vhd was successful.
# Compile of comma_detect.vhd was successful.
# Compile of elastic_buffer.vhd was successful.
# Compile of gmii_to_mii.vhd was successful.
# Compile of word_aligner.vhd was successful.
# Compile of i2c.vhd was successful.
# Compile of i2cmst.vhd was successful.
# Compile of i2cmst_gen.vhd was successful.
# Compile of i2cslv.vhd was successful.
# Compile of i2c2ahbx.vhd was successful.
# Compile of i2c2ahb.vhd was successful.
# Compile of i2c2ahb_apb.vhd was successful.
# Compile of i2c2ahb_gen.vhd was successful.
# Compile of i2c2ahb_apb_gen.vhd was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of spi.vhd was successful.
# Compile of spimctrl.vhd was successful.
# Compile of spictrlx.vhd was successful.
# Compile of spictrl.vhd was successful.
# Compile of spi2ahbx.vhd was successful.
# Compile of spi2ahb.vhd was successful.
# Compile of spi2ahb_apb.vhd was successful.
# Compile of spi_flash.vhd was successful.
# Compile of grdmac2_pkg.vhd was successful.
# Compile of grdmac2_apb.vhd was successful.
# Compile of mem2buf.vhd was successful.
# Compile of buf2mem.vhd was successful.
# Compile of grdmac2_ctrl.vhd was successful.
# Compile of grdmac2.vhd was successful.
# Compile of grdmac2_ahb.vhd was successful.
# Compile of grdmac2_acc.vhd was successful.
# Compile of grdmac2_axi.vhd was successful.
# Compile of subsys.vhd was successful.
# Compile of leon_dsu_stat_base.vhd was successful.
# Compile of plic.vhd was successful.
# Compile of grplic.vhd was successful.
# Compile of plic_encoder.vhd was successful.
# Compile of plic_gateway.vhd was successful.
# Compile of plic_target.vhd was successful.
# Compile of grplic_ahb.vhd was successful.
# Compile of l2c_lite.vhd was successful.
# Compile of l2c_lite_mem.vhd was successful.
# Compile of l2c_lite_ctrl.vhd was successful.
# Compile of l2c_lite_ahb.vhd was successful.
# Compile of l2c_lite_axi.vhd was successful.
# Compile of noelv_cfg_64.vhd was successful.
# Compile of noelv.vhd was successful.
# Compile of clint.vhd was successful.
# Compile of clint_ahb.vhd was successful.
# Compile of noelvint.vhd was successful.
# Compile of utilnv.vhd was successful.
# Compile of mmuconfig.vhd was successful.
# Compile of bhtnv.vhd was successful.
# Compile of btbnv.vhd was successful.
# Compile of btbdmnv.vhd was successful.
# Compile of rasnv.vhd was successful.
# Compile of tbufmemnv.vhd was successful.
# Compile of cachememnv.vhd was successful.
# Compile of mul64.vhd was successful.
# Compile of div64.vhd was successful.
# Compile of regfile64sramnv.vhd was successful.
# Compile of regfile64dffnv.vhd was successful.
# Compile of progbuf.vhd was successful.
# Compile of fputilnv.vhd was successful.
# Compile of iunv.vhd failed with 1 errors.
# Compile of cpucorenv.vhd was successful.
# Compile of rvdmx.vhd was successful.
# Compile of rvdm.vhd was successful.
# Compile of cctrlnv.vhd was successful.
# Compile of mulfp.vhd was successful.
# Compile of nanofpunv.vhd was successful.
# Compile of noelvcpu.vhd was successful.
# Compile of dummy_pnp.vhd was successful.
# Compile of noelvsys.vhd was successful.
# Compile of debug.vhd was successful.
# Compile of grtestmod.vhd was successful with warnings.
# Compile of cpu_disas.vhd was successful.
# Compile of config.vhd was successful.
# Compile of config_local.vhd was successful.
# Compile of rev.vhd was successful.
# Compile of cfgmap.vhd was successful.
# Compile of noelvcore.vhd was successful.
# Compile of ahbrom.vhd was successful.
# Compile of ahbrom64.vhd was successful.
# Compile of ahbrom128.vhd was successful.
# Compile of noelvmp.vhd was successful.
# Compile of testbench.vhd was successful.
# 361 compiles, 1 failed with 1 error.
# Compile of iunv.vhd failed with 1 errors.
# Compile of iunv.vhd was successful.
vsim work.testbench(behav)
# vsim work.testbench(behav) 
# Start time: 14:33:10 on Feb 24,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/techmap/maps/tap.vhd(278): (vopt-3473) Component instance "u0 : tap_gen" is not bound.
#         Region: /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tap0/inf
###### /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/grlib/stdlib/testlib.vhd(821): END OF FILE
# ** Warning: /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/grlib/stdlib/testlib.vhd(821): (vopt-2063) Complete design-unit 'testlib' is inside synthesis_off/translate_off pragma.
###### /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/grlib/util/util.vhd(36): END OF FILE
# ** Warning: /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/grlib/util/util.vhd(36): (vopt-2063) Complete design-unit 'report_version' is inside synthesis_off/translate_off pragma.
# ** Warning: /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/grlib/util/util.vhd(36): (vopt-2063) Complete design-unit 'report_version' is inside synthesis_off/translate_off pragma.
###### /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/gaisler/sim/ahbram_sim.vhd(64): END OF FILE
# ** Warning: /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/gaisler/sim/ahbram_sim.vhd(64): (vopt-2063) Complete design-unit 'ahbram_sim' is inside synthesis_off/translate_off pragma.
# ** Warning: /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/gaisler/sim/ahbram_sim.vhd(64): (vopt-2063) Complete design-unit 'ahbram_sim' is inside synthesis_off/translate_off pragma.
###### /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/gaisler/uart/libdcom.vhd(170): END OF FILE
# ** Warning: /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/gaisler/uart/libdcom.vhd(170): (vopt-2063) Complete design-unit 'libdcom' is inside synthesis_off/translate_off pragma.
###### /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/grlib/riscv/riscv_disas.vhd(123): END OF FILE
# ** Warning: /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/grlib/riscv/riscv_disas.vhd(123): (vopt-2063) Complete design-unit 'riscv_disas' is inside synthesis_off/translate_off pragma.
###### /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/grlib/util/util.vhd(36): END OF FILE
# ** Warning: /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/grlib/util/util.vhd(36): (vopt-2063) Complete design-unit 'report_version' is inside synthesis_off/translate_off pragma.
###### /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/gaisler/sim/phy.vhd(73): END OF FILE
# ** Warning: /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/gaisler/sim/phy.vhd(73): (vopt-2063) Complete design-unit 'phy' is inside synthesis_off/translate_off pragma.
###### /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/gaisler/sim/sim.vhd(877): END OF FILE
# ** Warning: /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/gaisler/sim/sim.vhd(877): (vopt-2063) Complete design-unit 'sim' is inside synthesis_off/translate_off pragma.
###### /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/grlib/util/util.vhd(36): END OF FILE
# ** Warning: /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/grlib/util/util.vhd(36): (vopt-2063) Complete design-unit 'report_version' is inside synthesis_off/translate_off pragma.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=12.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading grlib.config_types
# Loading grlib.config
# Loading grlib.version
# Loading grlib.stdlib(body)
# Loading grlib.amba(body)
# Loading gaisler.uart
# Loading grlib.devices
# Loading techmap.gencomp
# Loading gaisler.misc(body)
# Loading gaisler.libdcom(body)
# Loading grlib.stdio(body)
# Loading gaisler.sim(body)
# Loading work.debug
# Loading work.config
# Loading gaisler.leon3
# Loading gaisler.net
# Loading gaisler.jtag
# Loading gaisler.axi(body)
# Loading gaisler.plic
# Loading gaisler.l2cache(body)
# Loading gaisler.noelv_cfg
# Loading gaisler.noelv
# Loading work.config_local
# Loading work.cfgmap
# Loading work.testbench(behav)#1
# Loading work.rev
# Loading techmap.allpads
# Loading work.noelvmp(rtl)#1
# Loading techmap.allclkgen
# Loading techmap.clkgen(struct)#1
# Loading ieee.math_real(body)
# Loading grlib.testlib(body)
# Loading work.noelvcore(rtl)#1
# Loading grlib.riscv
# Loading gaisler.arith(body)
# Loading gaisler.noelvint(body)
# Loading gaisler.noelvsys(hier)#1
# Loading grlib.ahbctrl(rtl)#1
# Loading grlib.apbctrlx(rtl)#1
# Loading gaisler.noelvcpu(hier)#1
# Loading techmap.netcomp
# Loading gaisler.utilnv(body)
# Loading gaisler.mmucacheconfig(body)
# Loading techmap.allmem
# Loading gaisler.cpucorenv(rtl)#1
# Loading gaisler.fputilnv(body)
# Loading grlib.riscv_disas(body)
# Loading gaisler.iunv(rtl)#1
# Loading grlib.multlib
# Loading techmap.allmul
# Loading ieee.std_logic_arith(body)
# Loading gaisler.mul64(rtl)#1
# Loading gaisler.div64(rtl)#1
# Loading grlib.sparc
# Loading gaisler.cctrlnv(rtl)#1
# Loading techmap.syncram_2p(rtl)#1
# Loading gaisler.regfile64sramnv(rtl)#1
# Loading techmap.syncram_2p(rtl)#2
# Loading gaisler.regfile64sramnv(rtl)#2
# Loading gaisler.cachememnv(rtl)#1
# Loading techmap.syncram(rtl)#2
# Loading techmap.syncram(rtl)#3
# Loading techmap.syncram_2p(rtl)#3
# Loading techmap.syncram(rtl)#4
# Loading techmap.syncram64(rtl)#2
# Loading techmap.syncram(rtl)#5
# Loading gaisler.nanofpunv(rtl)#1
# Loading gaisler.rvdmx(rtl)#1
# Loading gaisler.ahbtrace_mmb(rtl)#1
# Loading techmap.syncram(rtl)#1
# Loading gaisler.apbuart(rtl)#1
# Loading gaisler.gptimer(rtl)#1
# Loading gaisler.grplic_ahb(rtl)#1
# Loading gaisler.plic_gateway(rtl)#1
# Loading gaisler.dcom_uart(rtl)#1
# Loading grlib.dftlib
# Loading gaisler.libjtagcom
# Loading techmap.alltap
# Loading gaisler.ahbjtag(struct)#1
# ** Warning: (vsim-3473) Component instance "u0 : tap_gen" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tap0/inf File: /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/techmap/maps/tap.vhd
# Loading gaisler.jtagcom2(rtl)#1
# Loading gaisler.grgpio(rtl)#1
# Loading gaisler.ethernet_mac
# Loading eth.ethcomp
# Loading gaisler.grethm_mb(rtl)#1
# Loading eth.grethpkg(body)
# Loading eth.grethc(rtl)#1
# Loading eth.greth_tx(rtl)#1
# Loading eth.greth_rx(rtl)#1
# Loading techmap.syncram_2p(rtl)#4
# Loading techmap.syncram_2p(rtl)#5
# Loading techmap.syncram_2p(rtl)#6
# Loading gaisler.ahbram_sim(rtl)#2
# Loading gaisler.ahbram_sim(rtl)#1
# Loading techmap.iopad(rtl)#1
# Loading techmap.inpadv(rtl)#1
# Loading techmap.outpadv(rtl)#1
# Loading gaisler.phy(behavioral)#1
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/clkgen0/cgo.PLL_TESTOUT, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/cgo.PLL_TESTOUT.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu0/cnt.icmiss, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu_cnt.icmiss.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu0/cnt.itlbmiss, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu_cnt.itlbmiss.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu0/cnt.dcmiss, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu_cnt.dcmiss.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu0/cnt.dtlbmiss, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu_cnt.dtlbmiss.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(511), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(511).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(510), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(510).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(509), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(509).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(508), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(508).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(507), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(507).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(506), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(506).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(505), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(505).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(504), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(504).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(503), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(503).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(502), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(502).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(501), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(501).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(500), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(500).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(499), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(499).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(498), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(498).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(497), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(497).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(496), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(496).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(495), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(495).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(494), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(494).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(493), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(493).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(492), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(492).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(491), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(491).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(490), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(490).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(489), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(489).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(488), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(488).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(487), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(487).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(486), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(486).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(485), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(485).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(484), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(484).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(483), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(483).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(482), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(482).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(481), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(481).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(480), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(480).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(479), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(479).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(478), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(478).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(477), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(477).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(476), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(476).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(475), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(475).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(474), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(474).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(473), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(473).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(472), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(472).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(471), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(471).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(470), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(470).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(469), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(469).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(468), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(468).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(467), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(467).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(466), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(466).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(465), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(465).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(464), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(464).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(463), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(463).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(462), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(462).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(461), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(461).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(460), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(460).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(459), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(459).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(458), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(458).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(457), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(457).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(456), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(456).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(455), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(455).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(454), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(454).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(453), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(453).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(452), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(452).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(451), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(451).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(450), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(450).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(449), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(449).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(448), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(448).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tap0/tapo_ninst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tapo_ninst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tdo, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/tdo.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/eth0/e1/m100/u0/ethc0/ahb0/ahbmo.endian, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/eth0/e1/m100/u0/ethc0/ahbmo.endian.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/eth0/e1/m100/u0/ethc0/edclmst/ahb1/ahbmo.endian, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/eth0/e1/m100/u0/ethc0/ahbmo2.endian.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/dmreset has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.id(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.addr(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.len(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.size(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.burst(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.lock(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.cache(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.prot(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.last has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.id(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.data(127 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.strb(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.b.ready has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.id(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.addr(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.len(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.size(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.burst(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.lock(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.cache(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.prot(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.r.ready has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/tdo, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/tdo.
# Compile of noelvint.vhd was successful.
# Compile of iunv.vhd failed with 33 errors.
# Compile of cpucorenv.vhd failed with 21 errors.
# 3 compiles, 2 failed with 54 errors.
# Compile of version.vhd was successful.
# Compile of config_types.vhd was successful.
# Compile of grlib_config.vhd was successful.
# Compile of stdlib.vhd was successful.
# Compile of stdio.vhd was successful.
# Compile of testlib.vhd was successful with warnings.
# Compile of util.vhd was successful with warnings.
# Compile of sparc.vhd was successful.
# Compile of sparc_disas.vhd was successful with warnings.
# Compile of cpu_disas.vhd was successful with warnings.
# Compile of riscv.vhd was successful.
# Compile of riscv_disas.vhd was successful with warnings.
# Compile of cpu_disas.vhd was successful with warnings.
# Compile of multlib.vhd was successful.
# Compile of leaves.vhd was successful.
# Compile of amba.vhd was successful.
# Compile of devices.vhd was successful.
# Compile of defmst.vhd was successful.
# Compile of apbctrl.vhd was successful.
# Compile of apbctrlx.vhd was successful.
# Compile of apbctrlsp.vhd was successful.
# Compile of apbctrldp.vhd was successful.
# Compile of apbctrl3p.vhd was successful.
# Compile of apbctrl4p.vhd was successful.
# Compile of ahbctrl.vhd was successful.
# Compile of dma2ahb_pkg.vhd was successful.
# Compile of dma2ahb.vhd was successful.
# Compile of ahbmst.vhd was successful.
# Compile of ahblitm2ahbm.vhd was successful.
# Compile of dma2ahb_tp.vhd was successful.
# Compile of amba_tp.vhd was successful.
# Compile of dftlib.vhd was successful.
# Compile of trstmux.vhd was successful.
# Compile of synciotest.vhd was successful.
# Compile of generic_bm_pkg.vhd was successful.
# Compile of ahb_be.vhd was successful.
# Compile of axi4_be.vhd was successful.
# Compile of bmahbmst.vhd was successful.
# Compile of bm_fre.vhd was successful.
# Compile of bm_me_rc.vhd was successful.
# Compile of bm_me_wc.vhd was successful.
# Compile of fifo_control_rc.vhd was successful.
# Compile of fifo_control_wc.vhd was successful.
# Compile of generic_bm_ahb.vhd was successful.
# Compile of generic_bm_axi.vhd was successful.
# Compile of gencomp.vhd was successful.
# Compile of netcomp.vhd was successful.
# Compile of allclkgen.vhd was successful.
# Compile of allddr.vhd was successful.
# Compile of allmem.vhd was successful.
# Compile of allmul.vhd was successful.
# Compile of allpads.vhd was successful.
# Compile of alltap.vhd was successful.
# Compile of memory_inferred.vhd was successful.
# Compile of ddr_inferred.vhd was successful.
# Compile of mul_inferred.vhd was successful.
# Compile of ddr_phy_inferred.vhd was successful.
# Compile of ddrphy_datapath.vhd was successful.
# Compile of fifo_inferred.vhd was successful.
# Compile of sim_pll.vhd was successful.
# Compile of lpddr2_phy_inferred.vhd was successful.
# Compile of techbuf.vhd was successful.
# Compile of clkgen.vhd was successful.
# Compile of clkmux.vhd was successful.
# Compile of clkinv.vhd was successful.
# Compile of clkand.vhd was successful.
# Compile of grgates.vhd was successful.
# Compile of ddr_ireg.vhd was successful.
# Compile of ddr_oreg.vhd was successful.
# Compile of clkpad.vhd was successful.
# Compile of clkpad_ds.vhd was successful.
# Compile of inpad.vhd was successful.
# Compile of inpad_ds.vhd was successful.
# Compile of iodpad.vhd was successful.
# Compile of iopad.vhd was successful.
# Compile of iopad_ds.vhd was successful.
# Compile of lvds_combo.vhd was successful.
# Compile of odpad.vhd was successful.
# Compile of outpad.vhd was successful.
# Compile of outpad_ds.vhd was successful.
# Compile of toutpad.vhd was successful.
# Compile of toutpad_ds.vhd was successful.
# Compile of skew_outpad.vhd was successful.
# Compile of ddrphy.vhd was successful.
# Compile of syncram.vhd was successful.
# Compile of syncram64.vhd was successful.
# Compile of syncram_2p.vhd was successful.
# Compile of syncram_dp.vhd was successful.
# Compile of syncfifo_2p.vhd was successful.
# Compile of regfile_3p.vhd was successful.
# Compile of tap.vhd was successful.
# Compile of nandtree.vhd was successful.
# Compile of grlfpw_net.vhd was successful.
# Compile of grfpw_net.vhd was successful.
# Compile of leon3_net.vhd was successful.
# Compile of leon4_net.vhd was successful.
# Compile of mul_61x61.vhd was successful.
# Compile of cpu_disas_net.vhd was successful.
# Compile of ringosc.vhd was successful.
# Compile of grpci2_phy_net.vhd was successful.
# Compile of system_monitor.vhd was successful.
# Compile of inpad_ddr.vhd was successful.
# Compile of outpad_ddr.vhd was successful.
# Compile of iopad_ddr.vhd was successful.
# Compile of syncram128bw.vhd was successful.
# Compile of syncram256bw.vhd was successful.
# Compile of syncram128.vhd was successful.
# Compile of syncram156bw.vhd was successful.
# Compile of techmult.vhd was successful.
# Compile of spictrl_net.vhd was successful.
# Compile of scanreg.vhd was successful.
# Compile of syncrambw.vhd was successful.
# Compile of syncram_2pbw.vhd was successful.
# Compile of sdram_phy.vhd was successful.
# Compile of syncreg.vhd was successful.
# Compile of serdes.vhd was successful.
# Compile of iopad_tm.vhd was successful.
# Compile of toutpad_tm.vhd was successful.
# Compile of memrwcol.vhd was successful.
# Compile of cdcbus.vhd was successful.
# Compile of ethcomp.vhd was successful.
# Compile of greth_pkg.vhd was successful.
# Compile of eth_rstgen.vhd was successful.
# Compile of eth_edcl_ahb_mst.vhd was successful.
# Compile of eth_ahb_mst.vhd was successful.
# Compile of greth_tx.vhd was successful.
# Compile of greth_rx.vhd was successful.
# Compile of grethc.vhd was successful.
# Compile of greth_gen.vhd was successful.
# Compile of cancomp.vhd was successful.
# Compile of can_top.vhd was successful.
# Compile of i2c_master_bit_ctrl.vhd was successful.
# Compile of i2c_master_byte_ctrl.vhd was successful.
# Compile of i2coc.vhd was successful.
# Compile of arith.vhd was successful.
# Compile of mul32.vhd was successful.
# Compile of div32.vhd was successful.
# Compile of memctrl.vhd was successful.
# Compile of sdctrl.vhd was successful.
# Compile of sdctrl64.vhd was successful.
# Compile of sdmctrl.vhd was successful.
# Compile of srctrl.vhd was successful.
# Compile of mmuconfig.vhd was successful.
# Compile of mmuiface.vhd was successful.
# Compile of libmmu.vhd was successful.
# Compile of mmutlbcam.vhd was successful.
# Compile of mmulrue.vhd was successful.
# Compile of mmulru.vhd was successful.
# Compile of mmutlb.vhd was successful.
# Compile of mmutw.vhd was successful.
# Compile of mmu.vhd was successful.
# Compile of leon3.vhd was successful.
# Compile of grfpushwx.vhd was successful.
# Compile of tbufmem.vhd was successful.
# Compile of tbufmem_2p.vhd was successful.
# Compile of dsu3x.vhd was successful.
# Compile of dsu3.vhd was successful.
# Compile of dsu3_mb.vhd was successful.
# Compile of libfpu.vhd was successful.
# Compile of libiu.vhd was successful.
# Compile of libcache.vhd was successful.
# Compile of libleon3.vhd was successful.
# Compile of regfile_3p_l3.vhd was successful.
# Compile of mmu_acache.vhd was successful.
# Compile of mmu_icache.vhd was successful.
# Compile of mmu_dcache.vhd was successful.
# Compile of cachemem.vhd was successful.
# Compile of mmu_cache.vhd was successful.
# Compile of grfpwx.vhd was successful.
# Compile of grlfpwx.vhd was successful.
# Compile of iu3.vhd was successful.
# Compile of proc3.vhd was successful.
# Compile of grfpwxsh.vhd was successful.
# Compile of leon3x.vhd was successful.
# Compile of leon3cg.vhd was successful.
# Compile of leon3s.vhd was successful.
# Compile of leon3sh.vhd was successful.
# Compile of l3stat.vhd was successful.
# Compile of cmvalidbits.vhd was successful.
# Compile of leon4.vhd was successful.
# Compile of l2cache.vhd was successful.
# Compile of can.vhd was successful.
# Compile of can_mod.vhd was successful.
# Compile of can_oc.vhd was successful.
# Compile of can_mc.vhd was successful.
# Compile of canmux.vhd was successful.
# Compile of can_rd.vhd was successful.
# Compile of axi.vhd was successful.
# Compile of ahbm2axi.vhd was successful.
# Compile of ahbm2axi3.vhd was successful.
# Compile of ahbm2axi4.vhd was successful.
# Compile of axinullslv.vhd was successful.
# Compile of ahb2axib.vhd was successful.
# Compile of ahb2axi3b.vhd was successful.
# Compile of ahb2axi4b.vhd was successful.
# Compile of ahb2axi_l.vhd was successful.
# Compile of misc.vhd was successful.
# Compile of rstgen.vhd was successful.
# Compile of gptimer.vhd was successful.
# Compile of ahbram.vhd was successful.
# Compile of ahbdpram.vhd was successful.
# Compile of ahbtrace_mmb.vhd was successful.
# Compile of ahbtrace_mb.vhd was successful.
# Compile of ahbtrace.vhd was successful.
# Compile of grgpio.vhd was successful.
# Compile of ahbstat.vhd was successful.
# Compile of logan.vhd was successful.
# Compile of apbps2.vhd was successful.
# Compile of charrom_package.vhd was successful.
# Compile of charrom.vhd was successful.
# Compile of apbvga.vhd was successful.
# Compile of svgactrl.vhd was successful.
# Compile of grsysmon.vhd was successful.
# Compile of gracectrl.vhd was successful.
# Compile of grgpreg.vhd was successful.
# Compile of ahb_mst_iface.vhd was successful.
# Compile of grgprbank.vhd was successful.
# Compile of grversion.vhd was successful.
# Compile of apb3cdc.vhd was successful.
# Compile of ahbsmux.vhd was successful.
# Compile of ahbmmux.vhd was successful.
# Compile of grtachom.vhd was successful.
# Compile of net.vhd was successful.
# Compile of uart.vhd was successful.
# Compile of libdcom.vhd was successful with warnings.
# Compile of apbuart.vhd was successful.
# Compile of dcom.vhd was successful.
# Compile of dcom_uart.vhd was successful.
# Compile of ahbuart.vhd was successful.
# Compile of sim.vhd was successful with warnings.
# Compile of sram.vhd was successful with warnings.
# Compile of sram16.vhd was successful with warnings.
# Compile of phy.vhd was successful with warnings.
# Compile of ser_phy.vhd was successful with warnings.
# Compile of ahbrep.vhd was successful.
# Compile of delay_wire.vhd was successful.
# Compile of pwm_check.vhd was successful with warnings.
# Compile of ramback.vhd was successful with warnings.
# Compile of slavecheck_slv.vhd was successful with warnings.
# Compile of ddrram.vhd was successful with warnings.
# Compile of ddr2ram.vhd was successful with warnings.
# Compile of ddr3ram.vhd was successful with warnings.
# Compile of sdrtestmod.vhd was successful.
# Compile of ahbram_sim.vhd was successful with warnings.
# Compile of aximem.vhd was successful.
# Compile of axirep.vhd was successful.
# Compile of axixmem.vhd was successful.
# Compile of sramtestmod.vhd was successful with warnings.
# Compile of uartprint.vhd was successful with warnings.
# Compile of dfi_phy_sim.vhd was successful.
# Compile of jtag.vhd was successful.
# Compile of libjtagcom.vhd was successful.
# Compile of jtagcom.vhd was successful.
# Compile of bscanregs.vhd was successful.
# Compile of bscanregsbd.vhd was successful.
# Compile of jtagcom2.vhd was successful.
# Compile of ahbjtag.vhd was successful.
# Compile of ahbjtag_bsd.vhd was successful.
# Compile of jtagcomrv.vhd was successful.
# Compile of ahbjtagrv.vhd was successful.
# Compile of jtagtst.vhd was successful with warnings.
# Compile of jtag_rv.vhd was successful with warnings.
# Compile of ethernet_mac.vhd was successful.
# Compile of greth.vhd was successful.
# Compile of greth_mb.vhd was successful.
# Compile of greth_gbit.vhd was successful.
# Compile of greths.vhd was successful.
# Compile of greth_gbit_mb.vhd was successful.
# Compile of greths_mb.vhd was successful.
# Compile of grethm.vhd was successful.
# Compile of grethm_mb.vhd was successful.
# Compile of rgmii.vhd was successful.
# Compile of rgmii_kc705.vhd was successful.
# Compile of rgmii_series7.vhd was successful.
# Compile of rgmii_series6.vhd was successful.
# Compile of comma_detect.vhd was successful.
# Compile of elastic_buffer.vhd was successful.
# Compile of gmii_to_mii.vhd was successful.
# Compile of word_aligner.vhd was successful.
# Compile of i2c.vhd was successful.
# Compile of i2cmst.vhd was successful.
# Compile of i2cmst_gen.vhd was successful.
# Compile of i2cslv.vhd was successful.
# Compile of i2c2ahbx.vhd was successful.
# Compile of i2c2ahb.vhd was successful.
# Compile of i2c2ahb_apb.vhd was successful.
# Compile of i2c2ahb_gen.vhd was successful.
# Compile of i2c2ahb_apb_gen.vhd was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of spi.vhd was successful.
# Compile of spimctrl.vhd was successful.
# Compile of spictrlx.vhd was successful.
# Compile of spictrl.vhd was successful.
# Compile of spi2ahbx.vhd was successful.
# Compile of spi2ahb.vhd was successful.
# Compile of spi2ahb_apb.vhd was successful.
# Compile of spi_flash.vhd was successful.
# Compile of grdmac2_pkg.vhd was successful.
# Compile of grdmac2_apb.vhd was successful.
# Compile of mem2buf.vhd was successful.
# Compile of buf2mem.vhd was successful.
# Compile of grdmac2_ctrl.vhd was successful.
# Compile of grdmac2.vhd was successful.
# Compile of grdmac2_ahb.vhd was successful.
# Compile of grdmac2_acc.vhd was successful.
# Compile of grdmac2_axi.vhd was successful.
# Compile of subsys.vhd was successful.
# Compile of leon_dsu_stat_base.vhd was successful.
# Compile of plic.vhd was successful.
# Compile of grplic.vhd was successful.
# Compile of plic_encoder.vhd was successful.
# Compile of plic_gateway.vhd was successful.
# Compile of plic_target.vhd was successful.
# Compile of grplic_ahb.vhd was successful.
# Compile of l2c_lite.vhd was successful.
# Compile of l2c_lite_mem.vhd was successful.
# Compile of l2c_lite_ctrl.vhd was successful.
# Compile of l2c_lite_ahb.vhd was successful.
# Compile of l2c_lite_axi.vhd was successful.
# Compile of noelv_cfg_64.vhd was successful.
# Compile of noelv.vhd was successful.
# Compile of clint.vhd was successful.
# Compile of clint_ahb.vhd was successful.
# Compile of noelvint.vhd was successful.
# Compile of utilnv.vhd was successful.
# Compile of mmuconfig.vhd was successful.
# Compile of bhtnv.vhd was successful.
# Compile of btbnv.vhd was successful.
# Compile of btbdmnv.vhd was successful.
# Compile of rasnv.vhd was successful.
# Compile of tbufmemnv.vhd was successful.
# Compile of cachememnv.vhd was successful.
# Compile of mul64.vhd was successful.
# Compile of div64.vhd was successful.
# Compile of regfile64sramnv.vhd was successful.
# Compile of regfile64dffnv.vhd was successful.
# Compile of progbuf.vhd was successful.
# Compile of fputilnv.vhd was successful.
# Compile of iunv.vhd was successful.
# Compile of cpucorenv.vhd was successful.
# Compile of rvdmx.vhd was successful.
# Compile of rvdm.vhd was successful.
# Compile of cctrlnv.vhd was successful.
# Compile of mulfp.vhd was successful.
# Compile of nanofpunv.vhd was successful.
# Compile of noelvcpu.vhd was successful.
# Compile of dummy_pnp.vhd was successful.
# Compile of noelvsys.vhd was successful.
# Compile of debug.vhd was successful.
# Compile of grtestmod.vhd was successful with warnings.
# Compile of cpu_disas.vhd was successful.
# Compile of config.vhd was successful.
# Compile of config_local.vhd was successful.
# Compile of rev.vhd was successful.
# Compile of cfgmap.vhd was successful.
# Compile of noelvcore.vhd was successful.
# Compile of ahbrom.vhd was successful.
# Compile of ahbrom64.vhd was successful.
# Compile of ahbrom128.vhd was successful.
# Compile of noelvmp.vhd was successful.
# Compile of testbench.vhd was successful.
# 361 compiles, 0 failed with no errors.
vsim work.testbench
# End time: 14:40:17 on Feb 24,2022, Elapsed time: 0:07:07
# Errors: 0, Warnings: 1218
# vsim work.testbench 
# Start time: 14:40:17 on Feb 24,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/techmap/maps/tap.vhd(278): (vopt-3473) Component instance "u0 : tap_gen" is not bound.
#         Region: /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tap0/inf
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading grlib.config_types
# Loading grlib.config
# Loading grlib.version
# Loading grlib.stdlib(body)
# Loading grlib.amba(body)
# Loading gaisler.uart
# Loading grlib.devices
# Loading techmap.gencomp
# Loading gaisler.misc(body)
# Loading gaisler.libdcom(body)
# Loading grlib.stdio(body)
# Loading gaisler.sim(body)
# Loading work.debug
# Loading work.config
# Loading gaisler.leon3
# Loading gaisler.net
# Loading gaisler.jtag
# Loading gaisler.axi(body)
# Loading gaisler.plic
# Loading gaisler.l2cache(body)
# Loading gaisler.noelv_cfg
# Loading gaisler.noelv
# Loading work.config_local
# Loading work.cfgmap
# Loading work.testbench(behav)#1
# Loading work.rev
# Loading techmap.allpads
# Loading work.noelvmp(rtl)#1
# Loading techmap.allclkgen
# Loading techmap.clkgen(struct)#1
# Loading ieee.math_real(body)
# Loading grlib.testlib(body)
# Loading work.noelvcore(rtl)#1
# Loading grlib.riscv
# Loading gaisler.arith(body)
# Loading gaisler.noelvint(body)
# Loading gaisler.noelvsys(hier)#1
# Loading grlib.ahbctrl(rtl)#1
# Loading grlib.apbctrlx(rtl)#1
# Loading gaisler.noelvcpu(hier)#1
# Loading techmap.netcomp
# Loading gaisler.utilnv(body)
# Loading gaisler.mmucacheconfig(body)
# Loading techmap.allmem
# Loading gaisler.cpucorenv(rtl)#1
# Loading gaisler.fputilnv(body)
# Loading grlib.riscv_disas(body)
# Loading gaisler.iunv(rtl)#1
# Loading grlib.multlib
# Loading techmap.allmul
# Loading ieee.std_logic_arith(body)
# Loading gaisler.mul64(rtl)#1
# Loading gaisler.div64(rtl)#1
# Loading grlib.sparc
# Loading gaisler.cctrlnv(rtl)#1
# Loading techmap.syncram_2p(rtl)#1
# Loading gaisler.regfile64sramnv(rtl)#1
# Loading techmap.syncram_2p(rtl)#2
# Loading gaisler.regfile64sramnv(rtl)#2
# Loading gaisler.cachememnv(rtl)#1
# Loading techmap.syncram(rtl)#2
# Loading techmap.syncram(rtl)#3
# Loading techmap.syncram_2p(rtl)#3
# Loading techmap.syncram(rtl)#4
# Loading techmap.syncram64(rtl)#2
# Loading techmap.syncram(rtl)#5
# Loading gaisler.nanofpunv(rtl)#1
# Loading gaisler.rvdmx(rtl)#1
# Loading gaisler.ahbtrace_mmb(rtl)#1
# Loading techmap.syncram(rtl)#1
# Loading gaisler.apbuart(rtl)#1
# Loading gaisler.gptimer(rtl)#1
# Loading gaisler.grplic_ahb(rtl)#1
# Loading gaisler.plic_gateway(rtl)#1
# Loading gaisler.dcom_uart(rtl)#1
# Loading grlib.dftlib
# Loading gaisler.libjtagcom
# Loading techmap.alltap
# Loading gaisler.ahbjtag(struct)#1
# ** Warning: (vsim-3473) Component instance "u0 : tap_gen" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tap0/inf File: /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/techmap/maps/tap.vhd
# Loading gaisler.jtagcom2(rtl)#1
# Loading gaisler.grgpio(rtl)#1
# Loading gaisler.ethernet_mac
# Loading eth.ethcomp
# Loading gaisler.grethm_mb(rtl)#1
# Loading eth.grethpkg(body)
# Loading eth.grethc(rtl)#1
# Loading eth.greth_tx(rtl)#1
# Loading eth.greth_rx(rtl)#1
# Loading techmap.syncram_2p(rtl)#4
# Loading techmap.syncram_2p(rtl)#5
# Loading techmap.syncram_2p(rtl)#6
# Loading gaisler.ahbram_sim(rtl)#2
# Loading gaisler.ahbram_sim(rtl)#1
# Loading techmap.iopad(rtl)#1
# Loading techmap.inpadv(rtl)#1
# Loading techmap.outpadv(rtl)#1
# Loading gaisler.phy(behavioral)#1
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/clkgen0/cgo.PLL_TESTOUT, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/cgo.PLL_TESTOUT.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu0/cnt.icmiss, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu_cnt.icmiss.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu0/cnt.itlbmiss, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu_cnt.itlbmiss.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu0/cnt.dcmiss, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu_cnt.dcmiss.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu0/cnt.dtlbmiss, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu_cnt.dtlbmiss.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(511), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(511).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(510), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(510).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(509), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(509).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(508), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(508).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(507), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(507).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(506), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(506).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(505), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(505).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(504), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(504).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(503), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(503).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(502), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(502).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(501), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(501).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(500), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(500).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(499), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(499).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(498), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(498).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(497), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(497).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(496), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(496).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(495), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(495).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(494), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(494).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(493), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(493).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(492), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(492).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(491), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(491).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(490), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(490).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(489), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(489).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(488), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(488).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(487), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(487).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(486), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(486).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(485), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(485).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(484), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(484).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(483), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(483).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(482), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(482).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(481), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(481).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(480), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(480).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(479), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(479).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(478), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(478).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(477), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(477).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(476), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(476).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(475), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(475).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(474), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(474).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(473), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(473).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(472), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(472).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(471), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(471).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(470), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(470).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(469), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(469).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(468), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(468).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(467), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(467).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(466), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(466).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(465), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(465).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(464), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(464).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(463), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(463).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(462), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(462).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(461), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(461).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(460), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(460).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(459), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(459).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(458), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(458).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(457), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(457).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(456), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(456).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(455), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(455).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(454), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(454).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(453), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(453).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(452), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(452).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(451), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(451).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(450), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(450).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(449), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(449).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(448), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(448).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tap0/tapo_ninst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tapo_ninst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tdo, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/tdo.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/eth0/e1/m100/u0/ethc0/ahb0/ahbmo.endian, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/eth0/e1/m100/u0/ethc0/ahbmo.endian.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/eth0/e1/m100/u0/ethc0/edclmst/ahb1/ahbmo.endian, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/eth0/e1/m100/u0/ethc0/ahbmo2.endian.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/dmreset has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.id(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.addr(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.len(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.size(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.burst(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.lock(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.cache(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.prot(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.last has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.id(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.data(127 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.strb(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.b.ready has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.id(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.addr(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.len(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.size(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.burst(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.lock(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.cache(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.prot(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.r.ready has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/tdo, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/tdo.
add wave -position insertpoint  \
sim:/testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/instr_cnt
run
# NOELV/GRLIB Generic Demonstration design
# GRLIB Version 2022.1.0, build 4272
# Target technology: inferred  , memory library: inferred  
# ahbctrl: AHB arbiter/multiplexer rev 1
# ahbctrl: Common I/O area at 0xfff00000, 1 Mbyte
# ahbctrl: AHB masters: 5, AHB slaves: 12
# ahbctrl: Configuration area at 0xfffff000, 4 kbyte
# ahbctrl: mst0: Cobham Gaisler          NOEL-V RISC-V Processor         
# ahbctrl: mst1: Cobham Gaisler          GR Ethernet MAC                 
# ahbctrl: mst2: Cobham Gaisler          AHB Debug UART                  
# ahbctrl: mst3: Cobham Gaisler          JTAG Debug Link                 
# ahbctrl: mst4: Cobham Gaisler          EDCL master interface           
# ahbctrl: slv0: Cobham Gaisler          Single-port AHB SRAM module     
# ahbctrl:       memory at 0x00000000, size 2048 Mbyte, cacheable, prefetch
# ahbctrl: slv1: Cobham Gaisler          Single-port AHB SRAM module     
# ahbctrl:       memory at 0xc0000000, size 512 Mbyte, cacheable, prefetch
# ahbctrl: slv2: Cobham Gaisler          Test report module              
# ahbctrl:       memory at 0x80000000, size 1 Mbyte
# ahbctrl: slv4: Cobham Gaisler          AHB/APB Bridge                  
# ahbctrl:       memory at 0xfc000000, size 1 Mbyte
# ahbctrl: slv5: Cobham Gaisler          RISC-V CLINT                    
# ahbctrl:       memory at 0xe0000000, size 1 Mbyte
# ahbctrl: slv6: Cobham Gaisler          RISC-V PLIC                     
# ahbctrl:       memory at 0xf8000000, size 64 Mbyte
# ahbctrl: slv8: Cobham Gaisler          RISC-V Debug Module             
# ahbctrl:       memory at 0xfe000000, size 16 Mbyte
# ahbctrl: slv11: Cobham Gaisler          AMBA Trace Buffer               
# ahbctrl:       I/O port at 0xfff00000, size 128kbyte
# apbctrl: APB Bridge at 0xfc000000 rev 1
# apbctrl: slv1: Cobham Gaisler          Version and Revision Register   
# apbctrl:       I/O ports at 0xfc081000, size 256 byte 
# apbctrl: slv2: Cobham Gaisler          AHB Status Register             
# apbctrl:       I/O ports at 0xfc082000, size 256 byte 
# apbctrl: slv3: Cobham Gaisler          General Purpose I/O port        
# apbctrl:       I/O ports at 0xfc083000, size 256 byte 
# apbctrl: slv4: Cobham Gaisler          GR Ethernet MAC                 
# apbctrl:       I/O ports at 0xfc084000, size 256 byte 
# apbctrl: slv6: Cobham Gaisler          AHB Debug UART                  
# apbctrl:       I/O ports at 0xfc086000, size 256 byte 
# apbctrl: slv7: Cobham Gaisler          Modular Timer Unit              
# apbctrl:       I/O ports at 0xfc000000, size 256 byte 
# apbctrl: slv8: Cobham Gaisler          Generic UART                    
# apbctrl:       I/O ports at 0xfc001000, size 256 byte 
# ahbram1: AHB SRAM Module rev 1, 1024 kbytes
# ahbram0: AHB SRAM Module rev 1, 1024 kbytes
# testmod2: Test report module
# greth1: 10/100 Mbit Ethernet MAC rev 01, EDCL 1, buffer 2 kbyte 128 txfifo, irq 5
# grversion1: General Version Number rev 0
# grgpio3: 20-bit GPIO Unit rev 3
# ahbstat2: AHB status unit rev 0, irq 4
# ahbjtag AHB Debug JTAG rev 2
# ahbuart6: AHB Debug UART rev 0
# gptimer7: Timer Unit rev 1, 16-bit scaler, 2 32-bit timers, irq 2
# apbuart8: Generic UART rev 1, fifo 8, irq 1, scaler bits 12
# ahbtrace11: AHB Trace Buffer, 2 kbytes
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of version.vhd was successful.
# Compile of config_types.vhd was successful.
# Compile of grlib_config.vhd was successful.
# Compile of stdlib.vhd was successful.
# Compile of stdio.vhd was successful.
# Compile of testlib.vhd was successful with warnings.
# Compile of util.vhd was successful with warnings.
# Compile of sparc.vhd was successful.
# Compile of sparc_disas.vhd was successful with warnings.
# Compile of cpu_disas.vhd was successful with warnings.
# Compile of riscv.vhd was successful.
# Compile of riscv_disas.vhd was successful with warnings.
# Compile of cpu_disas.vhd was successful with warnings.
# Compile of multlib.vhd was successful.
# Compile of leaves.vhd was successful.
# Compile of amba.vhd was successful.
# Compile of devices.vhd was successful.
# Compile of defmst.vhd was successful.
# Compile of apbctrl.vhd was successful.
# Compile of apbctrlx.vhd was successful.
# Compile of apbctrlsp.vhd was successful.
# Compile of apbctrldp.vhd was successful.
# Compile of apbctrl3p.vhd was successful.
# Compile of apbctrl4p.vhd was successful.
# Compile of ahbctrl.vhd was successful.
# Compile of dma2ahb_pkg.vhd was successful.
# Compile of dma2ahb.vhd was successful.
# Compile of ahbmst.vhd was successful.
# Compile of ahblitm2ahbm.vhd was successful.
# Compile of dma2ahb_tp.vhd was successful.
# Compile of amba_tp.vhd was successful.
# Compile of dftlib.vhd was successful.
# Compile of trstmux.vhd was successful.
# Compile of synciotest.vhd was successful.
# Compile of generic_bm_pkg.vhd was successful.
# Compile of ahb_be.vhd was successful.
# Compile of axi4_be.vhd was successful.
# Compile of bmahbmst.vhd was successful.
# Compile of bm_fre.vhd was successful.
# Compile of bm_me_rc.vhd was successful.
# Compile of bm_me_wc.vhd was successful.
# Compile of fifo_control_rc.vhd was successful.
# Compile of fifo_control_wc.vhd was successful.
# Compile of generic_bm_ahb.vhd was successful.
# Compile of generic_bm_axi.vhd was successful.
# Compile of gencomp.vhd was successful.
# Compile of netcomp.vhd was successful.
# Compile of allclkgen.vhd was successful.
# Compile of allddr.vhd was successful.
# Compile of allmem.vhd was successful.
# Compile of allmul.vhd was successful.
# Compile of allpads.vhd was successful.
# Compile of alltap.vhd was successful.
# Compile of memory_inferred.vhd was successful.
# Compile of ddr_inferred.vhd was successful.
# Compile of mul_inferred.vhd was successful.
# Compile of ddr_phy_inferred.vhd was successful.
# Compile of ddrphy_datapath.vhd was successful.
# Compile of fifo_inferred.vhd was successful.
# Compile of sim_pll.vhd was successful.
# Compile of lpddr2_phy_inferred.vhd was successful.
# Compile of techbuf.vhd was successful.
# Compile of clkgen.vhd was successful.
# Compile of clkmux.vhd was successful.
# Compile of clkinv.vhd was successful.
# Compile of clkand.vhd was successful.
# Compile of grgates.vhd was successful.
# Compile of ddr_ireg.vhd was successful.
# Compile of ddr_oreg.vhd was successful.
# Compile of clkpad.vhd was successful.
# Compile of clkpad_ds.vhd was successful.
# Compile of inpad.vhd was successful.
# Compile of inpad_ds.vhd was successful.
# Compile of iodpad.vhd was successful.
# Compile of iopad.vhd was successful.
# Compile of iopad_ds.vhd was successful.
# Compile of lvds_combo.vhd was successful.
# Compile of odpad.vhd was successful.
# Compile of outpad.vhd was successful.
# Compile of outpad_ds.vhd was successful.
# Compile of toutpad.vhd was successful.
# Compile of toutpad_ds.vhd was successful.
# Compile of skew_outpad.vhd was successful.
# Compile of ddrphy.vhd was successful.
# Compile of syncram.vhd was successful.
# Compile of syncram64.vhd was successful.
# Compile of syncram_2p.vhd was successful.
# Compile of syncram_dp.vhd was successful.
# Compile of syncfifo_2p.vhd was successful.
# Compile of regfile_3p.vhd was successful.
# Compile of tap.vhd was successful.
# Compile of nandtree.vhd was successful.
# Compile of grlfpw_net.vhd was successful.
# Compile of grfpw_net.vhd was successful.
# Compile of leon3_net.vhd was successful.
# Compile of leon4_net.vhd was successful.
# Compile of mul_61x61.vhd was successful.
# Compile of cpu_disas_net.vhd was successful.
# Compile of ringosc.vhd was successful.
# Compile of grpci2_phy_net.vhd was successful.
# Compile of system_monitor.vhd was successful.
# Compile of inpad_ddr.vhd was successful.
# Compile of outpad_ddr.vhd was successful.
# Compile of iopad_ddr.vhd was successful.
# Compile of syncram128bw.vhd was successful.
# Compile of syncram256bw.vhd was successful.
# Compile of syncram128.vhd was successful.
# Compile of syncram156bw.vhd was successful.
# Compile of techmult.vhd was successful.
# Compile of spictrl_net.vhd was successful.
# Compile of scanreg.vhd was successful.
# Compile of syncrambw.vhd was successful.
# Compile of syncram_2pbw.vhd was successful.
# Compile of sdram_phy.vhd was successful.
# Compile of syncreg.vhd was successful.
# Compile of serdes.vhd was successful.
# Compile of iopad_tm.vhd was successful.
# Compile of toutpad_tm.vhd was successful.
# Compile of memrwcol.vhd was successful.
# Compile of cdcbus.vhd was successful.
# Compile of ethcomp.vhd was successful.
# Compile of greth_pkg.vhd was successful.
# Compile of eth_rstgen.vhd was successful.
# Compile of eth_edcl_ahb_mst.vhd was successful.
# Compile of eth_ahb_mst.vhd was successful.
# Compile of greth_tx.vhd was successful.
# Compile of greth_rx.vhd was successful.
# Compile of grethc.vhd was successful.
# Compile of greth_gen.vhd was successful.
# Compile of cancomp.vhd was successful.
# Compile of can_top.vhd was successful.
# Compile of i2c_master_bit_ctrl.vhd was successful.
# Compile of i2c_master_byte_ctrl.vhd was successful.
# Compile of i2coc.vhd was successful.
# Compile of arith.vhd was successful.
# Compile of mul32.vhd was successful.
# Compile of div32.vhd was successful.
# Compile of memctrl.vhd was successful.
# Compile of sdctrl.vhd was successful.
# Compile of sdctrl64.vhd was successful.
# Compile of sdmctrl.vhd was successful.
# Compile of srctrl.vhd was successful.
# Compile of mmuconfig.vhd was successful.
# Compile of mmuiface.vhd was successful.
# Compile of libmmu.vhd was successful.
# Compile of mmutlbcam.vhd was successful.
# Compile of mmulrue.vhd was successful.
# Compile of mmulru.vhd was successful.
# Compile of mmutlb.vhd was successful.
# Compile of mmutw.vhd was successful.
# Compile of mmu.vhd was successful.
# Compile of leon3.vhd was successful.
# Compile of grfpushwx.vhd was successful.
# Compile of tbufmem.vhd was successful.
# Compile of tbufmem_2p.vhd was successful.
# Compile of dsu3x.vhd was successful.
# Compile of dsu3.vhd was successful.
# Compile of dsu3_mb.vhd was successful.
# Compile of libfpu.vhd was successful.
# Compile of libiu.vhd was successful.
# Compile of libcache.vhd was successful.
# Compile of libleon3.vhd was successful.
# Compile of regfile_3p_l3.vhd was successful.
# Compile of mmu_acache.vhd was successful.
# Compile of mmu_icache.vhd was successful.
# Compile of mmu_dcache.vhd was successful.
# Compile of cachemem.vhd was successful.
# Compile of mmu_cache.vhd was successful.
# Compile of grfpwx.vhd was successful.
# Compile of grlfpwx.vhd was successful.
# Compile of iu3.vhd was successful.
# Compile of proc3.vhd was successful.
# Compile of grfpwxsh.vhd was successful.
# Compile of leon3x.vhd was successful.
# Compile of leon3cg.vhd was successful.
# Compile of leon3s.vhd was successful.
# Compile of leon3sh.vhd was successful.
# Compile of l3stat.vhd was successful.
# Compile of cmvalidbits.vhd was successful.
# Compile of leon4.vhd was successful.
# Compile of l2cache.vhd was successful.
# Compile of can.vhd was successful.
# Compile of can_mod.vhd was successful.
# Compile of can_oc.vhd was successful.
# Compile of can_mc.vhd was successful.
# Compile of canmux.vhd was successful.
# Compile of can_rd.vhd was successful.
# Compile of axi.vhd was successful.
# Compile of ahbm2axi.vhd was successful.
# Compile of ahbm2axi3.vhd was successful.
# Compile of ahbm2axi4.vhd was successful.
# Compile of axinullslv.vhd was successful.
# Compile of ahb2axib.vhd was successful.
# Compile of ahb2axi3b.vhd was successful.
# Compile of ahb2axi4b.vhd was successful.
# Compile of ahb2axi_l.vhd was successful.
# Compile of misc.vhd was successful.
# Compile of rstgen.vhd was successful.
# Compile of gptimer.vhd was successful.
# Compile of ahbram.vhd was successful.
# Compile of ahbdpram.vhd was successful.
# Compile of ahbtrace_mmb.vhd was successful.
# Compile of ahbtrace_mb.vhd was successful.
# Compile of ahbtrace.vhd was successful.
# Compile of grgpio.vhd was successful.
# Compile of ahbstat.vhd was successful.
# Compile of logan.vhd was successful.
# Compile of apbps2.vhd was successful.
# Compile of charrom_package.vhd was successful.
# Compile of charrom.vhd was successful.
# Compile of apbvga.vhd was successful.
# Compile of svgactrl.vhd was successful.
# Compile of grsysmon.vhd was successful.
# Compile of gracectrl.vhd was successful.
# Compile of grgpreg.vhd was successful.
# Compile of ahb_mst_iface.vhd was successful.
# Compile of grgprbank.vhd was successful.
# Compile of grversion.vhd was successful.
# Compile of apb3cdc.vhd was successful.
# Compile of ahbsmux.vhd was successful.
# Compile of ahbmmux.vhd was successful.
# Compile of grtachom.vhd was successful.
# Compile of net.vhd was successful.
# Compile of uart.vhd was successful.
# Compile of libdcom.vhd was successful with warnings.
# Compile of apbuart.vhd was successful.
# Compile of dcom.vhd was successful.
# Compile of dcom_uart.vhd was successful.
# Compile of ahbuart.vhd was successful.
# Compile of sim.vhd was successful with warnings.
# Compile of sram.vhd was successful with warnings.
# Compile of sram16.vhd was successful with warnings.
# Compile of phy.vhd was successful with warnings.
# Compile of ser_phy.vhd was successful with warnings.
# Compile of ahbrep.vhd was successful.
# Compile of delay_wire.vhd was successful.
# Compile of pwm_check.vhd was successful with warnings.
# Compile of ramback.vhd was successful with warnings.
# Compile of slavecheck_slv.vhd was successful with warnings.
# Compile of ddrram.vhd was successful with warnings.
# Compile of ddr2ram.vhd was successful with warnings.
# Compile of ddr3ram.vhd was successful with warnings.
# Compile of sdrtestmod.vhd was successful.
# Compile of ahbram_sim.vhd was successful with warnings.
# Compile of aximem.vhd was successful.
# Compile of axirep.vhd was successful.
# Compile of axixmem.vhd was successful.
# Compile of sramtestmod.vhd was successful with warnings.
# Compile of uartprint.vhd was successful with warnings.
# Compile of dfi_phy_sim.vhd was successful.
# Compile of jtag.vhd was successful.
# Compile of libjtagcom.vhd was successful.
# Compile of jtagcom.vhd was successful.
# Compile of bscanregs.vhd was successful.
# Compile of bscanregsbd.vhd was successful.
# Compile of jtagcom2.vhd was successful.
# Compile of ahbjtag.vhd was successful.
# Compile of ahbjtag_bsd.vhd was successful.
# Compile of jtagcomrv.vhd was successful.
# Compile of ahbjtagrv.vhd was successful.
# Compile of jtagtst.vhd was successful with warnings.
# Compile of jtag_rv.vhd was successful with warnings.
# Compile of ethernet_mac.vhd was successful.
# Compile of greth.vhd was successful.
# Compile of greth_mb.vhd was successful.
# Compile of greth_gbit.vhd was successful.
# Compile of greths.vhd was successful.
# Compile of greth_gbit_mb.vhd was successful.
# Compile of greths_mb.vhd was successful.
# Compile of grethm.vhd was successful.
# Compile of grethm_mb.vhd was successful.
# Compile of rgmii.vhd was successful.
# Compile of rgmii_kc705.vhd was successful.
# Compile of rgmii_series7.vhd was successful.
# Compile of rgmii_series6.vhd was successful.
# Compile of comma_detect.vhd was successful.
# Compile of elastic_buffer.vhd was successful.
# Compile of gmii_to_mii.vhd was successful.
# Compile of word_aligner.vhd was successful.
# Compile of i2c.vhd was successful.
# Compile of i2cmst.vhd was successful.
# Compile of i2cmst_gen.vhd was successful.
# Compile of i2cslv.vhd was successful.
# Compile of i2c2ahbx.vhd was successful.
# Compile of i2c2ahb.vhd was successful.
# Compile of i2c2ahb_apb.vhd was successful.
# Compile of i2c2ahb_gen.vhd was successful.
# Compile of i2c2ahb_apb_gen.vhd was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of spi.vhd was successful.
# Compile of spimctrl.vhd was successful.
# Compile of spictrlx.vhd was successful.
# Compile of spictrl.vhd was successful.
# Compile of spi2ahbx.vhd was successful.
# Compile of spi2ahb.vhd was successful.
# Compile of spi2ahb_apb.vhd was successful.
# Compile of spi_flash.vhd was successful.
# Compile of grdmac2_pkg.vhd was successful.
# Compile of grdmac2_apb.vhd was successful.
# Compile of mem2buf.vhd was successful.
# Compile of buf2mem.vhd was successful.
# Compile of grdmac2_ctrl.vhd was successful.
# Compile of grdmac2.vhd was successful.
# Compile of grdmac2_ahb.vhd was successful.
# Compile of grdmac2_acc.vhd was successful.
# Compile of grdmac2_axi.vhd was successful.
# Compile of subsys.vhd was successful.
# Compile of leon_dsu_stat_base.vhd was successful.
# Compile of plic.vhd was successful.
# Compile of grplic.vhd was successful.
# Compile of plic_encoder.vhd was successful.
# Compile of plic_gateway.vhd was successful.
# Compile of plic_target.vhd was successful.
# Compile of grplic_ahb.vhd was successful.
# Compile of l2c_lite.vhd was successful.
# Compile of l2c_lite_mem.vhd was successful.
# Compile of l2c_lite_ctrl.vhd was successful.
# Compile of l2c_lite_ahb.vhd was successful.
# Compile of l2c_lite_axi.vhd was successful.
# Compile of noelv_cfg_64.vhd was successful.
# Compile of noelv.vhd was successful.
# Compile of clint.vhd was successful.
# Compile of clint_ahb.vhd was successful.
# Compile of noelvint.vhd was successful.
# Compile of utilnv.vhd was successful.
# Compile of mmuconfig.vhd was successful.
# Compile of bhtnv.vhd was successful.
# Compile of btbnv.vhd was successful.
# Compile of btbdmnv.vhd was successful.
# Compile of rasnv.vhd was successful.
# Compile of tbufmemnv.vhd was successful.
# Compile of cachememnv.vhd was successful.
# Compile of mul64.vhd was successful.
# Compile of div64.vhd was successful.
# Compile of regfile64sramnv.vhd was successful.
# Compile of regfile64dffnv.vhd was successful.
# Compile of progbuf.vhd was successful.
# Compile of fputilnv.vhd was successful.
# Compile of iunv.vhd was successful.
# Compile of cpucorenv.vhd was successful.
# Compile of rvdmx.vhd was successful.
# Compile of rvdm.vhd was successful.
# Compile of cctrlnv.vhd was successful.
# Compile of mulfp.vhd was successful.
# Compile of nanofpunv.vhd was successful.
# Compile of noelvcpu.vhd was successful.
# Compile of dummy_pnp.vhd was successful.
# Compile of noelvsys.vhd was successful.
# Compile of debug.vhd was successful.
# Compile of grtestmod.vhd was successful with warnings.
# Compile of cpu_disas.vhd was successful.
# Compile of config.vhd was successful.
# Compile of config_local.vhd was successful.
# Compile of rev.vhd was successful.
# Compile of cfgmap.vhd was successful.
# Compile of noelvcore.vhd was successful.
# Compile of ahbrom.vhd was successful.
# Compile of ahbrom64.vhd was successful.
# Compile of ahbrom128.vhd was successful.
# Compile of noelvmp.vhd was successful.
# Compile of testbench.vhd was successful.
# 361 compiles, 0 failed with no errors.
vsim work.testbench
# End time: 14:48:59 on Feb 24,2022, Elapsed time: 0:08:42
# Errors: 0, Warnings: 1202
# vsim work.testbench 
# Start time: 14:48:59 on Feb 24,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/techmap/maps/tap.vhd(278): (vopt-3473) Component instance "u0 : tap_gen" is not bound.
#         Region: /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tap0/inf
###### /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/grlib/util/util.vhd(36): END OF FILE
# ** Warning: /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/grlib/util/util.vhd(36): (vopt-2063) Complete design-unit 'report_version' is inside synthesis_off/translate_off pragma.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading grlib.config_types
# Loading grlib.config
# Loading grlib.version
# Loading grlib.stdlib(body)
# Loading grlib.amba(body)
# Loading gaisler.uart
# Loading grlib.devices
# Loading techmap.gencomp
# Loading gaisler.misc(body)
# Loading gaisler.libdcom(body)
# Loading grlib.stdio(body)
# Loading gaisler.sim(body)
# Loading work.debug
# Loading work.config
# Loading gaisler.leon3
# Loading gaisler.net
# Loading gaisler.jtag
# Loading gaisler.axi(body)
# Loading gaisler.plic
# Loading gaisler.l2cache(body)
# Loading gaisler.noelv_cfg
# Loading gaisler.noelv
# Loading work.config_local
# Loading work.cfgmap
# Loading work.testbench(behav)#1
# Loading work.rev
# Loading techmap.allpads
# Loading work.noelvmp(rtl)#1
# Loading techmap.allclkgen
# Loading techmap.clkgen(struct)#1
# Loading ieee.math_real(body)
# Loading grlib.testlib(body)
# Loading work.noelvcore(rtl)#1
# Loading grlib.riscv
# Loading gaisler.arith(body)
# Loading gaisler.noelvint(body)
# Loading gaisler.noelvsys(hier)#1
# Loading grlib.ahbctrl(rtl)#1
# Loading grlib.apbctrlx(rtl)#1
# Loading gaisler.noelvcpu(hier)#1
# Loading techmap.netcomp
# Loading gaisler.utilnv(body)
# Loading gaisler.mmucacheconfig(body)
# Loading techmap.allmem
# Loading gaisler.cpucorenv(rtl)#1
# Loading gaisler.fputilnv(body)
# Loading grlib.riscv_disas(body)
# Loading gaisler.iunv(rtl)#1
# Loading grlib.multlib
# Loading techmap.allmul
# Loading ieee.std_logic_arith(body)
# Loading gaisler.mul64(rtl)#1
# Loading gaisler.div64(rtl)#1
# Loading grlib.sparc
# Loading gaisler.cctrlnv(rtl)#1
# Loading techmap.syncram_2p(rtl)#1
# Loading gaisler.regfile64sramnv(rtl)#1
# Loading techmap.syncram_2p(rtl)#2
# Loading gaisler.regfile64sramnv(rtl)#2
# Loading gaisler.cachememnv(rtl)#1
# Loading techmap.syncram(rtl)#2
# Loading techmap.syncram(rtl)#3
# Loading techmap.syncram_2p(rtl)#3
# Loading techmap.syncram(rtl)#4
# Loading techmap.syncram64(rtl)#2
# Loading techmap.syncram(rtl)#5
# Loading gaisler.nanofpunv(rtl)#1
# Loading gaisler.rvdmx(rtl)#1
# Loading gaisler.ahbtrace_mmb(rtl)#1
# Loading techmap.syncram(rtl)#1
# Loading gaisler.apbuart(rtl)#1
# Loading gaisler.gptimer(rtl)#1
# Loading gaisler.grplic_ahb(rtl)#1
# Loading gaisler.plic_gateway(rtl)#1
# Loading gaisler.dcom_uart(rtl)#1
# Loading grlib.dftlib
# Loading gaisler.libjtagcom
# Loading techmap.alltap
# Loading gaisler.ahbjtag(struct)#1
# ** Warning: (vsim-3473) Component instance "u0 : tap_gen" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tap0/inf File: /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/techmap/maps/tap.vhd
# Loading gaisler.jtagcom2(rtl)#1
# Loading gaisler.grgpio(rtl)#1
# Loading gaisler.ethernet_mac
# Loading eth.ethcomp
# Loading gaisler.grethm_mb(rtl)#1
# Loading eth.grethpkg(body)
# Loading eth.grethc(rtl)#1
# Loading eth.greth_tx(rtl)#1
# Loading eth.greth_rx(rtl)#1
# Loading techmap.syncram_2p(rtl)#4
# Loading techmap.syncram_2p(rtl)#5
# Loading techmap.syncram_2p(rtl)#6
# Loading gaisler.ahbram_sim(rtl)#2
# Loading gaisler.ahbram_sim(rtl)#1
# Loading techmap.iopad(rtl)#1
# Loading techmap.inpadv(rtl)#1
# Loading techmap.outpadv(rtl)#1
# Loading gaisler.phy(behavioral)#1
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/clkgen0/cgo.PLL_TESTOUT, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/cgo.PLL_TESTOUT.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu0/cnt.icmiss, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu_cnt.icmiss.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu0/cnt.itlbmiss, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu_cnt.itlbmiss.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu0/cnt.dcmiss, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu_cnt.dcmiss.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu0/cnt.dtlbmiss, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu_cnt.dtlbmiss.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(511), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(511).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(510), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(510).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(509), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(509).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(508), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(508).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(507), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(507).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(506), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(506).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(505), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(505).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(504), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(504).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(503), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(503).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(502), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(502).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(501), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(501).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(500), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(500).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(499), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(499).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(498), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(498).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(497), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(497).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(496), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(496).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(495), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(495).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(494), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(494).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(493), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(493).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(492), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(492).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(491), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(491).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(490), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(490).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(489), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(489).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(488), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(488).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(487), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(487).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(486), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(486).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(485), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(485).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(484), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(484).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(483), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(483).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(482), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(482).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(481), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(481).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(480), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(480).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(479), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(479).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(478), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(478).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(477), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(477).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(476), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(476).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(475), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(475).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(474), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(474).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(473), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(473).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(472), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(472).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(471), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(471).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(470), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(470).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(469), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(469).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(468), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(468).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(467), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(467).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(466), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(466).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(465), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(465).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(464), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(464).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(463), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(463).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(462), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(462).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(461), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(461).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(460), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(460).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(459), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(459).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(458), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(458).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(457), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(457).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(456), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(456).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(455), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(455).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(454), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(454).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(453), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(453).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(452), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(452).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(451), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(451).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(450), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(450).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(449), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(449).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(448), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(448).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tap0/tapo_ninst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tapo_ninst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tdo, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/tdo.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/eth0/e1/m100/u0/ethc0/ahb0/ahbmo.endian, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/eth0/e1/m100/u0/ethc0/ahbmo.endian.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/eth0/e1/m100/u0/ethc0/edclmst/ahb1/ahbmo.endian, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/eth0/e1/m100/u0/ethc0/ahbmo2.endian.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/dmreset has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.id(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.addr(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.len(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.size(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.burst(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.lock(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.cache(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.prot(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.last has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.id(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.data(127 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.strb(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.b.ready has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.id(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.addr(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.len(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.size(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.burst(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.lock(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.cache(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.prot(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.r.ready has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/tdo, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/tdo.
add wave -position insertpoint  \
sim:/testbench/cpu/core0/noelv0/cpuloop(0)/core/instr_cnt
run
# NOELV/GRLIB Generic Demonstration design
# GRLIB Version 2022.1.0, build 4272
# Target technology: inferred  , memory library: inferred  
# ahbctrl: AHB arbiter/multiplexer rev 1
# ahbctrl: Common I/O area at 0xfff00000, 1 Mbyte
# ahbctrl: AHB masters: 5, AHB slaves: 12
# ahbctrl: Configuration area at 0xfffff000, 4 kbyte
# ahbctrl: mst0: Cobham Gaisler          NOEL-V RISC-V Processor         
# ahbctrl: mst1: Cobham Gaisler          GR Ethernet MAC                 
# ahbctrl: mst2: Cobham Gaisler          AHB Debug UART                  
# ahbctrl: mst3: Cobham Gaisler          JTAG Debug Link                 
# ahbctrl: mst4: Cobham Gaisler          EDCL master interface           
# ahbctrl: slv0: Cobham Gaisler          Single-port AHB SRAM module     
# ahbctrl:       memory at 0x00000000, size 2048 Mbyte, cacheable, prefetch
# ahbctrl: slv1: Cobham Gaisler          Single-port AHB SRAM module     
# ahbctrl:       memory at 0xc0000000, size 512 Mbyte, cacheable, prefetch
# ahbctrl: slv2: Cobham Gaisler          Test report module              
# ahbctrl:       memory at 0x80000000, size 1 Mbyte
# ahbctrl: slv4: Cobham Gaisler          AHB/APB Bridge                  
# ahbctrl:       memory at 0xfc000000, size 1 Mbyte
# ahbctrl: slv5: Cobham Gaisler          RISC-V CLINT                    
# ahbctrl:       memory at 0xe0000000, size 1 Mbyte
# ahbctrl: slv6: Cobham Gaisler          RISC-V PLIC                     
# ahbctrl:       memory at 0xf8000000, size 64 Mbyte
# ahbctrl: slv8: Cobham Gaisler          RISC-V Debug Module             
# ahbctrl:       memory at 0xfe000000, size 16 Mbyte
# ahbctrl: slv11: Cobham Gaisler          AMBA Trace Buffer               
# ahbctrl:       I/O port at 0xfff00000, size 128kbyte
# apbctrl: APB Bridge at 0xfc000000 rev 1
# apbctrl: slv1: Cobham Gaisler          Version and Revision Register   
# apbctrl:       I/O ports at 0xfc081000, size 256 byte 
# apbctrl: slv2: Cobham Gaisler          AHB Status Register             
# apbctrl:       I/O ports at 0xfc082000, size 256 byte 
# apbctrl: slv3: Cobham Gaisler          General Purpose I/O port        
# apbctrl:       I/O ports at 0xfc083000, size 256 byte 
# apbctrl: slv4: Cobham Gaisler          GR Ethernet MAC                 
# apbctrl:       I/O ports at 0xfc084000, size 256 byte 
# apbctrl: slv6: Cobham Gaisler          AHB Debug UART                  
# apbctrl:       I/O ports at 0xfc086000, size 256 byte 
# apbctrl: slv7: Cobham Gaisler          Modular Timer Unit              
# apbctrl:       I/O ports at 0xfc000000, size 256 byte 
# apbctrl: slv8: Cobham Gaisler          Generic UART                    
# apbctrl:       I/O ports at 0xfc001000, size 256 byte 
# ahbram1: AHB SRAM Module rev 1, 1024 kbytes
# ahbram0: AHB SRAM Module rev 1, 1024 kbytes
# testmod2: Test report module
# greth1: 10/100 Mbit Ethernet MAC rev 01, EDCL 1, buffer 2 kbyte 128 txfifo, irq 5
# grversion1: General Version Number rev 0
# grgpio3: 20-bit GPIO Unit rev 3
# ahbstat2: AHB status unit rev 0, irq 4
# ahbjtag AHB Debug JTAG rev 2
# ahbuart6: AHB Debug UART rev 0
# gptimer7: Timer Unit rev 1, 16-bit scaler, 2 32-bit timers, irq 2
# apbuart8: Generic UART rev 1, fifo 8, irq 1, scaler bits 12
# ahbtrace11: AHB Trace Buffer, 2 kbytes
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of version.vhd was successful.
# Compile of config_types.vhd was successful.
# Compile of grlib_config.vhd was successful.
# Compile of stdlib.vhd was successful.
# Compile of stdio.vhd was successful.
# Compile of testlib.vhd was successful with warnings.
# Compile of util.vhd was successful with warnings.
# Compile of sparc.vhd was successful.
# Compile of sparc_disas.vhd was successful with warnings.
# Compile of cpu_disas.vhd was successful with warnings.
# Compile of riscv.vhd was successful.
# Compile of riscv_disas.vhd was successful with warnings.
# Compile of cpu_disas.vhd was successful with warnings.
# Compile of multlib.vhd was successful.
# Compile of leaves.vhd was successful.
# Compile of amba.vhd was successful.
# Compile of devices.vhd was successful.
# Compile of defmst.vhd was successful.
# Compile of apbctrl.vhd was successful.
# Compile of apbctrlx.vhd was successful.
# Compile of apbctrlsp.vhd was successful.
# Compile of apbctrldp.vhd was successful.
# Compile of apbctrl3p.vhd was successful.
# Compile of apbctrl4p.vhd was successful.
# Compile of ahbctrl.vhd was successful.
# Compile of dma2ahb_pkg.vhd was successful.
# Compile of dma2ahb.vhd was successful.
# Compile of ahbmst.vhd was successful.
# Compile of ahblitm2ahbm.vhd was successful.
# Compile of dma2ahb_tp.vhd was successful.
# Compile of amba_tp.vhd was successful.
# Compile of dftlib.vhd was successful.
# Compile of trstmux.vhd was successful.
# Compile of synciotest.vhd was successful.
# Compile of generic_bm_pkg.vhd was successful.
# Compile of ahb_be.vhd was successful.
# Compile of axi4_be.vhd was successful.
# Compile of bmahbmst.vhd was successful.
# Compile of bm_fre.vhd was successful.
# Compile of bm_me_rc.vhd was successful.
# Compile of bm_me_wc.vhd was successful.
# Compile of fifo_control_rc.vhd was successful.
# Compile of fifo_control_wc.vhd was successful.
# Compile of generic_bm_ahb.vhd was successful.
# Compile of generic_bm_axi.vhd was successful.
# Compile of gencomp.vhd was successful.
# Compile of netcomp.vhd was successful.
# Compile of allclkgen.vhd was successful.
# Compile of allddr.vhd was successful.
# Compile of allmem.vhd was successful.
# Compile of allmul.vhd was successful.
# Compile of allpads.vhd was successful.
# Compile of alltap.vhd was successful.
# Compile of memory_inferred.vhd was successful.
# Compile of ddr_inferred.vhd was successful.
# Compile of mul_inferred.vhd was successful.
# Compile of ddr_phy_inferred.vhd was successful.
# Compile of ddrphy_datapath.vhd was successful.
# Compile of fifo_inferred.vhd was successful.
# Compile of sim_pll.vhd was successful.
# Compile of lpddr2_phy_inferred.vhd was successful.
# Compile of techbuf.vhd was successful.
# Compile of clkgen.vhd was successful.
# Compile of clkmux.vhd was successful.
# Compile of clkinv.vhd was successful.
# Compile of clkand.vhd was successful.
# Compile of grgates.vhd was successful.
# Compile of ddr_ireg.vhd was successful.
# Compile of ddr_oreg.vhd was successful.
# Compile of clkpad.vhd was successful.
# Compile of clkpad_ds.vhd was successful.
# Compile of inpad.vhd was successful.
# Compile of inpad_ds.vhd was successful.
# Compile of iodpad.vhd was successful.
# Compile of iopad.vhd was successful.
# Compile of iopad_ds.vhd was successful.
# Compile of lvds_combo.vhd was successful.
# Compile of odpad.vhd was successful.
# Compile of outpad.vhd was successful.
# Compile of outpad_ds.vhd was successful.
# Compile of toutpad.vhd was successful.
# Compile of toutpad_ds.vhd was successful.
# Compile of skew_outpad.vhd was successful.
# Compile of ddrphy.vhd was successful.
# Compile of syncram.vhd was successful.
# Compile of syncram64.vhd was successful.
# Compile of syncram_2p.vhd was successful.
# Compile of syncram_dp.vhd was successful.
# Compile of syncfifo_2p.vhd was successful.
# Compile of regfile_3p.vhd was successful.
# Compile of tap.vhd was successful.
# Compile of nandtree.vhd was successful.
# Compile of grlfpw_net.vhd was successful.
# Compile of grfpw_net.vhd was successful.
# Compile of leon3_net.vhd was successful.
# Compile of leon4_net.vhd was successful.
# Compile of mul_61x61.vhd was successful.
# Compile of cpu_disas_net.vhd was successful.
# Compile of ringosc.vhd was successful.
# Compile of grpci2_phy_net.vhd was successful.
# Compile of system_monitor.vhd was successful.
# Compile of inpad_ddr.vhd was successful.
# Compile of outpad_ddr.vhd was successful.
# Compile of iopad_ddr.vhd was successful.
# Compile of syncram128bw.vhd was successful.
# Compile of syncram256bw.vhd was successful.
# Compile of syncram128.vhd was successful.
# Compile of syncram156bw.vhd was successful.
# Compile of techmult.vhd was successful.
# Compile of spictrl_net.vhd was successful.
# Compile of scanreg.vhd was successful.
# Compile of syncrambw.vhd was successful.
# Compile of syncram_2pbw.vhd was successful.
# Compile of sdram_phy.vhd was successful.
# Compile of syncreg.vhd was successful.
# Compile of serdes.vhd was successful.
# Compile of iopad_tm.vhd was successful.
# Compile of toutpad_tm.vhd was successful.
# Compile of memrwcol.vhd was successful.
# Compile of cdcbus.vhd was successful.
# Compile of ethcomp.vhd was successful.
# Compile of greth_pkg.vhd was successful.
# Compile of eth_rstgen.vhd was successful.
# Compile of eth_edcl_ahb_mst.vhd was successful.
# Compile of eth_ahb_mst.vhd was successful.
# Compile of greth_tx.vhd was successful.
# Compile of greth_rx.vhd was successful.
# Compile of grethc.vhd was successful.
# Compile of greth_gen.vhd was successful.
# Compile of cancomp.vhd was successful.
# Compile of can_top.vhd was successful.
# Compile of i2c_master_bit_ctrl.vhd was successful.
# Compile of i2c_master_byte_ctrl.vhd was successful.
# Compile of i2coc.vhd was successful.
# Compile of arith.vhd was successful.
# Compile of mul32.vhd was successful.
# Compile of div32.vhd was successful.
# Compile of memctrl.vhd was successful.
# Compile of sdctrl.vhd was successful.
# Compile of sdctrl64.vhd was successful.
# Compile of sdmctrl.vhd was successful.
# Compile of srctrl.vhd was successful.
# Compile of mmuconfig.vhd was successful.
# Compile of mmuiface.vhd was successful.
# Compile of libmmu.vhd was successful.
# Compile of mmutlbcam.vhd was successful.
# Compile of mmulrue.vhd was successful.
# Compile of mmulru.vhd was successful.
# Compile of mmutlb.vhd was successful.
# Compile of mmutw.vhd was successful.
# Compile of mmu.vhd was successful.
# Compile of leon3.vhd was successful.
# Compile of grfpushwx.vhd was successful.
# Compile of tbufmem.vhd was successful.
# Compile of tbufmem_2p.vhd was successful.
# Compile of dsu3x.vhd was successful.
# Compile of dsu3.vhd was successful.
# Compile of dsu3_mb.vhd was successful.
# Compile of libfpu.vhd was successful.
# Compile of libiu.vhd was successful.
# Compile of libcache.vhd was successful.
# Compile of libleon3.vhd was successful.
# Compile of regfile_3p_l3.vhd was successful.
# Compile of mmu_acache.vhd was successful.
# Compile of mmu_icache.vhd was successful.
# Compile of mmu_dcache.vhd was successful.
# Compile of cachemem.vhd was successful.
# Compile of mmu_cache.vhd was successful.
# Compile of grfpwx.vhd was successful.
# Compile of grlfpwx.vhd was successful.
# Compile of iu3.vhd was successful.
# Compile of proc3.vhd was successful.
# Compile of grfpwxsh.vhd was successful.
# Compile of leon3x.vhd was successful.
# Compile of leon3cg.vhd was successful.
# Compile of leon3s.vhd was successful.
# Compile of leon3sh.vhd was successful.
# Compile of l3stat.vhd was successful.
# Compile of cmvalidbits.vhd was successful.
# Compile of leon4.vhd was successful.
# Compile of l2cache.vhd was successful.
# Compile of can.vhd was successful.
# Compile of can_mod.vhd was successful.
# Compile of can_oc.vhd was successful.
# Compile of can_mc.vhd was successful.
# Compile of canmux.vhd was successful.
# Compile of can_rd.vhd was successful.
# Compile of axi.vhd was successful.
# Compile of ahbm2axi.vhd was successful.
# Compile of ahbm2axi3.vhd was successful.
# Compile of ahbm2axi4.vhd was successful.
# Compile of axinullslv.vhd was successful.
# Compile of ahb2axib.vhd was successful.
# Compile of ahb2axi3b.vhd was successful.
# Compile of ahb2axi4b.vhd was successful.
# Compile of ahb2axi_l.vhd was successful.
# Compile of misc.vhd was successful.
# Compile of rstgen.vhd was successful.
# Compile of gptimer.vhd was successful.
# Compile of ahbram.vhd was successful.
# Compile of ahbdpram.vhd was successful.
# Compile of ahbtrace_mmb.vhd was successful.
# Compile of ahbtrace_mb.vhd was successful.
# Compile of ahbtrace.vhd was successful.
# Compile of grgpio.vhd was successful.
# Compile of ahbstat.vhd was successful.
# Compile of logan.vhd was successful.
# Compile of apbps2.vhd was successful.
# Compile of charrom_package.vhd was successful.
# Compile of charrom.vhd was successful.
# Compile of apbvga.vhd was successful.
# Compile of svgactrl.vhd was successful.
# Compile of grsysmon.vhd was successful.
# Compile of gracectrl.vhd was successful.
# Compile of grgpreg.vhd was successful.
# Compile of ahb_mst_iface.vhd was successful.
# Compile of grgprbank.vhd was successful.
# Compile of grversion.vhd was successful.
# Compile of apb3cdc.vhd was successful.
# Compile of ahbsmux.vhd was successful.
# Compile of ahbmmux.vhd was successful.
# Compile of grtachom.vhd was successful.
# Compile of net.vhd was successful.
# Compile of uart.vhd was successful.
# Compile of libdcom.vhd was successful with warnings.
# Compile of apbuart.vhd was successful.
# Compile of dcom.vhd was successful.
# Compile of dcom_uart.vhd was successful.
# Compile of ahbuart.vhd was successful.
# Compile of sim.vhd was successful with warnings.
# Compile of sram.vhd was successful with warnings.
# Compile of sram16.vhd was successful with warnings.
# Compile of phy.vhd was successful with warnings.
# Compile of ser_phy.vhd was successful with warnings.
# Compile of ahbrep.vhd was successful.
# Compile of delay_wire.vhd was successful.
# Compile of pwm_check.vhd was successful with warnings.
# Compile of ramback.vhd was successful with warnings.
# Compile of slavecheck_slv.vhd was successful with warnings.
# Compile of ddrram.vhd was successful with warnings.
# Compile of ddr2ram.vhd was successful with warnings.
# Compile of ddr3ram.vhd was successful with warnings.
# Compile of sdrtestmod.vhd was successful.
# Compile of ahbram_sim.vhd was successful with warnings.
# Compile of aximem.vhd was successful.
# Compile of axirep.vhd was successful.
# Compile of axixmem.vhd was successful.
# Compile of sramtestmod.vhd was successful with warnings.
# Compile of uartprint.vhd was successful with warnings.
# Compile of dfi_phy_sim.vhd was successful.
# Compile of jtag.vhd was successful.
# Compile of libjtagcom.vhd was successful.
# Compile of jtagcom.vhd was successful.
# Compile of bscanregs.vhd was successful.
# Compile of bscanregsbd.vhd was successful.
# Compile of jtagcom2.vhd was successful.
# Compile of ahbjtag.vhd was successful.
# Compile of ahbjtag_bsd.vhd was successful.
# Compile of jtagcomrv.vhd was successful.
# Compile of ahbjtagrv.vhd was successful.
# Compile of jtagtst.vhd was successful with warnings.
# Compile of jtag_rv.vhd was successful with warnings.
# Compile of ethernet_mac.vhd was successful.
# Compile of greth.vhd was successful.
# Compile of greth_mb.vhd was successful.
# Compile of greth_gbit.vhd was successful.
# Compile of greths.vhd was successful.
# Compile of greth_gbit_mb.vhd was successful.
# Compile of greths_mb.vhd was successful.
# Compile of grethm.vhd was successful.
# Compile of grethm_mb.vhd was successful.
# Compile of rgmii.vhd was successful.
# Compile of rgmii_kc705.vhd was successful.
# Compile of rgmii_series7.vhd was successful.
# Compile of rgmii_series6.vhd was successful.
# Compile of comma_detect.vhd was successful.
# Compile of elastic_buffer.vhd was successful.
# Compile of gmii_to_mii.vhd was successful.
# Compile of word_aligner.vhd was successful.
# Compile of i2c.vhd was successful.
# Compile of i2cmst.vhd was successful.
# Compile of i2cmst_gen.vhd was successful.
# Compile of i2cslv.vhd was successful.
# Compile of i2c2ahbx.vhd was successful.
# Compile of i2c2ahb.vhd was successful.
# Compile of i2c2ahb_apb.vhd was successful.
# Compile of i2c2ahb_gen.vhd was successful.
# Compile of i2c2ahb_apb_gen.vhd was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of spi.vhd was successful.
# Compile of spimctrl.vhd was successful.
# Compile of spictrlx.vhd was successful.
# Compile of spictrl.vhd was successful.
# Compile of spi2ahbx.vhd was successful.
# Compile of spi2ahb.vhd was successful.
# Compile of spi2ahb_apb.vhd was successful.
# Compile of spi_flash.vhd was successful.
# Compile of grdmac2_pkg.vhd was successful.
# Compile of grdmac2_apb.vhd was successful.
# Compile of mem2buf.vhd was successful.
# Compile of buf2mem.vhd was successful.
# Compile of grdmac2_ctrl.vhd was successful.
# Compile of grdmac2.vhd was successful.
# Compile of grdmac2_ahb.vhd was successful.
# Compile of grdmac2_acc.vhd was successful.
# Compile of grdmac2_axi.vhd was successful.
# Compile of subsys.vhd was successful.
# Compile of leon_dsu_stat_base.vhd was successful.
# Compile of plic.vhd was successful.
# Compile of grplic.vhd was successful.
# Compile of plic_encoder.vhd was successful.
# Compile of plic_gateway.vhd was successful.
# Compile of plic_target.vhd was successful.
# Compile of grplic_ahb.vhd was successful.
# Compile of l2c_lite.vhd was successful.
# Compile of l2c_lite_mem.vhd was successful.
# Compile of l2c_lite_ctrl.vhd was successful.
# Compile of l2c_lite_ahb.vhd was successful.
# Compile of l2c_lite_axi.vhd was successful.
# Compile of noelv_cfg_64.vhd was successful.
# Compile of noelv.vhd was successful.
# Compile of clint.vhd was successful.
# Compile of clint_ahb.vhd was successful.
# Compile of noelvint.vhd was successful.
# Compile of utilnv.vhd was successful.
# Compile of mmuconfig.vhd was successful.
# Compile of bhtnv.vhd was successful.
# Compile of btbnv.vhd was successful.
# Compile of btbdmnv.vhd was successful.
# Compile of rasnv.vhd was successful.
# Compile of tbufmemnv.vhd was successful.
# Compile of cachememnv.vhd was successful.
# Compile of mul64.vhd was successful.
# Compile of div64.vhd was successful.
# Compile of regfile64sramnv.vhd was successful.
# Compile of regfile64dffnv.vhd was successful.
# Compile of progbuf.vhd was successful.
# Compile of fputilnv.vhd was successful.
# Compile of iunv.vhd was successful.
# Compile of cpucorenv.vhd was successful.
# Compile of rvdmx.vhd was successful.
# Compile of rvdm.vhd was successful.
# Compile of cctrlnv.vhd was successful.
# Compile of mulfp.vhd was successful.
# Compile of nanofpunv.vhd was successful.
# Compile of noelvcpu.vhd was successful.
# Compile of dummy_pnp.vhd was successful.
# Compile of noelvsys.vhd was successful.
# Compile of debug.vhd was successful.
# Compile of grtestmod.vhd was successful with warnings.
# Compile of cpu_disas.vhd was successful.
# Compile of config.vhd was successful.
# Compile of config_local.vhd was successful.
# Compile of rev.vhd was successful.
# Compile of cfgmap.vhd was successful.
# Compile of noelvcore.vhd was successful.
# Compile of ahbrom.vhd was successful.
# Compile of ahbrom64.vhd was successful.
# Compile of ahbrom128.vhd was successful.
# Compile of noelvmp.vhd was successful.
# Compile of testbench.vhd was successful.
# 361 compiles, 0 failed with no errors.
vsim work.testbench
# End time: 14:52:14 on Feb 24,2022, Elapsed time: 0:03:15
# Errors: 0, Warnings: 1203
# vsim work.testbench 
# Start time: 14:52:14 on Feb 24,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/techmap/maps/tap.vhd(278): (vopt-3473) Component instance "u0 : tap_gen" is not bound.
#         Region: /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tap0/inf
###### /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/grlib/util/util.vhd(36): END OF FILE
# ** Warning: /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/grlib/util/util.vhd(36): (vopt-2063) Complete design-unit 'report_version' is inside synthesis_off/translate_off pragma.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading grlib.config_types
# Loading grlib.config
# Loading grlib.version
# Loading grlib.stdlib(body)
# Loading grlib.amba(body)
# Loading gaisler.uart
# Loading grlib.devices
# Loading techmap.gencomp
# Loading gaisler.misc(body)
# Loading gaisler.libdcom(body)
# Loading grlib.stdio(body)
# Loading gaisler.sim(body)
# Loading work.debug
# Loading work.config
# Loading gaisler.leon3
# Loading gaisler.net
# Loading gaisler.jtag
# Loading gaisler.axi(body)
# Loading gaisler.plic
# Loading gaisler.l2cache(body)
# Loading gaisler.noelv_cfg
# Loading gaisler.noelv
# Loading work.config_local
# Loading work.cfgmap
# Loading work.testbench(behav)#1
# Loading work.rev
# Loading techmap.allpads
# Loading work.noelvmp(rtl)#1
# Loading techmap.allclkgen
# Loading techmap.clkgen(struct)#1
# Loading ieee.math_real(body)
# Loading grlib.testlib(body)
# Loading work.noelvcore(rtl)#1
# Loading grlib.riscv
# Loading gaisler.arith(body)
# Loading gaisler.noelvint(body)
# Loading gaisler.noelvsys(hier)#1
# Loading grlib.ahbctrl(rtl)#1
# Loading grlib.apbctrlx(rtl)#1
# Loading gaisler.noelvcpu(hier)#1
# Loading techmap.netcomp
# Loading gaisler.utilnv(body)
# Loading gaisler.mmucacheconfig(body)
# Loading techmap.allmem
# Loading gaisler.cpucorenv(rtl)#1
# Loading gaisler.fputilnv(body)
# Loading grlib.riscv_disas(body)
# Loading gaisler.iunv(rtl)#1
# Loading grlib.multlib
# Loading techmap.allmul
# Loading ieee.std_logic_arith(body)
# Loading gaisler.mul64(rtl)#1
# Loading gaisler.div64(rtl)#1
# Loading grlib.sparc
# Loading gaisler.cctrlnv(rtl)#1
# Loading techmap.syncram_2p(rtl)#1
# Loading gaisler.regfile64sramnv(rtl)#1
# Loading techmap.syncram_2p(rtl)#2
# Loading gaisler.regfile64sramnv(rtl)#2
# Loading gaisler.cachememnv(rtl)#1
# Loading techmap.syncram(rtl)#2
# Loading techmap.syncram(rtl)#3
# Loading techmap.syncram_2p(rtl)#3
# Loading techmap.syncram(rtl)#4
# Loading techmap.syncram64(rtl)#2
# Loading techmap.syncram(rtl)#5
# Loading gaisler.nanofpunv(rtl)#1
# Loading gaisler.rvdmx(rtl)#1
# Loading gaisler.ahbtrace_mmb(rtl)#1
# Loading techmap.syncram(rtl)#1
# Loading gaisler.apbuart(rtl)#1
# Loading gaisler.gptimer(rtl)#1
# Loading gaisler.grplic_ahb(rtl)#1
# Loading gaisler.plic_gateway(rtl)#1
# Loading gaisler.dcom_uart(rtl)#1
# Loading grlib.dftlib
# Loading gaisler.libjtagcom
# Loading techmap.alltap
# Loading gaisler.ahbjtag(struct)#1
# ** Warning: (vsim-3473) Component instance "u0 : tap_gen" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tap0/inf File: /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/techmap/maps/tap.vhd
# Loading gaisler.jtagcom2(rtl)#1
# Loading gaisler.grgpio(rtl)#1
# Loading gaisler.ethernet_mac
# Loading eth.ethcomp
# Loading gaisler.grethm_mb(rtl)#1
# Loading eth.grethpkg(body)
# Loading eth.grethc(rtl)#1
# Loading eth.greth_tx(rtl)#1
# Loading eth.greth_rx(rtl)#1
# Loading techmap.syncram_2p(rtl)#4
# Loading techmap.syncram_2p(rtl)#5
# Loading techmap.syncram_2p(rtl)#6
# Loading gaisler.ahbram_sim(rtl)#2
# Loading gaisler.ahbram_sim(rtl)#1
# Loading techmap.iopad(rtl)#1
# Loading techmap.inpadv(rtl)#1
# Loading techmap.outpadv(rtl)#1
# Loading gaisler.phy(behavioral)#1
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/clkgen0/cgo.PLL_TESTOUT, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/cgo.PLL_TESTOUT.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu0/cnt.icmiss, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu_cnt.icmiss.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu0/cnt.itlbmiss, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu_cnt.itlbmiss.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu0/cnt.dcmiss, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu_cnt.dcmiss.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu0/cnt.dtlbmiss, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu_cnt.dtlbmiss.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(511), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(511).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(510), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(510).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(509), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(509).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(508), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(508).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(507), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(507).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(506), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(506).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(505), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(505).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(504), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(504).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(503), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(503).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(502), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(502).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(501), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(501).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(500), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(500).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(499), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(499).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(498), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(498).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(497), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(497).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(496), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(496).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(495), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(495).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(494), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(494).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(493), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(493).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(492), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(492).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(491), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(491).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(490), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(490).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(489), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(489).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(488), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(488).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(487), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(487).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(486), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(486).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(485), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(485).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(484), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(484).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(483), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(483).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(482), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(482).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(481), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(481).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(480), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(480).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(479), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(479).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(478), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(478).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(477), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(477).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(476), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(476).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(475), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(475).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(474), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(474).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(473), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(473).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(472), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(472).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(471), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(471).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(470), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(470).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(469), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(469).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(468), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(468).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(467), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(467).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(466), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(466).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(465), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(465).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(464), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(464).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(463), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(463).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(462), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(462).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(461), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(461).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(460), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(460).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(459), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(459).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(458), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(458).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(457), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(457).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(456), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(456).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(455), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(455).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(454), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(454).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(453), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(453).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(452), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(452).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(451), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(451).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(450), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(450).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(449), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(449).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(448), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(448).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tap0/tapo_ninst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tapo_ninst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tdo, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/tdo.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/eth0/e1/m100/u0/ethc0/ahb0/ahbmo.endian, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/eth0/e1/m100/u0/ethc0/ahbmo.endian.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/eth0/e1/m100/u0/ethc0/edclmst/ahb1/ahbmo.endian, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/eth0/e1/m100/u0/ethc0/ahbmo2.endian.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/dmreset has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.id(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.addr(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.len(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.size(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.burst(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.lock(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.cache(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.prot(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.last has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.id(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.data(127 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.strb(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.b.ready has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.id(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.addr(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.len(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.size(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.burst(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.lock(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.cache(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.prot(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.r.ready has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/tdo, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/tdo.
add wave -position insertpoint  \
sim:/testbench/cpu/core0/noelv0/instr_cnt
run
# NOELV/GRLIB Generic Demonstration design
# GRLIB Version 2022.1.0, build 4272
# Target technology: inferred  , memory library: inferred  
# ahbctrl: AHB arbiter/multiplexer rev 1
# ahbctrl: Common I/O area at 0xfff00000, 1 Mbyte
# ahbctrl: AHB masters: 5, AHB slaves: 12
# ahbctrl: Configuration area at 0xfffff000, 4 kbyte
# ahbctrl: mst0: Cobham Gaisler          NOEL-V RISC-V Processor         
# ahbctrl: mst1: Cobham Gaisler          GR Ethernet MAC                 
# ahbctrl: mst2: Cobham Gaisler          AHB Debug UART                  
# ahbctrl: mst3: Cobham Gaisler          JTAG Debug Link                 
# ahbctrl: mst4: Cobham Gaisler          EDCL master interface           
# ahbctrl: slv0: Cobham Gaisler          Single-port AHB SRAM module     
# ahbctrl:       memory at 0x00000000, size 2048 Mbyte, cacheable, prefetch
# ahbctrl: slv1: Cobham Gaisler          Single-port AHB SRAM module     
# ahbctrl:       memory at 0xc0000000, size 512 Mbyte, cacheable, prefetch
# ahbctrl: slv2: Cobham Gaisler          Test report module              
# ahbctrl:       memory at 0x80000000, size 1 Mbyte
# ahbctrl: slv4: Cobham Gaisler          AHB/APB Bridge                  
# ahbctrl:       memory at 0xfc000000, size 1 Mbyte
# ahbctrl: slv5: Cobham Gaisler          RISC-V CLINT                    
# ahbctrl:       memory at 0xe0000000, size 1 Mbyte
# ahbctrl: slv6: Cobham Gaisler          RISC-V PLIC                     
# ahbctrl:       memory at 0xf8000000, size 64 Mbyte
# ahbctrl: slv8: Cobham Gaisler          RISC-V Debug Module             
# ahbctrl:       memory at 0xfe000000, size 16 Mbyte
# ahbctrl: slv11: Cobham Gaisler          AMBA Trace Buffer               
# ahbctrl:       I/O port at 0xfff00000, size 128kbyte
# apbctrl: APB Bridge at 0xfc000000 rev 1
# apbctrl: slv1: Cobham Gaisler          Version and Revision Register   
# apbctrl:       I/O ports at 0xfc081000, size 256 byte 
# apbctrl: slv2: Cobham Gaisler          AHB Status Register             
# apbctrl:       I/O ports at 0xfc082000, size 256 byte 
# apbctrl: slv3: Cobham Gaisler          General Purpose I/O port        
# apbctrl:       I/O ports at 0xfc083000, size 256 byte 
# apbctrl: slv4: Cobham Gaisler          GR Ethernet MAC                 
# apbctrl:       I/O ports at 0xfc084000, size 256 byte 
# apbctrl: slv6: Cobham Gaisler          AHB Debug UART                  
# apbctrl:       I/O ports at 0xfc086000, size 256 byte 
# apbctrl: slv7: Cobham Gaisler          Modular Timer Unit              
# apbctrl:       I/O ports at 0xfc000000, size 256 byte 
# apbctrl: slv8: Cobham Gaisler          Generic UART                    
# apbctrl:       I/O ports at 0xfc001000, size 256 byte 
# ahbram1: AHB SRAM Module rev 1, 1024 kbytes
# ahbram0: AHB SRAM Module rev 1, 1024 kbytes
# testmod2: Test report module
# greth1: 10/100 Mbit Ethernet MAC rev 01, EDCL 1, buffer 2 kbyte 128 txfifo, irq 5
# grversion1: General Version Number rev 0
# grgpio3: 20-bit GPIO Unit rev 3
# ahbstat2: AHB status unit rev 0, irq 4
# ahbjtag AHB Debug JTAG rev 2
# ahbuart6: AHB Debug UART rev 0
# gptimer7: Timer Unit rev 1, 16-bit scaler, 2 32-bit timers, irq 2
# apbuart8: Generic UART rev 1, fifo 8, irq 1, scaler bits 12
# ahbtrace11: AHB Trace Buffer, 2 kbytes
run
# Compile of version.vhd was successful.
# Compile of config_types.vhd was successful.
# Compile of grlib_config.vhd was successful.
# Compile of stdlib.vhd was successful.
# Compile of stdio.vhd was successful.
# Compile of testlib.vhd was successful with warnings.
# Compile of util.vhd was successful with warnings.
# Compile of sparc.vhd was successful.
# Compile of sparc_disas.vhd was successful with warnings.
# Compile of cpu_disas.vhd was successful with warnings.
# Compile of riscv.vhd was successful.
# Compile of riscv_disas.vhd was successful with warnings.
# Compile of cpu_disas.vhd was successful with warnings.
# Compile of multlib.vhd was successful.
# Compile of leaves.vhd was successful.
# Compile of amba.vhd was successful.
# Compile of devices.vhd was successful.
# Compile of defmst.vhd was successful.
# Compile of apbctrl.vhd was successful.
# Compile of apbctrlx.vhd was successful.
# Compile of apbctrlsp.vhd was successful.
# Compile of apbctrldp.vhd was successful.
# Compile of apbctrl3p.vhd was successful.
# Compile of apbctrl4p.vhd was successful.
# Compile of ahbctrl.vhd was successful.
# Compile of dma2ahb_pkg.vhd was successful.
# Compile of dma2ahb.vhd was successful.
# Compile of ahbmst.vhd was successful.
# Compile of ahblitm2ahbm.vhd was successful.
# Compile of dma2ahb_tp.vhd was successful.
# Compile of amba_tp.vhd was successful.
# Compile of dftlib.vhd was successful.
# Compile of trstmux.vhd was successful.
# Compile of synciotest.vhd was successful.
# Compile of generic_bm_pkg.vhd was successful.
# Compile of ahb_be.vhd was successful.
# Compile of axi4_be.vhd was successful.
# Compile of bmahbmst.vhd was successful.
# Compile of bm_fre.vhd was successful.
# Compile of bm_me_rc.vhd was successful.
# Compile of bm_me_wc.vhd was successful.
# Compile of fifo_control_rc.vhd was successful.
# Compile of fifo_control_wc.vhd was successful.
# Compile of generic_bm_ahb.vhd was successful.
# Compile of generic_bm_axi.vhd was successful.
# Compile of gencomp.vhd was successful.
# Compile of netcomp.vhd was successful.
# Compile of allclkgen.vhd was successful.
# Compile of allddr.vhd was successful.
# Compile of allmem.vhd was successful.
# Compile of allmul.vhd was successful.
# Compile of allpads.vhd was successful.
# Compile of alltap.vhd was successful.
# Compile of memory_inferred.vhd was successful.
# Compile of ddr_inferred.vhd was successful.
# Compile of mul_inferred.vhd was successful.
# Compile of ddr_phy_inferred.vhd was successful.
# Compile of ddrphy_datapath.vhd was successful.
# Compile of fifo_inferred.vhd was successful.
# Compile of sim_pll.vhd was successful.
# Compile of lpddr2_phy_inferred.vhd was successful.
# Compile of techbuf.vhd was successful.
# Compile of clkgen.vhd was successful.
# Compile of clkmux.vhd was successful.
# Compile of clkinv.vhd was successful.
# Compile of clkand.vhd was successful.
# Compile of grgates.vhd was successful.
# Compile of ddr_ireg.vhd was successful.
# Compile of ddr_oreg.vhd was successful.
# Compile of clkpad.vhd was successful.
# Compile of clkpad_ds.vhd was successful.
# Compile of inpad.vhd was successful.
# Compile of inpad_ds.vhd was successful.
# Compile of iodpad.vhd was successful.
# Compile of iopad.vhd was successful.
# Compile of iopad_ds.vhd was successful.
# Compile of lvds_combo.vhd was successful.
# Compile of odpad.vhd was successful.
# Compile of outpad.vhd was successful.
# Compile of outpad_ds.vhd was successful.
# Compile of toutpad.vhd was successful.
# Compile of toutpad_ds.vhd was successful.
# Compile of skew_outpad.vhd was successful.
# Compile of ddrphy.vhd was successful.
# Compile of syncram.vhd was successful.
# Compile of syncram64.vhd was successful.
# Compile of syncram_2p.vhd was successful.
# Compile of syncram_dp.vhd was successful.
# Compile of syncfifo_2p.vhd was successful.
# Compile of regfile_3p.vhd was successful.
# Compile of tap.vhd was successful.
# Compile of nandtree.vhd was successful.
# Compile of grlfpw_net.vhd was successful.
# Compile of grfpw_net.vhd was successful.
# Compile of leon3_net.vhd was successful.
# Compile of leon4_net.vhd was successful.
# Compile of mul_61x61.vhd was successful.
# Compile of cpu_disas_net.vhd was successful.
# Compile of ringosc.vhd was successful.
# Compile of grpci2_phy_net.vhd was successful.
# Compile of system_monitor.vhd was successful.
# Compile of inpad_ddr.vhd was successful.
# Compile of outpad_ddr.vhd was successful.
# Compile of iopad_ddr.vhd was successful.
# Compile of syncram128bw.vhd was successful.
# Compile of syncram256bw.vhd was successful.
# Compile of syncram128.vhd was successful.
# Compile of syncram156bw.vhd was successful.
# Compile of techmult.vhd was successful.
# Compile of spictrl_net.vhd was successful.
# Compile of scanreg.vhd was successful.
# Compile of syncrambw.vhd was successful.
# Compile of syncram_2pbw.vhd was successful.
# Compile of sdram_phy.vhd was successful.
# Compile of syncreg.vhd was successful.
# Compile of serdes.vhd was successful.
# Compile of iopad_tm.vhd was successful.
# Compile of toutpad_tm.vhd was successful.
# Compile of memrwcol.vhd was successful.
# Compile of cdcbus.vhd was successful.
# Compile of ethcomp.vhd was successful.
# Compile of greth_pkg.vhd was successful.
# Compile of eth_rstgen.vhd was successful.
# Compile of eth_edcl_ahb_mst.vhd was successful.
# Compile of eth_ahb_mst.vhd was successful.
# Compile of greth_tx.vhd was successful.
# Compile of greth_rx.vhd was successful.
# Compile of grethc.vhd was successful.
# Compile of greth_gen.vhd was successful.
# Compile of cancomp.vhd was successful.
# Compile of can_top.vhd was successful.
# Compile of i2c_master_bit_ctrl.vhd was successful.
# Compile of i2c_master_byte_ctrl.vhd was successful.
# Compile of i2coc.vhd was successful.
# Compile of arith.vhd was successful.
# Compile of mul32.vhd was successful.
# Compile of div32.vhd was successful.
# Compile of memctrl.vhd was successful.
# Compile of sdctrl.vhd was successful.
# Compile of sdctrl64.vhd was successful.
# Compile of sdmctrl.vhd was successful.
# Compile of srctrl.vhd was successful.
# Compile of mmuconfig.vhd was successful.
# Compile of mmuiface.vhd was successful.
# Compile of libmmu.vhd was successful.
# Compile of mmutlbcam.vhd was successful.
# Compile of mmulrue.vhd was successful.
# Compile of mmulru.vhd was successful.
# Compile of mmutlb.vhd was successful.
# Compile of mmutw.vhd was successful.
# Compile of mmu.vhd was successful.
# Compile of leon3.vhd was successful.
# Compile of grfpushwx.vhd was successful.
# Compile of tbufmem.vhd was successful.
# Compile of tbufmem_2p.vhd was successful.
# Compile of dsu3x.vhd was successful.
# Compile of dsu3.vhd was successful.
# Compile of dsu3_mb.vhd was successful.
# Compile of libfpu.vhd was successful.
# Compile of libiu.vhd was successful.
# Compile of libcache.vhd was successful.
# Compile of libleon3.vhd was successful.
# Compile of regfile_3p_l3.vhd was successful.
# Compile of mmu_acache.vhd was successful.
# Compile of mmu_icache.vhd was successful.
# Compile of mmu_dcache.vhd was successful.
# Compile of cachemem.vhd was successful.
# Compile of mmu_cache.vhd was successful.
# Compile of grfpwx.vhd was successful.
# Compile of grlfpwx.vhd was successful.
# Compile of iu3.vhd was successful.
# Compile of proc3.vhd was successful.
# Compile of grfpwxsh.vhd was successful.
# Compile of leon3x.vhd was successful.
# Compile of leon3cg.vhd was successful.
# Compile of leon3s.vhd was successful.
# Compile of leon3sh.vhd was successful.
# Compile of l3stat.vhd was successful.
# Compile of cmvalidbits.vhd was successful.
# Compile of leon4.vhd was successful.
# Compile of l2cache.vhd was successful.
# Compile of can.vhd was successful.
# Compile of can_mod.vhd was successful.
# Compile of can_oc.vhd was successful.
# Compile of can_mc.vhd was successful.
# Compile of canmux.vhd was successful.
# Compile of can_rd.vhd was successful.
# Compile of axi.vhd was successful.
# Compile of ahbm2axi.vhd was successful.
# Compile of ahbm2axi3.vhd was successful.
# Compile of ahbm2axi4.vhd was successful.
# Compile of axinullslv.vhd was successful.
# Compile of ahb2axib.vhd was successful.
# Compile of ahb2axi3b.vhd was successful.
# Compile of ahb2axi4b.vhd was successful.
# Compile of ahb2axi_l.vhd was successful.
# Compile of misc.vhd was successful.
# Compile of rstgen.vhd was successful.
# Compile of gptimer.vhd was successful.
# Compile of ahbram.vhd was successful.
# Compile of ahbdpram.vhd was successful.
# Compile of ahbtrace_mmb.vhd was successful.
# Compile of ahbtrace_mb.vhd was successful.
# Compile of ahbtrace.vhd was successful.
# Compile of grgpio.vhd was successful.
# Compile of ahbstat.vhd was successful.
# Compile of logan.vhd was successful.
# Compile of apbps2.vhd was successful.
# Compile of charrom_package.vhd was successful.
# Compile of charrom.vhd was successful.
# Compile of apbvga.vhd was successful.
# Compile of svgactrl.vhd was successful.
# Compile of grsysmon.vhd was successful.
# Compile of gracectrl.vhd was successful.
# Compile of grgpreg.vhd was successful.
# Compile of ahb_mst_iface.vhd was successful.
# Compile of grgprbank.vhd was successful.
# Compile of grversion.vhd was successful.
# Compile of apb3cdc.vhd was successful.
# Compile of ahbsmux.vhd was successful.
# Compile of ahbmmux.vhd was successful.
# Compile of grtachom.vhd was successful.
# Compile of net.vhd was successful.
# Compile of uart.vhd was successful.
# Compile of libdcom.vhd was successful with warnings.
# Compile of apbuart.vhd was successful.
# Compile of dcom.vhd was successful.
# Compile of dcom_uart.vhd was successful.
# Compile of ahbuart.vhd was successful.
# Compile of sim.vhd was successful with warnings.
# Compile of sram.vhd was successful with warnings.
# Compile of sram16.vhd was successful with warnings.
# Compile of phy.vhd was successful with warnings.
# Compile of ser_phy.vhd was successful with warnings.
# Compile of ahbrep.vhd was successful.
# Compile of delay_wire.vhd was successful.
# Compile of pwm_check.vhd was successful with warnings.
# Compile of ramback.vhd was successful with warnings.
# Compile of slavecheck_slv.vhd was successful with warnings.
# Compile of ddrram.vhd was successful with warnings.
# Compile of ddr2ram.vhd was successful with warnings.
# Compile of ddr3ram.vhd was successful with warnings.
# Compile of sdrtestmod.vhd was successful.
# Compile of ahbram_sim.vhd was successful with warnings.
# Compile of aximem.vhd was successful.
# Compile of axirep.vhd was successful.
# Compile of axixmem.vhd was successful.
# Compile of sramtestmod.vhd was successful with warnings.
# Compile of uartprint.vhd was successful with warnings.
# Compile of dfi_phy_sim.vhd was successful.
# Compile of jtag.vhd was successful.
# Compile of libjtagcom.vhd was successful.
# Compile of jtagcom.vhd was successful.
# Compile of bscanregs.vhd was successful.
# Compile of bscanregsbd.vhd was successful.
# Compile of jtagcom2.vhd was successful.
# Compile of ahbjtag.vhd was successful.
# Compile of ahbjtag_bsd.vhd was successful.
# Compile of jtagcomrv.vhd was successful.
# Compile of ahbjtagrv.vhd was successful.
# Compile of jtagtst.vhd was successful with warnings.
# Compile of jtag_rv.vhd was successful with warnings.
# Compile of ethernet_mac.vhd was successful.
# Compile of greth.vhd was successful.
# Compile of greth_mb.vhd was successful.
# Compile of greth_gbit.vhd was successful.
# Compile of greths.vhd was successful.
# Compile of greth_gbit_mb.vhd was successful.
# Compile of greths_mb.vhd was successful.
# Compile of grethm.vhd was successful.
# Compile of grethm_mb.vhd was successful.
# Compile of rgmii.vhd was successful.
# Compile of rgmii_kc705.vhd was successful.
# Compile of rgmii_series7.vhd was successful.
# Compile of rgmii_series6.vhd was successful.
# Compile of comma_detect.vhd was successful.
# Compile of elastic_buffer.vhd was successful.
# Compile of gmii_to_mii.vhd was successful.
# Compile of word_aligner.vhd was successful.
# Compile of i2c.vhd was successful.
# Compile of i2cmst.vhd was successful.
# Compile of i2cmst_gen.vhd was successful.
# Compile of i2cslv.vhd was successful.
# Compile of i2c2ahbx.vhd was successful.
# Compile of i2c2ahb.vhd was successful.
# Compile of i2c2ahb_apb.vhd was successful.
# Compile of i2c2ahb_gen.vhd was successful.
# Compile of i2c2ahb_apb_gen.vhd was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of spi.vhd was successful.
# Compile of spimctrl.vhd was successful.
# Compile of spictrlx.vhd was successful.
# Compile of spictrl.vhd was successful.
# Compile of spi2ahbx.vhd was successful.
# Compile of spi2ahb.vhd was successful.
# Compile of spi2ahb_apb.vhd was successful.
# Compile of spi_flash.vhd was successful.
# Compile of grdmac2_pkg.vhd was successful.
# Compile of grdmac2_apb.vhd was successful.
# Compile of mem2buf.vhd was successful.
# Compile of buf2mem.vhd was successful.
# Compile of grdmac2_ctrl.vhd was successful.
# Compile of grdmac2.vhd was successful.
# Compile of grdmac2_ahb.vhd was successful.
# Compile of grdmac2_acc.vhd was successful.
# Compile of grdmac2_axi.vhd was successful.
# Compile of subsys.vhd was successful.
# Compile of leon_dsu_stat_base.vhd was successful.
# Compile of plic.vhd was successful.
# Compile of grplic.vhd was successful.
# Compile of plic_encoder.vhd was successful.
# Compile of plic_gateway.vhd was successful.
# Compile of plic_target.vhd was successful.
# Compile of grplic_ahb.vhd was successful.
# Compile of l2c_lite.vhd was successful.
# Compile of l2c_lite_mem.vhd was successful.
# Compile of l2c_lite_ctrl.vhd was successful.
# Compile of l2c_lite_ahb.vhd was successful.
# Compile of l2c_lite_axi.vhd was successful.
# Compile of noelv_cfg_64.vhd was successful.
# Compile of noelv.vhd was successful.
# Compile of clint.vhd was successful.
# Compile of clint_ahb.vhd was successful.
# Compile of noelvint.vhd was successful.
# Compile of utilnv.vhd was successful.
# Compile of mmuconfig.vhd was successful.
# Compile of bhtnv.vhd was successful.
# Compile of btbnv.vhd was successful.
# Compile of btbdmnv.vhd was successful.
# Compile of rasnv.vhd was successful.
# Compile of tbufmemnv.vhd was successful.
# Compile of cachememnv.vhd was successful.
# Compile of mul64.vhd was successful.
# Compile of div64.vhd was successful.
# Compile of regfile64sramnv.vhd was successful.
# Compile of regfile64dffnv.vhd was successful.
# Compile of progbuf.vhd was successful.
# Compile of fputilnv.vhd was successful.
# Compile of iunv.vhd was successful.
# Compile of cpucorenv.vhd was successful.
# Compile of rvdmx.vhd was successful.
# Compile of rvdm.vhd was successful.
# Compile of cctrlnv.vhd was successful.
# Compile of mulfp.vhd was successful.
# Compile of nanofpunv.vhd was successful.
# Compile of noelvcpu.vhd was successful.
# Compile of dummy_pnp.vhd was successful.
# Compile of noelvsys.vhd was successful.
# Compile of debug.vhd was successful.
# Compile of grtestmod.vhd was successful with warnings.
# Compile of cpu_disas.vhd was successful.
# Compile of config.vhd was successful.
# Compile of config_local.vhd was successful.
# Compile of rev.vhd was successful.
# Compile of cfgmap.vhd was successful.
# Compile of noelvcore.vhd was successful.
# Compile of ahbrom.vhd was successful.
# Compile of ahbrom64.vhd was successful.
# Compile of ahbrom128.vhd was successful.
# Compile of noelvmp.vhd was successful.
# Compile of testbench.vhd was successful.
# 361 compiles, 0 failed with no errors.
vsim work.testbench
# End time: 14:57:13 on Feb 24,2022, Elapsed time: 0:04:59
# Errors: 0, Warnings: 1203
# vsim work.testbench 
# Start time: 14:57:13 on Feb 24,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/techmap/maps/tap.vhd(278): (vopt-3473) Component instance "u0 : tap_gen" is not bound.
#         Region: /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tap0/inf
###### /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/grlib/util/util.vhd(36): END OF FILE
# ** Warning: /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/grlib/util/util.vhd(36): (vopt-2063) Complete design-unit 'report_version' is inside synthesis_off/translate_off pragma.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading grlib.config_types
# Loading grlib.config
# Loading grlib.version
# Loading grlib.stdlib(body)
# Loading grlib.amba(body)
# Loading gaisler.uart
# Loading grlib.devices
# Loading techmap.gencomp
# Loading gaisler.misc(body)
# Loading gaisler.libdcom(body)
# Loading grlib.stdio(body)
# Loading gaisler.sim(body)
# Loading work.debug
# Loading work.config
# Loading gaisler.leon3
# Loading gaisler.net
# Loading gaisler.jtag
# Loading gaisler.axi(body)
# Loading gaisler.plic
# Loading gaisler.l2cache(body)
# Loading gaisler.noelv_cfg
# Loading gaisler.noelv
# Loading work.config_local
# Loading work.cfgmap
# Loading work.testbench(behav)#1
# Loading work.rev
# Loading techmap.allpads
# Loading work.noelvmp(rtl)#1
# Loading techmap.allclkgen
# Loading techmap.clkgen(struct)#1
# Loading ieee.math_real(body)
# Loading grlib.testlib(body)
# Loading work.noelvcore(rtl)#1
# Loading grlib.riscv
# Loading gaisler.arith(body)
# Loading gaisler.noelvint(body)
# Loading gaisler.noelvsys(hier)#1
# Loading grlib.ahbctrl(rtl)#1
# Loading grlib.apbctrlx(rtl)#1
# Loading gaisler.noelvcpu(hier)#1
# Loading techmap.netcomp
# Loading gaisler.utilnv(body)
# Loading gaisler.mmucacheconfig(body)
# Loading techmap.allmem
# Loading gaisler.cpucorenv(rtl)#1
# Loading gaisler.fputilnv(body)
# Loading grlib.riscv_disas(body)
# Loading gaisler.iunv(rtl)#1
# Loading grlib.multlib
# Loading techmap.allmul
# Loading ieee.std_logic_arith(body)
# Loading gaisler.mul64(rtl)#1
# Loading gaisler.div64(rtl)#1
# Loading grlib.sparc
# Loading gaisler.cctrlnv(rtl)#1
# Loading techmap.syncram_2p(rtl)#1
# Loading gaisler.regfile64sramnv(rtl)#1
# Loading techmap.syncram_2p(rtl)#2
# Loading gaisler.regfile64sramnv(rtl)#2
# Loading gaisler.cachememnv(rtl)#1
# Loading techmap.syncram(rtl)#2
# Loading techmap.syncram(rtl)#3
# Loading techmap.syncram_2p(rtl)#3
# Loading techmap.syncram(rtl)#4
# Loading techmap.syncram64(rtl)#2
# Loading techmap.syncram(rtl)#5
# Loading gaisler.nanofpunv(rtl)#1
# Loading gaisler.rvdmx(rtl)#1
# Loading gaisler.ahbtrace_mmb(rtl)#1
# Loading techmap.syncram(rtl)#1
# Loading gaisler.apbuart(rtl)#1
# Loading gaisler.gptimer(rtl)#1
# Loading gaisler.grplic_ahb(rtl)#1
# Loading gaisler.plic_gateway(rtl)#1
# Loading gaisler.dcom_uart(rtl)#1
# Loading grlib.dftlib
# Loading gaisler.libjtagcom
# Loading techmap.alltap
# Loading gaisler.ahbjtag(struct)#1
# ** Warning: (vsim-3473) Component instance "u0 : tap_gen" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tap0/inf File: /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/techmap/maps/tap.vhd
# Loading gaisler.jtagcom2(rtl)#1
# Loading gaisler.grgpio(rtl)#1
# Loading gaisler.ethernet_mac
# Loading eth.ethcomp
# Loading gaisler.grethm_mb(rtl)#1
# Loading eth.grethpkg(body)
# Loading eth.grethc(rtl)#1
# Loading eth.greth_tx(rtl)#1
# Loading eth.greth_rx(rtl)#1
# Loading techmap.syncram_2p(rtl)#4
# Loading techmap.syncram_2p(rtl)#5
# Loading techmap.syncram_2p(rtl)#6
# Loading gaisler.ahbram_sim(rtl)#2
# Loading gaisler.ahbram_sim(rtl)#1
# Loading techmap.iopad(rtl)#1
# Loading techmap.inpadv(rtl)#1
# Loading techmap.outpadv(rtl)#1
# Loading gaisler.phy(behavioral)#1
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/clkgen0/cgo.PLL_TESTOUT, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/cgo.PLL_TESTOUT.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu0/cnt.icmiss, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu_cnt.icmiss.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu0/cnt.itlbmiss, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu_cnt.itlbmiss.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu0/cnt.dcmiss, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu_cnt.dcmiss.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu0/cnt.dtlbmiss, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu_cnt.dtlbmiss.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(511), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(511).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(510), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(510).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(509), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(509).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(508), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(508).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(507), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(507).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(506), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(506).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(505), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(505).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(504), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(504).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(503), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(503).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(502), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(502).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(501), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(501).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(500), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(500).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(499), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(499).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(498), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(498).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(497), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(497).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(496), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(496).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(495), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(495).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(494), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(494).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(493), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(493).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(492), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(492).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(491), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(491).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(490), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(490).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(489), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(489).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(488), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(488).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(487), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(487).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(486), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(486).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(485), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(485).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(484), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(484).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(483), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(483).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(482), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(482).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(481), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(481).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(480), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(480).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(479), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(479).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(478), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(478).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(477), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(477).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(476), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(476).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(475), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(475).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(474), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(474).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(473), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(473).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(472), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(472).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(471), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(471).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(470), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(470).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(469), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(469).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(468), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(468).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(467), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(467).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(466), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(466).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(465), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(465).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(464), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(464).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(463), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(463).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(462), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(462).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(461), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(461).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(460), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(460).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(459), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(459).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(458), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(458).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(457), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(457).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(456), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(456).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(455), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(455).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(454), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(454).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(453), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(453).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(452), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(452).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(451), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(451).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(450), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(450).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(449), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(449).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(448), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(448).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tap0/tapo_ninst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tapo_ninst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tdo, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/tdo.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/eth0/e1/m100/u0/ethc0/ahb0/ahbmo.endian, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/eth0/e1/m100/u0/ethc0/ahbmo.endian.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/eth0/e1/m100/u0/ethc0/edclmst/ahb1/ahbmo.endian, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/eth0/e1/m100/u0/ethc0/ahbmo2.endian.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/dmreset has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.id(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.addr(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.len(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.size(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.burst(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.lock(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.cache(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.prot(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.last has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.id(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.data(127 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.strb(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.b.ready has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.id(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.addr(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.len(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.size(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.burst(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.lock(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.cache(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.prot(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.r.ready has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/tdo, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/tdo.
add wave -position insertpoint  \
sim:/testbench/cpu/core0/instr_cnt
run
# NOELV/GRLIB Generic Demonstration design
# GRLIB Version 2022.1.0, build 4272
# Target technology: inferred  , memory library: inferred  
# ahbctrl: AHB arbiter/multiplexer rev 1
# ahbctrl: Common I/O area at 0xfff00000, 1 Mbyte
# ahbctrl: AHB masters: 5, AHB slaves: 12
# ahbctrl: Configuration area at 0xfffff000, 4 kbyte
# ahbctrl: mst0: Cobham Gaisler          NOEL-V RISC-V Processor         
# ahbctrl: mst1: Cobham Gaisler          GR Ethernet MAC                 
# ahbctrl: mst2: Cobham Gaisler          AHB Debug UART                  
# ahbctrl: mst3: Cobham Gaisler          JTAG Debug Link                 
# ahbctrl: mst4: Cobham Gaisler          EDCL master interface           
# ahbctrl: slv0: Cobham Gaisler          Single-port AHB SRAM module     
# ahbctrl:       memory at 0x00000000, size 2048 Mbyte, cacheable, prefetch
# ahbctrl: slv1: Cobham Gaisler          Single-port AHB SRAM module     
# ahbctrl:       memory at 0xc0000000, size 512 Mbyte, cacheable, prefetch
# ahbctrl: slv2: Cobham Gaisler          Test report module              
# ahbctrl:       memory at 0x80000000, size 1 Mbyte
# ahbctrl: slv4: Cobham Gaisler          AHB/APB Bridge                  
# ahbctrl:       memory at 0xfc000000, size 1 Mbyte
# ahbctrl: slv5: Cobham Gaisler          RISC-V CLINT                    
# ahbctrl:       memory at 0xe0000000, size 1 Mbyte
# ahbctrl: slv6: Cobham Gaisler          RISC-V PLIC                     
# ahbctrl:       memory at 0xf8000000, size 64 Mbyte
# ahbctrl: slv8: Cobham Gaisler          RISC-V Debug Module             
# ahbctrl:       memory at 0xfe000000, size 16 Mbyte
# ahbctrl: slv11: Cobham Gaisler          AMBA Trace Buffer               
# ahbctrl:       I/O port at 0xfff00000, size 128kbyte
# apbctrl: APB Bridge at 0xfc000000 rev 1
# apbctrl: slv1: Cobham Gaisler          Version and Revision Register   
# apbctrl:       I/O ports at 0xfc081000, size 256 byte 
# apbctrl: slv2: Cobham Gaisler          AHB Status Register             
# apbctrl:       I/O ports at 0xfc082000, size 256 byte 
# apbctrl: slv3: Cobham Gaisler          General Purpose I/O port        
# apbctrl:       I/O ports at 0xfc083000, size 256 byte 
# apbctrl: slv4: Cobham Gaisler          GR Ethernet MAC                 
# apbctrl:       I/O ports at 0xfc084000, size 256 byte 
# apbctrl: slv6: Cobham Gaisler          AHB Debug UART                  
# apbctrl:       I/O ports at 0xfc086000, size 256 byte 
# apbctrl: slv7: Cobham Gaisler          Modular Timer Unit              
# apbctrl:       I/O ports at 0xfc000000, size 256 byte 
# apbctrl: slv8: Cobham Gaisler          Generic UART                    
# apbctrl:       I/O ports at 0xfc001000, size 256 byte 
# ahbram1: AHB SRAM Module rev 1, 1024 kbytes
# ahbram0: AHB SRAM Module rev 1, 1024 kbytes
# testmod2: Test report module
# greth1: 10/100 Mbit Ethernet MAC rev 01, EDCL 1, buffer 2 kbyte 128 txfifo, irq 5
# grversion1: General Version Number rev 0
# grgpio3: 20-bit GPIO Unit rev 3
# ahbstat2: AHB status unit rev 0, irq 4
# ahbjtag AHB Debug JTAG rev 2
# ahbuart6: AHB Debug UART rev 0
# gptimer7: Timer Unit rev 1, 16-bit scaler, 2 32-bit timers, irq 2
# apbuart8: Generic UART rev 1, fifo 8, irq 1, scaler bits 12
# ahbtrace11: AHB Trace Buffer, 2 kbytes
run
# Compile of version.vhd was successful.
# Compile of config_types.vhd was successful.
# Compile of grlib_config.vhd was successful.
# Compile of stdlib.vhd was successful.
# Compile of stdio.vhd was successful.
# Compile of testlib.vhd was successful with warnings.
# Compile of util.vhd was successful with warnings.
# Compile of sparc.vhd was successful.
# Compile of sparc_disas.vhd was successful with warnings.
# Compile of cpu_disas.vhd was successful with warnings.
# Compile of riscv.vhd was successful.
# Compile of riscv_disas.vhd was successful with warnings.
# Compile of cpu_disas.vhd was successful with warnings.
# Compile of multlib.vhd was successful.
# Compile of leaves.vhd was successful.
# Compile of amba.vhd was successful.
# Compile of devices.vhd was successful.
# Compile of defmst.vhd was successful.
# Compile of apbctrl.vhd was successful.
# Compile of apbctrlx.vhd was successful.
# Compile of apbctrlsp.vhd was successful.
# Compile of apbctrldp.vhd was successful.
# Compile of apbctrl3p.vhd was successful.
# Compile of apbctrl4p.vhd was successful.
# Compile of ahbctrl.vhd was successful.
# Compile of dma2ahb_pkg.vhd was successful.
# Compile of dma2ahb.vhd was successful.
# Compile of ahbmst.vhd was successful.
# Compile of ahblitm2ahbm.vhd was successful.
# Compile of dma2ahb_tp.vhd was successful.
# Compile of amba_tp.vhd was successful.
# Compile of dftlib.vhd was successful.
# Compile of trstmux.vhd was successful.
# Compile of synciotest.vhd was successful.
# Compile of generic_bm_pkg.vhd was successful.
# Compile of ahb_be.vhd was successful.
# Compile of axi4_be.vhd was successful.
# Compile of bmahbmst.vhd was successful.
# Compile of bm_fre.vhd was successful.
# Compile of bm_me_rc.vhd was successful.
# Compile of bm_me_wc.vhd was successful.
# Compile of fifo_control_rc.vhd was successful.
# Compile of fifo_control_wc.vhd was successful.
# Compile of generic_bm_ahb.vhd was successful.
# Compile of generic_bm_axi.vhd was successful.
# Compile of gencomp.vhd was successful.
# Compile of netcomp.vhd was successful.
# Compile of allclkgen.vhd was successful.
# Compile of allddr.vhd was successful.
# Compile of allmem.vhd was successful.
# Compile of allmul.vhd was successful.
# Compile of allpads.vhd was successful.
# Compile of alltap.vhd was successful.
# Compile of memory_inferred.vhd was successful.
# Compile of ddr_inferred.vhd was successful.
# Compile of mul_inferred.vhd was successful.
# Compile of ddr_phy_inferred.vhd was successful.
# Compile of ddrphy_datapath.vhd was successful.
# Compile of fifo_inferred.vhd was successful.
# Compile of sim_pll.vhd was successful.
# Compile of lpddr2_phy_inferred.vhd was successful.
# Compile of techbuf.vhd was successful.
# Compile of clkgen.vhd was successful.
# Compile of clkmux.vhd was successful.
# Compile of clkinv.vhd was successful.
# Compile of clkand.vhd was successful.
# Compile of grgates.vhd was successful.
# Compile of ddr_ireg.vhd was successful.
# Compile of ddr_oreg.vhd was successful.
# Compile of clkpad.vhd was successful.
# Compile of clkpad_ds.vhd was successful.
# Compile of inpad.vhd was successful.
# Compile of inpad_ds.vhd was successful.
# Compile of iodpad.vhd was successful.
# Compile of iopad.vhd was successful.
# Compile of iopad_ds.vhd was successful.
# Compile of lvds_combo.vhd was successful.
# Compile of odpad.vhd was successful.
# Compile of outpad.vhd was successful.
# Compile of outpad_ds.vhd was successful.
# Compile of toutpad.vhd was successful.
# Compile of toutpad_ds.vhd was successful.
# Compile of skew_outpad.vhd was successful.
# Compile of ddrphy.vhd was successful.
# Compile of syncram.vhd was successful.
# Compile of syncram64.vhd was successful.
# Compile of syncram_2p.vhd was successful.
# Compile of syncram_dp.vhd was successful.
# Compile of syncfifo_2p.vhd was successful.
# Compile of regfile_3p.vhd was successful.
# Compile of tap.vhd was successful.
# Compile of nandtree.vhd was successful.
# Compile of grlfpw_net.vhd was successful.
# Compile of grfpw_net.vhd was successful.
# Compile of leon3_net.vhd was successful.
# Compile of leon4_net.vhd was successful.
# Compile of mul_61x61.vhd was successful.
# Compile of cpu_disas_net.vhd was successful.
# Compile of ringosc.vhd was successful.
# Compile of grpci2_phy_net.vhd was successful.
# Compile of system_monitor.vhd was successful.
# Compile of inpad_ddr.vhd was successful.
# Compile of outpad_ddr.vhd was successful.
# Compile of iopad_ddr.vhd was successful.
# Compile of syncram128bw.vhd was successful.
# Compile of syncram256bw.vhd was successful.
# Compile of syncram128.vhd was successful.
# Compile of syncram156bw.vhd was successful.
# Compile of techmult.vhd was successful.
# Compile of spictrl_net.vhd was successful.
# Compile of scanreg.vhd was successful.
# Compile of syncrambw.vhd was successful.
# Compile of syncram_2pbw.vhd was successful.
# Compile of sdram_phy.vhd was successful.
# Compile of syncreg.vhd was successful.
# Compile of serdes.vhd was successful.
# Compile of iopad_tm.vhd was successful.
# Compile of toutpad_tm.vhd was successful.
# Compile of memrwcol.vhd was successful.
# Compile of cdcbus.vhd was successful.
# Compile of ethcomp.vhd was successful.
# Compile of greth_pkg.vhd was successful.
# Compile of eth_rstgen.vhd was successful.
# Compile of eth_edcl_ahb_mst.vhd was successful.
# Compile of eth_ahb_mst.vhd was successful.
# Compile of greth_tx.vhd was successful.
# Compile of greth_rx.vhd was successful.
# Compile of grethc.vhd was successful.
# Compile of greth_gen.vhd was successful.
# Compile of cancomp.vhd was successful.
# Compile of can_top.vhd was successful.
# Compile of i2c_master_bit_ctrl.vhd was successful.
# Compile of i2c_master_byte_ctrl.vhd was successful.
# Compile of i2coc.vhd was successful.
# Compile of arith.vhd was successful.
# Compile of mul32.vhd was successful.
# Compile of div32.vhd was successful.
# Compile of memctrl.vhd was successful.
# Compile of sdctrl.vhd was successful.
# Compile of sdctrl64.vhd was successful.
# Compile of sdmctrl.vhd was successful.
# Compile of srctrl.vhd was successful.
# Compile of mmuconfig.vhd was successful.
# Compile of mmuiface.vhd was successful.
# Compile of libmmu.vhd was successful.
# Compile of mmutlbcam.vhd was successful.
# Compile of mmulrue.vhd was successful.
# Compile of mmulru.vhd was successful.
# Compile of mmutlb.vhd was successful.
# Compile of mmutw.vhd was successful.
# Compile of mmu.vhd was successful.
# Compile of leon3.vhd was successful.
# Compile of grfpushwx.vhd was successful.
# Compile of tbufmem.vhd was successful.
# Compile of tbufmem_2p.vhd was successful.
# Compile of dsu3x.vhd was successful.
# Compile of dsu3.vhd was successful.
# Compile of dsu3_mb.vhd was successful.
# Compile of libfpu.vhd was successful.
# Compile of libiu.vhd was successful.
# Compile of libcache.vhd was successful.
# Compile of libleon3.vhd was successful.
# Compile of regfile_3p_l3.vhd was successful.
# Compile of mmu_acache.vhd was successful.
# Compile of mmu_icache.vhd was successful.
# Compile of mmu_dcache.vhd was successful.
# Compile of cachemem.vhd was successful.
# Compile of mmu_cache.vhd was successful.
# Compile of grfpwx.vhd was successful.
# Compile of grlfpwx.vhd was successful.
# Compile of iu3.vhd was successful.
# Compile of proc3.vhd was successful.
# Compile of grfpwxsh.vhd was successful.
# Compile of leon3x.vhd was successful.
# Compile of leon3cg.vhd was successful.
# Compile of leon3s.vhd was successful.
# Compile of leon3sh.vhd was successful.
# Compile of l3stat.vhd was successful.
# Compile of cmvalidbits.vhd was successful.
# Compile of leon4.vhd was successful.
# Compile of l2cache.vhd was successful.
# Compile of can.vhd was successful.
# Compile of can_mod.vhd was successful.
# Compile of can_oc.vhd was successful.
# Compile of can_mc.vhd was successful.
# Compile of canmux.vhd was successful.
# Compile of can_rd.vhd was successful.
# Compile of axi.vhd was successful.
# Compile of ahbm2axi.vhd was successful.
# Compile of ahbm2axi3.vhd was successful.
# Compile of ahbm2axi4.vhd was successful.
# Compile of axinullslv.vhd was successful.
# Compile of ahb2axib.vhd was successful.
# Compile of ahb2axi3b.vhd was successful.
# Compile of ahb2axi4b.vhd was successful.
# Compile of ahb2axi_l.vhd was successful.
# Compile of misc.vhd was successful.
# Compile of rstgen.vhd was successful.
# Compile of gptimer.vhd was successful.
# Compile of ahbram.vhd was successful.
# Compile of ahbdpram.vhd was successful.
# Compile of ahbtrace_mmb.vhd was successful.
# Compile of ahbtrace_mb.vhd was successful.
# Compile of ahbtrace.vhd was successful.
# Compile of grgpio.vhd was successful.
# Compile of ahbstat.vhd was successful.
# Compile of logan.vhd was successful.
# Compile of apbps2.vhd was successful.
# Compile of charrom_package.vhd was successful.
# Compile of charrom.vhd was successful.
# Compile of apbvga.vhd was successful.
# Compile of svgactrl.vhd was successful.
# Compile of grsysmon.vhd was successful.
# Compile of gracectrl.vhd was successful.
# Compile of grgpreg.vhd was successful.
# Compile of ahb_mst_iface.vhd was successful.
# Compile of grgprbank.vhd was successful.
# Compile of grversion.vhd was successful.
# Compile of apb3cdc.vhd was successful.
# Compile of ahbsmux.vhd was successful.
# Compile of ahbmmux.vhd was successful.
# Compile of grtachom.vhd was successful.
# Compile of net.vhd was successful.
# Compile of uart.vhd was successful.
# Compile of libdcom.vhd was successful with warnings.
# Compile of apbuart.vhd was successful.
# Compile of dcom.vhd was successful.
# Compile of dcom_uart.vhd was successful.
# Compile of ahbuart.vhd was successful.
# Compile of sim.vhd was successful with warnings.
# Compile of sram.vhd was successful with warnings.
# Compile of sram16.vhd was successful with warnings.
# Compile of phy.vhd was successful with warnings.
# Compile of ser_phy.vhd was successful with warnings.
# Compile of ahbrep.vhd was successful.
# Compile of delay_wire.vhd was successful.
# Compile of pwm_check.vhd was successful with warnings.
# Compile of ramback.vhd was successful with warnings.
# Compile of slavecheck_slv.vhd was successful with warnings.
# Compile of ddrram.vhd was successful with warnings.
# Compile of ddr2ram.vhd was successful with warnings.
# Compile of ddr3ram.vhd was successful with warnings.
# Compile of sdrtestmod.vhd was successful.
# Compile of ahbram_sim.vhd was successful with warnings.
# Compile of aximem.vhd was successful.
# Compile of axirep.vhd was successful.
# Compile of axixmem.vhd was successful.
# Compile of sramtestmod.vhd was successful with warnings.
# Compile of uartprint.vhd was successful with warnings.
# Compile of dfi_phy_sim.vhd was successful.
# Compile of jtag.vhd was successful.
# Compile of libjtagcom.vhd was successful.
# Compile of jtagcom.vhd was successful.
# Compile of bscanregs.vhd was successful.
# Compile of bscanregsbd.vhd was successful.
# Compile of jtagcom2.vhd was successful.
# Compile of ahbjtag.vhd was successful.
# Compile of ahbjtag_bsd.vhd was successful.
# Compile of jtagcomrv.vhd was successful.
# Compile of ahbjtagrv.vhd was successful.
# Compile of jtagtst.vhd was successful with warnings.
# Compile of jtag_rv.vhd was successful with warnings.
# Compile of ethernet_mac.vhd was successful.
# Compile of greth.vhd was successful.
# Compile of greth_mb.vhd was successful.
# Compile of greth_gbit.vhd was successful.
# Compile of greths.vhd was successful.
# Compile of greth_gbit_mb.vhd was successful.
# Compile of greths_mb.vhd was successful.
# Compile of grethm.vhd was successful.
# Compile of grethm_mb.vhd was successful.
# Compile of rgmii.vhd was successful.
# Compile of rgmii_kc705.vhd was successful.
# Compile of rgmii_series7.vhd was successful.
# Compile of rgmii_series6.vhd was successful.
# Compile of comma_detect.vhd was successful.
# Compile of elastic_buffer.vhd was successful.
# Compile of gmii_to_mii.vhd was successful.
# Compile of word_aligner.vhd was successful.
# Compile of i2c.vhd was successful.
# Compile of i2cmst.vhd was successful.
# Compile of i2cmst_gen.vhd was successful.
# Compile of i2cslv.vhd was successful.
# Compile of i2c2ahbx.vhd was successful.
# Compile of i2c2ahb.vhd was successful.
# Compile of i2c2ahb_apb.vhd was successful.
# Compile of i2c2ahb_gen.vhd was successful.
# Compile of i2c2ahb_apb_gen.vhd was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of spi.vhd was successful.
# Compile of spimctrl.vhd was successful.
# Compile of spictrlx.vhd was successful.
# Compile of spictrl.vhd was successful.
# Compile of spi2ahbx.vhd was successful.
# Compile of spi2ahb.vhd was successful.
# Compile of spi2ahb_apb.vhd was successful.
# Compile of spi_flash.vhd was successful.
# Compile of grdmac2_pkg.vhd was successful.
# Compile of grdmac2_apb.vhd was successful.
# Compile of mem2buf.vhd was successful.
# Compile of buf2mem.vhd was successful.
# Compile of grdmac2_ctrl.vhd was successful.
# Compile of grdmac2.vhd was successful.
# Compile of grdmac2_ahb.vhd was successful.
# Compile of grdmac2_acc.vhd was successful.
# Compile of grdmac2_axi.vhd was successful.
# Compile of subsys.vhd was successful.
# Compile of leon_dsu_stat_base.vhd was successful.
# Compile of plic.vhd was successful.
# Compile of grplic.vhd was successful.
# Compile of plic_encoder.vhd was successful.
# Compile of plic_gateway.vhd was successful.
# Compile of plic_target.vhd was successful.
# Compile of grplic_ahb.vhd was successful.
# Compile of l2c_lite.vhd was successful.
# Compile of l2c_lite_mem.vhd was successful.
# Compile of l2c_lite_ctrl.vhd was successful.
# Compile of l2c_lite_ahb.vhd was successful.
# Compile of l2c_lite_axi.vhd was successful.
# Compile of noelv_cfg_64.vhd was successful.
# Compile of noelv.vhd was successful.
# Compile of clint.vhd was successful.
# Compile of clint_ahb.vhd was successful.
# Compile of noelvint.vhd was successful.
# Compile of utilnv.vhd was successful.
# Compile of mmuconfig.vhd was successful.
# Compile of bhtnv.vhd was successful.
# Compile of btbnv.vhd was successful.
# Compile of btbdmnv.vhd was successful.
# Compile of rasnv.vhd was successful.
# Compile of tbufmemnv.vhd was successful.
# Compile of cachememnv.vhd was successful.
# Compile of mul64.vhd was successful.
# Compile of div64.vhd was successful.
# Compile of regfile64sramnv.vhd was successful.
# Compile of regfile64dffnv.vhd was successful.
# Compile of progbuf.vhd was successful.
# Compile of fputilnv.vhd was successful.
# Compile of iunv.vhd was successful.
# Compile of cpucorenv.vhd was successful.
# Compile of rvdmx.vhd was successful.
# Compile of rvdm.vhd was successful.
# Compile of cctrlnv.vhd was successful.
# Compile of mulfp.vhd was successful.
# Compile of nanofpunv.vhd was successful.
# Compile of noelvcpu.vhd was successful.
# Compile of dummy_pnp.vhd was successful.
# Compile of noelvsys.vhd was successful.
# Compile of debug.vhd was successful.
# Compile of grtestmod.vhd was successful with warnings.
# Compile of cpu_disas.vhd was successful.
# Compile of config.vhd was successful.
# Compile of config_local.vhd was successful.
# Compile of rev.vhd was successful.
# Compile of cfgmap.vhd was successful.
# Compile of noelvcore.vhd was successful.
# Compile of ahbrom.vhd was successful.
# Compile of ahbrom64.vhd was successful.
# Compile of ahbrom128.vhd was successful.
# Compile of noelvmp.vhd was successful.
# Compile of testbench.vhd was successful.
# 361 compiles, 0 failed with no errors.
vsim work.testbench
# End time: 15:01:46 on Feb 24,2022, Elapsed time: 0:04:33
# Errors: 0, Warnings: 1203
# vsim work.testbench 
# Start time: 15:01:46 on Feb 24,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/techmap/maps/tap.vhd(278): (vopt-3473) Component instance "u0 : tap_gen" is not bound.
#         Region: /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tap0/inf
###### /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/grlib/util/util.vhd(36): END OF FILE
# ** Warning: /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/grlib/util/util.vhd(36): (vopt-2063) Complete design-unit 'report_version' is inside synthesis_off/translate_off pragma.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading grlib.config_types
# Loading grlib.config
# Loading grlib.version
# Loading grlib.stdlib(body)
# Loading grlib.amba(body)
# Loading gaisler.uart
# Loading grlib.devices
# Loading techmap.gencomp
# Loading gaisler.misc(body)
# Loading gaisler.libdcom(body)
# Loading grlib.stdio(body)
# Loading gaisler.sim(body)
# Loading work.debug
# Loading work.config
# Loading gaisler.leon3
# Loading gaisler.net
# Loading gaisler.jtag
# Loading gaisler.axi(body)
# Loading gaisler.plic
# Loading gaisler.l2cache(body)
# Loading gaisler.noelv_cfg
# Loading gaisler.noelv
# Loading work.config_local
# Loading work.cfgmap
# Loading work.testbench(behav)#1
# Loading work.rev
# Loading techmap.allpads
# Loading work.noelvmp(rtl)#1
# Loading techmap.allclkgen
# Loading techmap.clkgen(struct)#1
# Loading ieee.math_real(body)
# Loading grlib.testlib(body)
# Loading work.noelvcore(rtl)#1
# Loading grlib.riscv
# Loading gaisler.arith(body)
# Loading gaisler.noelvint(body)
# Loading gaisler.noelvsys(hier)#1
# Loading grlib.ahbctrl(rtl)#1
# Loading grlib.apbctrlx(rtl)#1
# Loading gaisler.noelvcpu(hier)#1
# Loading techmap.netcomp
# Loading gaisler.utilnv(body)
# Loading gaisler.mmucacheconfig(body)
# Loading techmap.allmem
# Loading gaisler.cpucorenv(rtl)#1
# Loading gaisler.fputilnv(body)
# Loading grlib.riscv_disas(body)
# Loading gaisler.iunv(rtl)#1
# Loading grlib.multlib
# Loading techmap.allmul
# Loading ieee.std_logic_arith(body)
# Loading gaisler.mul64(rtl)#1
# Loading gaisler.div64(rtl)#1
# Loading grlib.sparc
# Loading gaisler.cctrlnv(rtl)#1
# Loading techmap.syncram_2p(rtl)#1
# Loading gaisler.regfile64sramnv(rtl)#1
# Loading techmap.syncram_2p(rtl)#2
# Loading gaisler.regfile64sramnv(rtl)#2
# Loading gaisler.cachememnv(rtl)#1
# Loading techmap.syncram(rtl)#2
# Loading techmap.syncram(rtl)#3
# Loading techmap.syncram_2p(rtl)#3
# Loading techmap.syncram(rtl)#4
# Loading techmap.syncram64(rtl)#2
# Loading techmap.syncram(rtl)#5
# Loading gaisler.nanofpunv(rtl)#1
# Loading gaisler.rvdmx(rtl)#1
# Loading gaisler.ahbtrace_mmb(rtl)#1
# Loading techmap.syncram(rtl)#1
# Loading gaisler.apbuart(rtl)#1
# Loading gaisler.gptimer(rtl)#1
# Loading gaisler.grplic_ahb(rtl)#1
# Loading gaisler.plic_gateway(rtl)#1
# Loading gaisler.dcom_uart(rtl)#1
# Loading grlib.dftlib
# Loading gaisler.libjtagcom
# Loading techmap.alltap
# Loading gaisler.ahbjtag(struct)#1
# ** Warning: (vsim-3473) Component instance "u0 : tap_gen" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tap0/inf File: /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/techmap/maps/tap.vhd
# Loading gaisler.jtagcom2(rtl)#1
# Loading gaisler.grgpio(rtl)#1
# Loading gaisler.ethernet_mac
# Loading eth.ethcomp
# Loading gaisler.grethm_mb(rtl)#1
# Loading eth.grethpkg(body)
# Loading eth.grethc(rtl)#1
# Loading eth.greth_tx(rtl)#1
# Loading eth.greth_rx(rtl)#1
# Loading techmap.syncram_2p(rtl)#4
# Loading techmap.syncram_2p(rtl)#5
# Loading techmap.syncram_2p(rtl)#6
# Loading gaisler.ahbram_sim(rtl)#2
# Loading gaisler.ahbram_sim(rtl)#1
# Loading techmap.iopad(rtl)#1
# Loading techmap.inpadv(rtl)#1
# Loading techmap.outpadv(rtl)#1
# Loading gaisler.phy(behavioral)#1
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/clkgen0/cgo.PLL_TESTOUT, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/cgo.PLL_TESTOUT.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu0/cnt.icmiss, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu_cnt.icmiss.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu0/cnt.itlbmiss, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu_cnt.itlbmiss.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu0/cnt.dcmiss, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu_cnt.dcmiss.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu0/cnt.dtlbmiss, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu_cnt.dtlbmiss.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(511), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(511).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(510), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(510).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(509), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(509).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(508), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(508).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(507), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(507).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(506), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(506).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(505), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(505).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(504), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(504).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(503), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(503).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(502), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(502).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(501), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(501).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(500), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(500).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(499), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(499).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(498), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(498).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(497), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(497).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(496), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(496).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(495), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(495).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(494), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(494).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(493), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(493).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(492), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(492).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(491), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(491).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(490), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(490).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(489), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(489).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(488), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(488).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(487), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(487).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(486), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(486).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(485), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(485).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(484), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(484).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(483), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(483).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(482), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(482).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(481), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(481).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(480), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(480).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(479), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(479).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(478), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(478).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(477), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(477).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(476), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(476).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(475), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(475).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(474), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(474).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(473), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(473).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(472), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(472).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(471), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(471).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(470), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(470).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(469), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(469).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(468), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(468).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(467), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(467).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(466), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(466).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(465), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(465).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(464), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(464).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(463), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(463).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(462), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(462).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(461), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(461).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(460), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(460).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(459), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(459).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(458), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(458).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(457), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(457).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(456), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(456).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(455), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(455).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(454), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(454).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(453), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(453).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(452), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(452).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(451), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(451).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(450), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(450).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(449), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(449).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(448), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(448).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tap0/tapo_ninst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tapo_ninst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tdo, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/tdo.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/eth0/e1/m100/u0/ethc0/ahb0/ahbmo.endian, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/eth0/e1/m100/u0/ethc0/ahbmo.endian.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/eth0/e1/m100/u0/ethc0/edclmst/ahb1/ahbmo.endian, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/eth0/e1/m100/u0/ethc0/ahbmo2.endian.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/dmreset has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.id(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.addr(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.len(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.size(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.burst(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.lock(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.cache(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.prot(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.last has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.id(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.data(127 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.strb(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.b.ready has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.id(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.addr(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.len(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.size(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.burst(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.lock(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.cache(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.prot(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.r.ready has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/tdo, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/tdo.
add wave -position insertpoint  \
sim:/testbench/cpu/instr_cnt
run
# NOELV/GRLIB Generic Demonstration design
# GRLIB Version 2022.1.0, build 4272
# Target technology: inferred  , memory library: inferred  
# ahbctrl: AHB arbiter/multiplexer rev 1
# ahbctrl: Common I/O area at 0xfff00000, 1 Mbyte
# ahbctrl: AHB masters: 5, AHB slaves: 12
# ahbctrl: Configuration area at 0xfffff000, 4 kbyte
# ahbctrl: mst0: Cobham Gaisler          NOEL-V RISC-V Processor         
# ahbctrl: mst1: Cobham Gaisler          GR Ethernet MAC                 
# ahbctrl: mst2: Cobham Gaisler          AHB Debug UART                  
# ahbctrl: mst3: Cobham Gaisler          JTAG Debug Link                 
# ahbctrl: mst4: Cobham Gaisler          EDCL master interface           
# ahbctrl: slv0: Cobham Gaisler          Single-port AHB SRAM module     
# ahbctrl:       memory at 0x00000000, size 2048 Mbyte, cacheable, prefetch
# ahbctrl: slv1: Cobham Gaisler          Single-port AHB SRAM module     
# ahbctrl:       memory at 0xc0000000, size 512 Mbyte, cacheable, prefetch
# ahbctrl: slv2: Cobham Gaisler          Test report module              
# ahbctrl:       memory at 0x80000000, size 1 Mbyte
# ahbctrl: slv4: Cobham Gaisler          AHB/APB Bridge                  
# ahbctrl:       memory at 0xfc000000, size 1 Mbyte
# ahbctrl: slv5: Cobham Gaisler          RISC-V CLINT                    
# ahbctrl:       memory at 0xe0000000, size 1 Mbyte
# ahbctrl: slv6: Cobham Gaisler          RISC-V PLIC                     
# ahbctrl:       memory at 0xf8000000, size 64 Mbyte
# ahbctrl: slv8: Cobham Gaisler          RISC-V Debug Module             
# ahbctrl:       memory at 0xfe000000, size 16 Mbyte
# ahbctrl: slv11: Cobham Gaisler          AMBA Trace Buffer               
# ahbctrl:       I/O port at 0xfff00000, size 128kbyte
# apbctrl: APB Bridge at 0xfc000000 rev 1
# apbctrl: slv1: Cobham Gaisler          Version and Revision Register   
# apbctrl:       I/O ports at 0xfc081000, size 256 byte 
# apbctrl: slv2: Cobham Gaisler          AHB Status Register             
# apbctrl:       I/O ports at 0xfc082000, size 256 byte 
# apbctrl: slv3: Cobham Gaisler          General Purpose I/O port        
# apbctrl:       I/O ports at 0xfc083000, size 256 byte 
# apbctrl: slv4: Cobham Gaisler          GR Ethernet MAC                 
# apbctrl:       I/O ports at 0xfc084000, size 256 byte 
# apbctrl: slv6: Cobham Gaisler          AHB Debug UART                  
# apbctrl:       I/O ports at 0xfc086000, size 256 byte 
# apbctrl: slv7: Cobham Gaisler          Modular Timer Unit              
# apbctrl:       I/O ports at 0xfc000000, size 256 byte 
# apbctrl: slv8: Cobham Gaisler          Generic UART                    
# apbctrl:       I/O ports at 0xfc001000, size 256 byte 
# ahbram1: AHB SRAM Module rev 1, 1024 kbytes
# ahbram0: AHB SRAM Module rev 1, 1024 kbytes
# testmod2: Test report module
# greth1: 10/100 Mbit Ethernet MAC rev 01, EDCL 1, buffer 2 kbyte 128 txfifo, irq 5
# grversion1: General Version Number rev 0
# grgpio3: 20-bit GPIO Unit rev 3
# ahbstat2: AHB status unit rev 0, irq 4
# ahbjtag AHB Debug JTAG rev 2
# ahbuart6: AHB Debug UART rev 0
# gptimer7: Timer Unit rev 1, 16-bit scaler, 2 32-bit timers, irq 2
# apbuart8: Generic UART rev 1, fifo 8, irq 1, scaler bits 12
# ahbtrace11: AHB Trace Buffer, 2 kbytes
run
# Compile of version.vhd was successful.
# Compile of config_types.vhd was successful.
# Compile of grlib_config.vhd was successful.
# Compile of stdlib.vhd was successful.
# Compile of stdio.vhd was successful.
# Compile of testlib.vhd was successful with warnings.
# Compile of util.vhd was successful with warnings.
# Compile of sparc.vhd was successful.
# Compile of sparc_disas.vhd was successful with warnings.
# Compile of cpu_disas.vhd was successful with warnings.
# Compile of riscv.vhd was successful.
# Compile of riscv_disas.vhd was successful with warnings.
# Compile of cpu_disas.vhd was successful with warnings.
# Compile of multlib.vhd was successful.
# Compile of leaves.vhd was successful.
# Compile of amba.vhd was successful.
# Compile of devices.vhd was successful.
# Compile of defmst.vhd was successful.
# Compile of apbctrl.vhd was successful.
# Compile of apbctrlx.vhd was successful.
# Compile of apbctrlsp.vhd was successful.
# Compile of apbctrldp.vhd was successful.
# Compile of apbctrl3p.vhd was successful.
# Compile of apbctrl4p.vhd was successful.
# Compile of ahbctrl.vhd was successful.
# Compile of dma2ahb_pkg.vhd was successful.
# Compile of dma2ahb.vhd was successful.
# Compile of ahbmst.vhd was successful.
# Compile of ahblitm2ahbm.vhd was successful.
# Compile of dma2ahb_tp.vhd was successful.
# Compile of amba_tp.vhd was successful.
# Compile of dftlib.vhd was successful.
# Compile of trstmux.vhd was successful.
# Compile of synciotest.vhd was successful.
# Compile of generic_bm_pkg.vhd was successful.
# Compile of ahb_be.vhd was successful.
# Compile of axi4_be.vhd was successful.
# Compile of bmahbmst.vhd was successful.
# Compile of bm_fre.vhd was successful.
# Compile of bm_me_rc.vhd was successful.
# Compile of bm_me_wc.vhd was successful.
# Compile of fifo_control_rc.vhd was successful.
# Compile of fifo_control_wc.vhd was successful.
# Compile of generic_bm_ahb.vhd was successful.
# Compile of generic_bm_axi.vhd was successful.
# Compile of gencomp.vhd was successful.
# Compile of netcomp.vhd was successful.
# Compile of allclkgen.vhd was successful.
# Compile of allddr.vhd was successful.
# Compile of allmem.vhd was successful.
# Compile of allmul.vhd was successful.
# Compile of allpads.vhd was successful.
# Compile of alltap.vhd was successful.
# Compile of memory_inferred.vhd was successful.
# Compile of ddr_inferred.vhd was successful.
# Compile of mul_inferred.vhd was successful.
# Compile of ddr_phy_inferred.vhd was successful.
# Compile of ddrphy_datapath.vhd was successful.
# Compile of fifo_inferred.vhd was successful.
# Compile of sim_pll.vhd was successful.
# Compile of lpddr2_phy_inferred.vhd was successful.
# Compile of techbuf.vhd was successful.
# Compile of clkgen.vhd was successful.
# Compile of clkmux.vhd was successful.
# Compile of clkinv.vhd was successful.
# Compile of clkand.vhd was successful.
# Compile of grgates.vhd was successful.
# Compile of ddr_ireg.vhd was successful.
# Compile of ddr_oreg.vhd was successful.
# Compile of clkpad.vhd was successful.
# Compile of clkpad_ds.vhd was successful.
# Compile of inpad.vhd was successful.
# Compile of inpad_ds.vhd was successful.
# Compile of iodpad.vhd was successful.
# Compile of iopad.vhd was successful.
# Compile of iopad_ds.vhd was successful.
# Compile of lvds_combo.vhd was successful.
# Compile of odpad.vhd was successful.
# Compile of outpad.vhd was successful.
# Compile of outpad_ds.vhd was successful.
# Compile of toutpad.vhd was successful.
# Compile of toutpad_ds.vhd was successful.
# Compile of skew_outpad.vhd was successful.
# Compile of ddrphy.vhd was successful.
# Compile of syncram.vhd was successful.
# Compile of syncram64.vhd was successful.
# Compile of syncram_2p.vhd was successful.
# Compile of syncram_dp.vhd was successful.
# Compile of syncfifo_2p.vhd was successful.
# Compile of regfile_3p.vhd was successful.
# Compile of tap.vhd was successful.
# Compile of nandtree.vhd was successful.
# Compile of grlfpw_net.vhd was successful.
# Compile of grfpw_net.vhd was successful.
# Compile of leon3_net.vhd was successful.
# Compile of leon4_net.vhd was successful.
# Compile of mul_61x61.vhd was successful.
# Compile of cpu_disas_net.vhd was successful.
# Compile of ringosc.vhd was successful.
# Compile of grpci2_phy_net.vhd was successful.
# Compile of system_monitor.vhd was successful.
# Compile of inpad_ddr.vhd was successful.
# Compile of outpad_ddr.vhd was successful.
# Compile of iopad_ddr.vhd was successful.
# Compile of syncram128bw.vhd was successful.
# Compile of syncram256bw.vhd was successful.
# Compile of syncram128.vhd was successful.
# Compile of syncram156bw.vhd was successful.
# Compile of techmult.vhd was successful.
# Compile of spictrl_net.vhd was successful.
# Compile of scanreg.vhd was successful.
# Compile of syncrambw.vhd was successful.
# Compile of syncram_2pbw.vhd was successful.
# Compile of sdram_phy.vhd was successful.
# Compile of syncreg.vhd was successful.
# Compile of serdes.vhd was successful.
# Compile of iopad_tm.vhd was successful.
# Compile of toutpad_tm.vhd was successful.
# Compile of memrwcol.vhd was successful.
# Compile of cdcbus.vhd was successful.
# Compile of ethcomp.vhd was successful.
# Compile of greth_pkg.vhd was successful.
# Compile of eth_rstgen.vhd was successful.
# Compile of eth_edcl_ahb_mst.vhd was successful.
# Compile of eth_ahb_mst.vhd was successful.
# Compile of greth_tx.vhd was successful.
# Compile of greth_rx.vhd was successful.
# Compile of grethc.vhd was successful.
# Compile of greth_gen.vhd was successful.
# Compile of cancomp.vhd was successful.
# Compile of can_top.vhd was successful.
# Compile of i2c_master_bit_ctrl.vhd was successful.
# Compile of i2c_master_byte_ctrl.vhd was successful.
# Compile of i2coc.vhd was successful.
# Compile of arith.vhd was successful.
# Compile of mul32.vhd was successful.
# Compile of div32.vhd was successful.
# Compile of memctrl.vhd was successful.
# Compile of sdctrl.vhd was successful.
# Compile of sdctrl64.vhd was successful.
# Compile of sdmctrl.vhd was successful.
# Compile of srctrl.vhd was successful.
# Compile of mmuconfig.vhd was successful.
# Compile of mmuiface.vhd was successful.
# Compile of libmmu.vhd was successful.
# Compile of mmutlbcam.vhd was successful.
# Compile of mmulrue.vhd was successful.
# Compile of mmulru.vhd was successful.
# Compile of mmutlb.vhd was successful.
# Compile of mmutw.vhd was successful.
# Compile of mmu.vhd was successful.
# Compile of leon3.vhd was successful.
# Compile of grfpushwx.vhd was successful.
# Compile of tbufmem.vhd was successful.
# Compile of tbufmem_2p.vhd was successful.
# Compile of dsu3x.vhd was successful.
# Compile of dsu3.vhd was successful.
# Compile of dsu3_mb.vhd was successful.
# Compile of libfpu.vhd was successful.
# Compile of libiu.vhd was successful.
# Compile of libcache.vhd was successful.
# Compile of libleon3.vhd was successful.
# Compile of regfile_3p_l3.vhd was successful.
# Compile of mmu_acache.vhd was successful.
# Compile of mmu_icache.vhd was successful.
# Compile of mmu_dcache.vhd was successful.
# Compile of cachemem.vhd was successful.
# Compile of mmu_cache.vhd was successful.
# Compile of grfpwx.vhd was successful.
# Compile of grlfpwx.vhd was successful.
# Compile of iu3.vhd was successful.
# Compile of proc3.vhd was successful.
# Compile of grfpwxsh.vhd was successful.
# Compile of leon3x.vhd was successful.
# Compile of leon3cg.vhd was successful.
# Compile of leon3s.vhd was successful.
# Compile of leon3sh.vhd was successful.
# Compile of l3stat.vhd was successful.
# Compile of cmvalidbits.vhd was successful.
# Compile of leon4.vhd was successful.
# Compile of l2cache.vhd was successful.
# Compile of can.vhd was successful.
# Compile of can_mod.vhd was successful.
# Compile of can_oc.vhd was successful.
# Compile of can_mc.vhd was successful.
# Compile of canmux.vhd was successful.
# Compile of can_rd.vhd was successful.
# Compile of axi.vhd was successful.
# Compile of ahbm2axi.vhd was successful.
# Compile of ahbm2axi3.vhd was successful.
# Compile of ahbm2axi4.vhd was successful.
# Compile of axinullslv.vhd was successful.
# Compile of ahb2axib.vhd was successful.
# Compile of ahb2axi3b.vhd was successful.
# Compile of ahb2axi4b.vhd was successful.
# Compile of ahb2axi_l.vhd was successful.
# Compile of misc.vhd was successful.
# Compile of rstgen.vhd was successful.
# Compile of gptimer.vhd was successful.
# Compile of ahbram.vhd was successful.
# Compile of ahbdpram.vhd was successful.
# Compile of ahbtrace_mmb.vhd was successful.
# Compile of ahbtrace_mb.vhd was successful.
# Compile of ahbtrace.vhd was successful.
# Compile of grgpio.vhd was successful.
# Compile of ahbstat.vhd was successful.
# Compile of logan.vhd was successful.
# Compile of apbps2.vhd was successful.
# Compile of charrom_package.vhd was successful.
# Compile of charrom.vhd was successful.
# Compile of apbvga.vhd was successful.
# Compile of svgactrl.vhd was successful.
# Compile of grsysmon.vhd was successful.
# Compile of gracectrl.vhd was successful.
# Compile of grgpreg.vhd was successful.
# Compile of ahb_mst_iface.vhd was successful.
# Compile of grgprbank.vhd was successful.
# Compile of grversion.vhd was successful.
# Compile of apb3cdc.vhd was successful.
# Compile of ahbsmux.vhd was successful.
# Compile of ahbmmux.vhd was successful.
# Compile of grtachom.vhd was successful.
# Compile of net.vhd was successful.
# Compile of uart.vhd was successful.
# Compile of libdcom.vhd was successful with warnings.
# Compile of apbuart.vhd was successful.
# Compile of dcom.vhd was successful.
# Compile of dcom_uart.vhd was successful.
# Compile of ahbuart.vhd was successful.
# Compile of sim.vhd was successful with warnings.
# Compile of sram.vhd was successful with warnings.
# Compile of sram16.vhd was successful with warnings.
# Compile of phy.vhd was successful with warnings.
# Compile of ser_phy.vhd was successful with warnings.
# Compile of ahbrep.vhd was successful.
# Compile of delay_wire.vhd was successful.
# Compile of pwm_check.vhd was successful with warnings.
# Compile of ramback.vhd was successful with warnings.
# Compile of slavecheck_slv.vhd was successful with warnings.
# Compile of ddrram.vhd was successful with warnings.
# Compile of ddr2ram.vhd was successful with warnings.
# Compile of ddr3ram.vhd was successful with warnings.
# Compile of sdrtestmod.vhd was successful.
# Compile of ahbram_sim.vhd was successful with warnings.
# Compile of aximem.vhd was successful.
# Compile of axirep.vhd was successful.
# Compile of axixmem.vhd was successful.
# Compile of sramtestmod.vhd was successful with warnings.
# Compile of uartprint.vhd was successful with warnings.
# Compile of dfi_phy_sim.vhd was successful.
# Compile of jtag.vhd was successful.
# Compile of libjtagcom.vhd was successful.
# Compile of jtagcom.vhd was successful.
# Compile of bscanregs.vhd was successful.
# Compile of bscanregsbd.vhd was successful.
# Compile of jtagcom2.vhd was successful.
# Compile of ahbjtag.vhd was successful.
# Compile of ahbjtag_bsd.vhd was successful.
# Compile of jtagcomrv.vhd was successful.
# Compile of ahbjtagrv.vhd was successful.
# Compile of jtagtst.vhd was successful with warnings.
# Compile of jtag_rv.vhd was successful with warnings.
# Compile of ethernet_mac.vhd was successful.
# Compile of greth.vhd was successful.
# Compile of greth_mb.vhd was successful.
# Compile of greth_gbit.vhd was successful.
# Compile of greths.vhd was successful.
# Compile of greth_gbit_mb.vhd was successful.
# Compile of greths_mb.vhd was successful.
# Compile of grethm.vhd was successful.
# Compile of grethm_mb.vhd was successful.
# Compile of rgmii.vhd was successful.
# Compile of rgmii_kc705.vhd was successful.
# Compile of rgmii_series7.vhd was successful.
# Compile of rgmii_series6.vhd was successful.
# Compile of comma_detect.vhd was successful.
# Compile of elastic_buffer.vhd was successful.
# Compile of gmii_to_mii.vhd was successful.
# Compile of word_aligner.vhd was successful.
# Compile of i2c.vhd was successful.
# Compile of i2cmst.vhd was successful.
# Compile of i2cmst_gen.vhd was successful.
# Compile of i2cslv.vhd was successful.
# Compile of i2c2ahbx.vhd was successful.
# Compile of i2c2ahb.vhd was successful.
# Compile of i2c2ahb_apb.vhd was successful.
# Compile of i2c2ahb_gen.vhd was successful.
# Compile of i2c2ahb_apb_gen.vhd was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of spi.vhd was successful.
# Compile of spimctrl.vhd was successful.
# Compile of spictrlx.vhd was successful.
# Compile of spictrl.vhd was successful.
# Compile of spi2ahbx.vhd was successful.
# Compile of spi2ahb.vhd was successful.
# Compile of spi2ahb_apb.vhd was successful.
# Compile of spi_flash.vhd was successful.
# Compile of grdmac2_pkg.vhd was successful.
# Compile of grdmac2_apb.vhd was successful.
# Compile of mem2buf.vhd was successful.
# Compile of buf2mem.vhd was successful.
# Compile of grdmac2_ctrl.vhd was successful.
# Compile of grdmac2.vhd was successful.
# Compile of grdmac2_ahb.vhd was successful.
# Compile of grdmac2_acc.vhd was successful.
# Compile of grdmac2_axi.vhd was successful.
# Compile of subsys.vhd was successful.
# Compile of leon_dsu_stat_base.vhd was successful.
# Compile of plic.vhd was successful.
# Compile of grplic.vhd was successful.
# Compile of plic_encoder.vhd was successful.
# Compile of plic_gateway.vhd was successful.
# Compile of plic_target.vhd was successful.
# Compile of grplic_ahb.vhd was successful.
# Compile of l2c_lite.vhd was successful.
# Compile of l2c_lite_mem.vhd was successful.
# Compile of l2c_lite_ctrl.vhd was successful.
# Compile of l2c_lite_ahb.vhd was successful.
# Compile of l2c_lite_axi.vhd was successful.
# Compile of noelv_cfg_64.vhd was successful.
# Compile of noelv.vhd was successful.
# Compile of clint.vhd was successful.
# Compile of clint_ahb.vhd was successful.
# Compile of noelvint.vhd was successful.
# Compile of utilnv.vhd was successful.
# Compile of mmuconfig.vhd was successful.
# Compile of bhtnv.vhd was successful.
# Compile of btbnv.vhd was successful.
# Compile of btbdmnv.vhd was successful.
# Compile of rasnv.vhd was successful.
# Compile of tbufmemnv.vhd was successful.
# Compile of cachememnv.vhd was successful.
# Compile of mul64.vhd was successful.
# Compile of div64.vhd was successful.
# Compile of regfile64sramnv.vhd was successful.
# Compile of regfile64dffnv.vhd was successful.
# Compile of progbuf.vhd was successful.
# Compile of fputilnv.vhd was successful.
# Compile of iunv.vhd was successful.
# Compile of cpucorenv.vhd was successful.
# Compile of rvdmx.vhd was successful.
# Compile of rvdm.vhd was successful.
# Compile of cctrlnv.vhd was successful.
# Compile of mulfp.vhd was successful.
# Compile of nanofpunv.vhd was successful.
# Compile of noelvcpu.vhd was successful.
# Compile of dummy_pnp.vhd was successful.
# Compile of noelvsys.vhd was successful.
# Compile of debug.vhd was successful.
# Compile of grtestmod.vhd was successful with warnings.
# Compile of cpu_disas.vhd was successful.
# Compile of config.vhd was successful.
# Compile of config_local.vhd was successful.
# Compile of rev.vhd was successful.
# Compile of cfgmap.vhd was successful.
# Compile of noelvcore.vhd was successful.
# Compile of ahbrom.vhd was successful.
# Compile of ahbrom64.vhd was successful.
# Compile of ahbrom128.vhd was successful.
# Compile of noelvmp.vhd was successful.
# Compile of testbench.vhd was successful.
# 361 compiles, 0 failed with no errors.
vsim work.testbench
# End time: 15:07:09 on Feb 24,2022, Elapsed time: 0:05:23
# Errors: 0, Warnings: 1203
# vsim work.testbench 
# Start time: 15:07:09 on Feb 24,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/techmap/maps/tap.vhd(278): (vopt-3473) Component instance "u0 : tap_gen" is not bound.
#         Region: /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tap0/inf
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading grlib.config_types
# Loading grlib.config
# Loading grlib.version
# Loading grlib.stdlib(body)
# Loading grlib.amba(body)
# Loading gaisler.uart
# Loading grlib.devices
# Loading techmap.gencomp
# Loading gaisler.misc(body)
# Loading gaisler.libdcom(body)
# Loading grlib.stdio(body)
# Loading gaisler.sim(body)
# Loading work.debug
# Loading work.config
# Loading gaisler.leon3
# Loading gaisler.net
# Loading gaisler.jtag
# Loading gaisler.axi(body)
# Loading gaisler.plic
# Loading gaisler.l2cache(body)
# Loading gaisler.noelv_cfg
# Loading gaisler.noelv
# Loading work.config_local
# Loading work.cfgmap
# Loading work.testbench(behav)#1
# Loading work.rev
# Loading techmap.allpads
# Loading work.noelvmp(rtl)#1
# Loading techmap.allclkgen
# Loading techmap.clkgen(struct)#1
# Loading ieee.math_real(body)
# Loading grlib.testlib(body)
# Loading work.noelvcore(rtl)#1
# Loading grlib.riscv
# Loading gaisler.arith(body)
# Loading gaisler.noelvint(body)
# Loading gaisler.noelvsys(hier)#1
# Loading grlib.ahbctrl(rtl)#1
# Loading grlib.apbctrlx(rtl)#1
# Loading gaisler.noelvcpu(hier)#1
# Loading techmap.netcomp
# Loading gaisler.utilnv(body)
# Loading gaisler.mmucacheconfig(body)
# Loading techmap.allmem
# Loading gaisler.cpucorenv(rtl)#1
# Loading gaisler.fputilnv(body)
# Loading grlib.riscv_disas(body)
# Loading gaisler.iunv(rtl)#1
# Loading grlib.multlib
# Loading techmap.allmul
# Loading ieee.std_logic_arith(body)
# Loading gaisler.mul64(rtl)#1
# Loading gaisler.div64(rtl)#1
# Loading grlib.sparc
# Loading gaisler.cctrlnv(rtl)#1
# Loading techmap.syncram_2p(rtl)#1
# Loading gaisler.regfile64sramnv(rtl)#1
# Loading techmap.syncram_2p(rtl)#2
# Loading gaisler.regfile64sramnv(rtl)#2
# Loading gaisler.cachememnv(rtl)#1
# Loading techmap.syncram(rtl)#2
# Loading techmap.syncram(rtl)#3
# Loading techmap.syncram_2p(rtl)#3
# Loading techmap.syncram(rtl)#4
# Loading techmap.syncram64(rtl)#2
# Loading techmap.syncram(rtl)#5
# Loading gaisler.nanofpunv(rtl)#1
# Loading gaisler.rvdmx(rtl)#1
# Loading gaisler.ahbtrace_mmb(rtl)#1
# Loading techmap.syncram(rtl)#1
# Loading gaisler.apbuart(rtl)#1
# Loading gaisler.gptimer(rtl)#1
# Loading gaisler.grplic_ahb(rtl)#1
# Loading gaisler.plic_gateway(rtl)#1
# Loading gaisler.dcom_uart(rtl)#1
# Loading grlib.dftlib
# Loading gaisler.libjtagcom
# Loading techmap.alltap
# Loading gaisler.ahbjtag(struct)#1
# ** Warning: (vsim-3473) Component instance "u0 : tap_gen" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tap0/inf File: /home/matteo/MasterThesis/grlib-gpl-2022.1-b4272/lib/techmap/maps/tap.vhd
# Loading gaisler.jtagcom2(rtl)#1
# Loading gaisler.grgpio(rtl)#1
# Loading gaisler.ethernet_mac
# Loading eth.ethcomp
# Loading gaisler.grethm_mb(rtl)#1
# Loading eth.grethpkg(body)
# Loading eth.grethc(rtl)#1
# Loading eth.greth_tx(rtl)#1
# Loading eth.greth_rx(rtl)#1
# Loading techmap.syncram_2p(rtl)#4
# Loading techmap.syncram_2p(rtl)#5
# Loading techmap.syncram_2p(rtl)#6
# Loading gaisler.ahbram_sim(rtl)#2
# Loading gaisler.ahbram_sim(rtl)#1
# Loading techmap.iopad(rtl)#1
# Loading techmap.inpadv(rtl)#1
# Loading techmap.outpadv(rtl)#1
# Loading gaisler.phy(behavioral)#1
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/clkgen0/cgo.PLL_TESTOUT, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/cgo.PLL_TESTOUT.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu0/cnt.icmiss, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu_cnt.icmiss.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu0/cnt.itlbmiss, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu_cnt.itlbmiss.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu0/cnt.dcmiss, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu_cnt.dcmiss.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu0/cnt.dtlbmiss, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/iu_cnt.dtlbmiss.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(511), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(511).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(510), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(510).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(509), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(509).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(508), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(508).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(507), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(507).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(506), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(506).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(505), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(505).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(504), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(504).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(503), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(503).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(502), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(502).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(501), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(501).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(500), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(500).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(499), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(499).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(498), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(498).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(497), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(497).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(496), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(496).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(495), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(495).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(494), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(494).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(493), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(493).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(492), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(492).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(491), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(491).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(490), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(490).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(489), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(489).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(488), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(488).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(487), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(487).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(486), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(486).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(485), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(485).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(484), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(484).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(483), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(483).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(482), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(482).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(481), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(481).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(480), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(480).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(479), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(479).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(478), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(478).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(477), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(477).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(476), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(476).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(475), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(475).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(474), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(474).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(473), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(473).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(472), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(472).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(471), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(471).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(470), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(470).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(469), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(469).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(468), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(468).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(467), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(467).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(466), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(466).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(465), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(465).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(464), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(464).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(463), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(463).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(462), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(462).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(461), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(461).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(460), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(460).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(459), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(459).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(458), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(458).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(457), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(457).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(456), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(456).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(455), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(455).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(454), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(454).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(453), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(453).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(452), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(452).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(451), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(451).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(450), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(450).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(449), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(449).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbmem_gen/tbmem0/do.data(448), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/noelv0/cpuloop(0)/core/u0/tbo.data(448).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(7).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(7).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(8).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(8).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(9).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(9).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(10).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(10).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(11).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(11).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(12).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(12).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(13).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(13).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(14).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(14).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).penable, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).penable.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwrite.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testrst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testrst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).scanen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).scanen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testoen, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testoen.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).psel(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).psel(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).paddr(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).paddr(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pwdata(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pwdata(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).pirq(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).pirq(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testin(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testin(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testin(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testin(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testin(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testin(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/noelv0/apbi(15).testin(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/apbi(15).testin(0).
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tap0/tapo_ninst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tapo_ninst.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/ahbjtaggen0/ahbjtag0/tdo, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/tdo.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/eth0/e1/m100/u0/ethc0/ahb0/ahbmo.endian, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/eth0/e1/m100/u0/ethc0/ahbmo.endian.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/eth0/e1/m100/u0/ethc0/edclmst/ahb1/ahbmo.endian, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/core0/eth0/e1/m100/u0/ethc0/ahbmo2.endian.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/dmreset has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.id(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.addr(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.len(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.size(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.burst(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.lock(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.cache(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.aw.prot(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.last has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.id(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.data(127 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.w.strb(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.b.ready has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.valid has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.id(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.addr(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.len(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.size(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.burst(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.lock(1 downto 0) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.cache(3 downto 0) has no driver.
# This port will contribute value (UUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.ar.prot(2 downto 0) has no driver.
# This port will contribute value (UUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/cpu/core0/mem_aximo.r.ready has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/cpu/core0/tdo, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/cpu/tdo.
add wave -position insertpoint  \
sim:/testbench/instr_cnt
run
# NOELV/GRLIB Generic Demonstration design
# GRLIB Version 2022.1.0, build 4272
# Target technology: inferred  , memory library: inferred  
# ahbctrl: AHB arbiter/multiplexer rev 1
# ahbctrl: Common I/O area at 0xfff00000, 1 Mbyte
# ahbctrl: AHB masters: 5, AHB slaves: 12
# ahbctrl: Configuration area at 0xfffff000, 4 kbyte
# ahbctrl: mst0: Cobham Gaisler          NOEL-V RISC-V Processor         
# ahbctrl: mst1: Cobham Gaisler          GR Ethernet MAC                 
# ahbctrl: mst2: Cobham Gaisler          AHB Debug UART                  
# ahbctrl: mst3: Cobham Gaisler          JTAG Debug Link                 
# ahbctrl: mst4: Cobham Gaisler          EDCL master interface           
# ahbctrl: slv0: Cobham Gaisler          Single-port AHB SRAM module     
# ahbctrl:       memory at 0x00000000, size 2048 Mbyte, cacheable, prefetch
# ahbctrl: slv1: Cobham Gaisler          Single-port AHB SRAM module     
# ahbctrl:       memory at 0xc0000000, size 512 Mbyte, cacheable, prefetch
# ahbctrl: slv2: Cobham Gaisler          Test report module              
# ahbctrl:       memory at 0x80000000, size 1 Mbyte
# ahbctrl: slv4: Cobham Gaisler          AHB/APB Bridge                  
# ahbctrl:       memory at 0xfc000000, size 1 Mbyte
# ahbctrl: slv5: Cobham Gaisler          RISC-V CLINT                    
# ahbctrl:       memory at 0xe0000000, size 1 Mbyte
# ahbctrl: slv6: Cobham Gaisler          RISC-V PLIC                     
# ahbctrl:       memory at 0xf8000000, size 64 Mbyte
# ahbctrl: slv8: Cobham Gaisler          RISC-V Debug Module             
# ahbctrl:       memory at 0xfe000000, size 16 Mbyte
# ahbctrl: slv11: Cobham Gaisler          AMBA Trace Buffer               
# ahbctrl:       I/O port at 0xfff00000, size 128kbyte
# apbctrl: APB Bridge at 0xfc000000 rev 1
# apbctrl: slv1: Cobham Gaisler          Version and Revision Register   
# apbctrl:       I/O ports at 0xfc081000, size 256 byte 
# apbctrl: slv2: Cobham Gaisler          AHB Status Register             
# apbctrl:       I/O ports at 0xfc082000, size 256 byte 
# apbctrl: slv3: Cobham Gaisler          General Purpose I/O port        
# apbctrl:       I/O ports at 0xfc083000, size 256 byte 
# apbctrl: slv4: Cobham Gaisler          GR Ethernet MAC                 
# apbctrl:       I/O ports at 0xfc084000, size 256 byte 
# apbctrl: slv6: Cobham Gaisler          AHB Debug UART                  
# apbctrl:       I/O ports at 0xfc086000, size 256 byte 
# apbctrl: slv7: Cobham Gaisler          Modular Timer Unit              
# apbctrl:       I/O ports at 0xfc000000, size 256 byte 
# apbctrl: slv8: Cobham Gaisler          Generic UART                    
# apbctrl:       I/O ports at 0xfc001000, size 256 byte 
# ahbram1: AHB SRAM Module rev 1, 1024 kbytes
# ahbram0: AHB SRAM Module rev 1, 1024 kbytes
# testmod2: Test report module
# greth1: 10/100 Mbit Ethernet MAC rev 01, EDCL 1, buffer 2 kbyte 128 txfifo, irq 5
# grversion1: General Version Number rev 0
# grgpio3: 20-bit GPIO Unit rev 3
# ahbstat2: AHB status unit rev 0, irq 4
# ahbjtag AHB Debug JTAG rev 2
# ahbuart6: AHB Debug UART rev 0
# gptimer7: Timer Unit rev 1, 16-bit scaler, 2 32-bit timers, irq 2
# apbuart8: Generic UART rev 1, fifo 8, irq 1, scaler bits 12
# ahbtrace11: AHB Trace Buffer, 2 kbytes
run
run
