;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP @710, #208
	DJN <101, <-106
	SUB @-127, 100
	SPL -120, -605
	MOV -171, -20
	ADD 210, 60
	SLT 12, @200
	SUB @121, 106
	MOV -171, -20
	ADD 210, 30
	MOV -171, -20
	MOV -171, -20
	SUB 12, @1
	SLT 12, @200
	MOV -171, -20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	CMP @-127, 100
	CMP @-127, 100
	SUB #12, @200
	CMP @-127, 100
	CMP @-127, 100
	SUB #270, <0
	SUB #270, <0
	SUB #270, <0
	SUB @-127, 100
	SUB @-127, 100
	SUB #72, 270
	SUB @-127, 100
	SUB #72, 270
	SUB #12, @200
	SUB -207, <-120
	MOV -171, -20
	SUB #270, <0
	SLT 12, @200
	MOV -1, <-20
	SPL 0, <402
	SLT 52, 200
	SPL 0, <402
	SUB 12, @1
	SUB @101, @-106
	MOV -1, <-20
	SLT 52, 200
	SLT 52, 200
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
