{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1533521587568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1533521587571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 06 12:13:07 2018 " "Processing started: Mon Aug 06 12:13:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1533521587571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533521587571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phased_WiFi_Telescope_FW -c Phased_WiFi_Telescope_FW " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phased_WiFi_Telescope_FW -c Phased_WiFi_Telescope_FW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533521587571 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1533521587861 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1533521587861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c10lp_baseline_pinout.v 1 1 " "Found 1 design units, including 1 entities, in source file c10lp_baseline_pinout.v" { { "Info" "ISGN_ENTITY_NAME" "1 c10lp_baseline_pinout " "Found entity 1: c10lp_baseline_pinout" {  } { { "c10lp_baseline_pinout.v" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/WiFi Tele/FPGA Firmware/c10lp_baseline_pinout.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533521595373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533521595373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_lvds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_lvds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_lvds-SYN " "Found design unit 1: adc_lvds-SYN" {  } { { "adc_lvds.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/WiFi Tele/FPGA Firmware/adc_lvds.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533521595683 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_lvds " "Found entity 1: adc_lvds" {  } { { "adc_lvds.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/WiFi Tele/FPGA Firmware/adc_lvds.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533521595683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533521595683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hmcad1511_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hmcad1511_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hmcad1511_controller-arch " "Found design unit 1: hmcad1511_controller-arch" {  } { { "hmcad1511_controller.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/WiFi Tele/FPGA Firmware/hmcad1511_controller.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533521595686 ""} { "Info" "ISGN_ENTITY_NAME" "1 hmcad1511_controller " "Found entity 1: hmcad1511_controller" {  } { { "hmcad1511_controller.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/WiFi Tele/FPGA Firmware/hmcad1511_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533521595686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533521595686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_spi-arch " "Found design unit 1: adc_spi-arch" {  } { { "adc_spi.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/WiFi Tele/FPGA Firmware/adc_spi.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533521595689 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_spi " "Found entity 1: adc_spi" {  } { { "adc_spi.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/WiFi Tele/FPGA Firmware/adc_spi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533521595689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533521595689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div8vhd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div8vhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div8-arch " "Found design unit 1: clk_div8-arch" {  } { { "clk_div8vhd.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/WiFi Tele/FPGA Firmware/clk_div8vhd.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533521595691 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div8 " "Found entity 1: clk_div8" {  } { { "clk_div8vhd.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/WiFi Tele/FPGA Firmware/clk_div8vhd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533521595691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533521595691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wifi_tele_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wifi_tele_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wifi_tele_top_level-arch " "Found design unit 1: wifi_tele_top_level-arch" {  } { { "wifi_tele_top_level.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/WiFi Tele/FPGA Firmware/wifi_tele_top_level.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533521595694 ""} { "Info" "ISGN_ENTITY_NAME" "1 wifi_tele_top_level " "Found entity 1: wifi_tele_top_level" {  } { { "wifi_tele_top_level.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/WiFi Tele/FPGA Firmware/wifi_tele_top_level.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533521595694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533521595694 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wifi_tele_top_level " "Elaborating entity \"wifi_tele_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1533521595717 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "wifi_tele_top_level " "Entity \"wifi_tele_top_level\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1533521595723 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1533521596046 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533521596046 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hmcad1511_fclk " "No output dependent on input pin \"hmcad1511_fclk\"" {  } { { "wifi_tele_top_level.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/WiFi Tele/FPGA Firmware/wifi_tele_top_level.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1533521596061 "|wifi_tele_top_level|hmcad1511_fclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hmcad1511_lclk " "No output dependent on input pin \"hmcad1511_lclk\"" {  } { { "wifi_tele_top_level.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/WiFi Tele/FPGA Firmware/wifi_tele_top_level.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1533521596061 "|wifi_tele_top_level|hmcad1511_lclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hmcad1511_d1a " "No output dependent on input pin \"hmcad1511_d1a\"" {  } { { "wifi_tele_top_level.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/WiFi Tele/FPGA Firmware/wifi_tele_top_level.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1533521596061 "|wifi_tele_top_level|hmcad1511_d1a"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hmcad1511_d1b " "No output dependent on input pin \"hmcad1511_d1b\"" {  } { { "wifi_tele_top_level.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/WiFi Tele/FPGA Firmware/wifi_tele_top_level.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1533521596061 "|wifi_tele_top_level|hmcad1511_d1b"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hmcad1511_d2a " "No output dependent on input pin \"hmcad1511_d2a\"" {  } { { "wifi_tele_top_level.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/WiFi Tele/FPGA Firmware/wifi_tele_top_level.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1533521596061 "|wifi_tele_top_level|hmcad1511_d2a"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hmcad1511_d2b " "No output dependent on input pin \"hmcad1511_d2b\"" {  } { { "wifi_tele_top_level.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/WiFi Tele/FPGA Firmware/wifi_tele_top_level.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1533521596061 "|wifi_tele_top_level|hmcad1511_d2b"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hmcad1511_d3a " "No output dependent on input pin \"hmcad1511_d3a\"" {  } { { "wifi_tele_top_level.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/WiFi Tele/FPGA Firmware/wifi_tele_top_level.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1533521596061 "|wifi_tele_top_level|hmcad1511_d3a"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hmcad1511_d3b " "No output dependent on input pin \"hmcad1511_d3b\"" {  } { { "wifi_tele_top_level.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/WiFi Tele/FPGA Firmware/wifi_tele_top_level.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1533521596061 "|wifi_tele_top_level|hmcad1511_d3b"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hmcad1511_d4a " "No output dependent on input pin \"hmcad1511_d4a\"" {  } { { "wifi_tele_top_level.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/WiFi Tele/FPGA Firmware/wifi_tele_top_level.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1533521596061 "|wifi_tele_top_level|hmcad1511_d4a"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hmcad1511_d4b " "No output dependent on input pin \"hmcad1511_d4b\"" {  } { { "wifi_tele_top_level.vhd" "" { Text "C:/Users/alist/OneDrive/Electrickery/Phased Array Radio Telescope/WiFi Tele/FPGA Firmware/wifi_tele_top_level.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1533521596061 "|wifi_tele_top_level|hmcad1511_d4b"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1533521596061 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1533521596062 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1533521596062 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1533521596062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1533521596069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 06 12:13:16 2018 " "Processing ended: Mon Aug 06 12:13:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1533521596069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1533521596069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1533521596069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1533521596069 ""}
