Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:24
gem5 executing on mnemosyne11.ecn.purdue.edu, pid 6490
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/blackscholes/ft_x_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec blackscholes -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/blackscholes --router_map_file configs/topologies/paper_solutions/ft_x_noci.map --flat_vn_map_file configs/topologies/vn_maps/ft_x_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ft_x_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 3.0GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0052340668>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00523486d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00523506d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f005235b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00523636d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00522ed6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00522f56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00522fe6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00523086d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00523106d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f005231a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00523226d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00522ac6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00522b46d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00522be6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00522c66d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00522d16d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00522d96d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00522e16d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f005226b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00522736d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f005227d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00522866d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00522906d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00522996d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00522a26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f005222b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00522346d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f005223e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00522466d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00522506d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00522586d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00522626d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00521ea6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00521f36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00521fc6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00522066d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f005220f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00522186d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00522216d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00521aa6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00521b46d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00521bc6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00521c66d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00521cf6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00521d86d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00521e16d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f005216a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00521736d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f005217c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00521856d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f005218e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00521986d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00521a16d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f005212a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00521336d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f005213c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00521456d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f005214e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00521566d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00521606d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00521686d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00520f16d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f00520fa6d8>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00521053c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0052105e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f005210b898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0052116320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0052116d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f005211f7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0052128278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0052128cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00520ae748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00520bb1d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00520bbc18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00520c16a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00520cb128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00520cbb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00520d15f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00520dd080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00520ddac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00520e7550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00520e7f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0052071a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00520784a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0052078ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0052080978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f005208b400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f005208be48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00520928d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f005209c358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f005209cda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00520a3828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f005202f2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f005202fcf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0052037780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0052042208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0052042c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00520476d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0052052160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0052052ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f005205a630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00520650b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0052065b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0051fee588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0051feefd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0051ff9a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00520014e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0052001f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00520079b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0052012438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0052012e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0052019908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0052024390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0052024dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0051fac860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0051fb52e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0051fb5d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0051fbc7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0051fc8240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0051fc8c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0051fd0710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f00530880b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0053088b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0051fe05f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0051f6a080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0051f6aac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0051f73550>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f0051f73e80>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0051f7a0f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0051f7a320>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0051f7a550>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0051f7a780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0051f7a9b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0051f7abe0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0051f7ae10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0051f87080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0051f872b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0051f874e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0051f87710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0051f87940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0051f87b70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0051f87da0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f0051f87fd0>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f0051f39ef0>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f0051f42550>]
others(0)=[]
ingesting configs/topologies/nr_list/ft_x_noci_naive.nrl
ingesting configs/topologies/vn_maps/ft_x_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ft_x_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 51406177649500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'fwait' unimplemented
Exiting @ tick 51476713446500 because a thread reached the max instruction count
