;This file is generated by Trace32PerBuilder Version:1.0.
config 16. 8.
width 31.
BASE EAPB:0x0
;###################Tree###################
TREE "APCPU"
    SGROUP " @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 0(0x0) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x0000000E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_nic400_apcpu_top_mtx_wrap.u_nic400_apcpu_top_mtx @ apcpu_dbg_bus0"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 1(0x1) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x0001000E)
    TEXTLINE ""
    LINE.LONG 0x00 " apcpu_dbg_bus0 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "        reserved ," "0   ,%d..."
    BITFLD.LONG 0x00 30. " cactive_cd_main ," "0   ,%d..."
    BITFLD.LONG 0x00 29. " csysreq_cd_main ," "0   ,%d..."
    BITFLD.LONG 0x00 28. " csysack_cd_main ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "        reserved ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "   cactive_cd_m0 ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "   csysreq_cd_m0 ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "   csysack_cd_m0 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "        reserved ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "   cactive_cd_m2 ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "   csysreq_cd_m2 ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "   csysack_cd_m2 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "        reserved ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "   cactive_cd_m3 ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "   csysreq_cd_m3 ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "   csysack_cd_m3 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        reserved ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "   cactive_cd_s0 ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "   csysreq_cd_s0 ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "   csysack_cd_s0 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "        reserved ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "   cactive_cd_s1 ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "   csysreq_cd_s1 ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "   csysack_cd_s1 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "        reserved ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "   cactive_cd_s3 ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "   csysreq_cd_s3 ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "   csysack_cd_s3 ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "        reserved ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "         cactive ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "         csysreq ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "         csysack ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster_debug @ apcpu_dbg_bus1"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 2(0x2) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x0002000E)
    TEXTLINE ""
    LINE.LONG 0x00 " apcpu_dbg_bus1 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "  PDBGCLKQACTIVE ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "    PDBGCLKQREQn ," "0   ,%d..."
    BITFLD.LONG 0x00 29. " PDBGCLKQACCEPTn ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "    PDBGCLKQDENY ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "      PWRQACTIVE ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "        PWRQREQn ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "     PWRQACCEPTn ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "        PWRQDENY ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "     SCLKQACTIVE ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "       SCLKQREQn ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "    SCLKQACCEPTn ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "       SCLKQDENY ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "     PCLKQACTIVE ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "       PCLKQREQn ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "    PCLKQACCEPTn ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "       PCLKQDENY ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "    ATCLKQACTIVE ," "0   ,%d..."
    BITFLD.LONG 0x00 14. "      ATCLKQREQn ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "   ATCLKQACCEPTn ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "      ATCLKQDENY ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "   GICCLKQACTIVE ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "     GICCLKQREQn ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "  GICCLKQACCEPTn ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "     GICCLKQDENY ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "  gic_clkqactive ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "    gic_clkqreqn ," "0   ,%d..."
    BITFLD.LONG 0x00 5. " gic_clkqacceptn ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "    gic_clkqdeny ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0.--3. "        reserved ," "0x0 ,%x..."
    SGROUP "u_apcpu_top.u_apcpu_lpc_wrap.u_main_axi_lpc @ apcpu_dbg_bus2"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 3(0x3) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x0003000E)
    TEXTLINE ""
    LINE.LONG 0x00 " apcpu_dbg_bus2 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "                  lp_stat ," "0   ,%d..."
    BITFLD.LONG 0x00 30. "                  lp_stat ," "0   ,%d..."
    BITFLD.LONG 0x00 29. "                  lp_stat ," "0   ,%d..."
    BITFLD.LONG 0x00 28. "                  lp_stat ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "                  lp_stat ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "                  lp_stat ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "                  lp_stat ," "0   ,%d..."
    BITFLD.LONG 0x00 24. "                  lp_stat ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "                  lp_stat ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "                  lp_stat ," "0   ,%d..."
    BITFLD.LONG 0x00 21. "                  lp_stat ," "0   ,%d..."
    BITFLD.LONG 0x00 20. "                  lp_stat ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "                  lp_stat ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "                  lp_stat ," "0   ,%d..."
    BITFLD.LONG 0x00 17. "    apcpu_srst_frc_lp_req ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "    apcpu_srst_frc_lp_ack ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "     apcpu_ddr_pwr_hs_req ," "0   ,%d..."
    BITFLD.LONG 0x00 14. " apcpu_top_ddr_pwr_hs_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "       dap2apcpu_lp_force ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "      dap2apcpu_force_ack ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "        apcpu2ap_lp_force ," "0   ,%d..."
    BITFLD.LONG 0x00 10. "       apcpu2ap_force_ack ," "0   ,%d..."
    BITFLD.LONG 0x00 9. "         dbg_blk_lp_force ," "0   ,%d..."
    BITFLD.LONG 0x00 8. "     cluster_scu_lp_force ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "     cluster_apb_lp_force ," "0   ,%d..."
    BITFLD.LONG 0x00 6. "     cluster_atb_lp_force ," "0   ,%d..."
    BITFLD.LONG 0x00 5. "     cluster_gic_lp_force ," "0   ,%d..."
    BITFLD.LONG 0x00 4. "      gic600_gic_lp_force ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "         mtx_all_stop_lpc ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "         mtx_all_busy_inv ," "0   ,%d..."
    BITFLD.LONG 0x00 1. "       apcpu_top_sys_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "   apcpu_top_ddr_wakeup_n ," "0   ,%d..."
    TEXTLINE ""
    SGROUP "u_apcpu_top @ apcpu_dbg_bus3"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 4(0x4) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x0004000E)
    TEXTLINE ""
    LINE.LONG 0x00 " apcpu_dbg_bus3 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "       mtx_m0_lpc_busy_inv ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "       mtx_m2_lpc_busy_inv ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "       mtx_m3_lpc_busy_inv ," "0    ,%d..."
    BITFLD.LONG 0x00 28. "       mtx_s0_lpc_busy_inv ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "       mtx_s1_lpc_busy_inv ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "       mtx_s3_lpc_busy_inv ," "0    ,%d..."
    BITFLD.LONG 0x00 25. "     mtx_main_lpc_busy_inv ," "0    ,%d..."
    BITFLD.LONG 0x00 24. " async_bridge_lpc_busy_inv ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "           cgm_scu_en_func ," "0    ,%d..."
    BITFLD.LONG 0x00 22. "           cgm_ace_en_func ," "0    ,%d..."
    BITFLD.LONG 0x00 21. "        cgm_periph_en_func ," "0    ,%d..."
    BITFLD.LONG 0x00 20. "           cgm_gic_en_func ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "        cgm_atb_cs_en_func ," "0    ,%d..."
    BITFLD.LONG 0x00 18. "  cgm_debug_apb_cs_en_func ," "0    ,%d..."
    BITFLD.LONG 0x00 17. "            apcpu_cssys_eb ," "0    ,%d..."
    BITFLD.LONG 0x00 16. "       pd_apcpu_top_cgm_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "             core0_lp_stat ," "0    ,%d..."
    BITFLD.LONG 0x00 14. "             core1_lp_stat ," "0    ,%d..."
    BITFLD.LONG 0x00 8.--13. "                  reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 7. "     pd_apcpu_core0_cgm_en ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6. "     pd_apcpu_core1_cgm_en ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--5. "                  reserved ," "0x0  ,%x..."
    SGROUP "u_apcpu_top.u_cluster @ apcpu_dbg_bus4"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 5(0x5) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x0005000E)
    TEXTLINE ""
    LINE.LONG 0x00 " apcpu_dbg_bus4 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. "           reserved ," "0x0     ,%x..."
    BITFLD.LONG 0x00 12.--29. " COREPACTIVE0[17:0] ," "0x0     ,%x..."
    BITFLD.LONG 0x00 10.--11. "           reserved ," "0x0     ,%x..."
    BITFLD.LONG 0x00 4.--9. "   COREPSTATE0[5:0] ," "0x0     ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "           reserved ," "0       ,%d..."
    BITFLD.LONG 0x00 2. "          COREPREQ0 ," "0       ,%d..."
    BITFLD.LONG 0x00 1. "         COREPDENY0 ," "0       ,%d..."
    BITFLD.LONG 0x00 0. "       COREPACCEPT0 ," "0       ,%d..."
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster @ apcpu_dbg_bus5"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 6(0x6) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x0006000E)
    TEXTLINE ""
    LINE.LONG 0x00 " apcpu_dbg_bus5 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 30.--31. "           reserved ," "0x0     ,%x..."
    BITFLD.LONG 0x00 12.--29. " COREPACTIVE1[17:0] ," "0x0     ,%x..."
    BITFLD.LONG 0x00 10.--11. "           reserved ," "0x0     ,%x..."
    BITFLD.LONG 0x00 4.--9. "   COREPSTATE1[5:0] ," "0x0     ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "           reserved ," "0       ,%d..."
    BITFLD.LONG 0x00 2. "          COREPREQ1 ," "0       ,%d..."
    BITFLD.LONG 0x00 1. "         COREPDENY1 ," "0       ,%d..."
    BITFLD.LONG 0x00 0. "       COREPACCEPT1 ," "0       ,%d..."
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster @ apcpu_dbg_bus6"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 7(0x7) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x0007000E)
    TEXTLINE ""
    LINE.LONG 0x00 " apcpu_dbg_bus6 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 12.--31. " CLUSTERPACTIVE[19:0] ," "0x0     ,%x..."
    BITFLD.LONG 0x00 11. "             reserved ," "0       ,%d..."
    BITFLD.LONG 0x00 4.--10. "   CLUSTERPSTATE[6:0] ," "0x0     ,%x..."
    BITFLD.LONG 0x00 3. "             reserved ," "0       ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2. "          CLUSTERPREQ ," "0       ,%d..."
    BITFLD.LONG 0x00 1. "         CLUSTERPDENY ," "0       ,%d..."
    BITFLD.LONG 0x00 0. "       CLUSTERPACCEPT ," "0       ,%d..."
    SGROUP "u_apcpu_top.u_nic400_apcpu_top_mtx_wrap.u_axi_trans_mon_s3 @ apcpu_dbg_bus7"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 8(0x8) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x0008000E)
    TEXTLINE ""
    LINE.LONG 0x00 " apcpu_dbg_bus7 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--31. " ar_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 16.--23. "  b_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 8.--15. "  w_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--7. " aw_cnt[7:0] ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_nic400_apcpu_top_mtx_wrap.u_axi_trans_mon_s3 @ apcpu_dbg_bus8"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 9(0x9) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x0009000E)
    TEXTLINE ""
    LINE.LONG 0x00 " apcpu_dbg_bus8 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. " ar_underflow1 ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "  ar_underflow ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "   ar_overflow ," "0    ,%d..."
    BITFLD.LONG 0x00 28. "         rlast ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "        rvalid ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "        rready ," "0    ,%d..."
    BITFLD.LONG 0x00 25. "       arvalid ," "0    ,%d..."
    BITFLD.LONG 0x00 24. "       arready ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22.--23. "      reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 21. "  w_underflow1 ," "0    ,%d..."
    BITFLD.LONG 0x00 20. "   w_underflow ," "0    ,%d..."
    BITFLD.LONG 0x00 19. "    w_overflow ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "         wlast ," "0    ,%d..."
    BITFLD.LONG 0x00 17. "        wvalid ," "0    ,%d..."
    BITFLD.LONG 0x00 16. "        wready ," "0    ,%d..."
    BITFLD.LONG 0x00 15. "    trans_idle ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. " aw_underflow1 ," "0    ,%d..."
    BITFLD.LONG 0x00 13. "  aw_underflow ," "0    ,%d..."
    BITFLD.LONG 0x00 12. "   aw_overflow ," "0    ,%d..."
    BITFLD.LONG 0x00 11. "        bvalid ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "        bready ," "0    ,%d..."
    BITFLD.LONG 0x00 9. "       awvalid ," "0    ,%d..."
    BITFLD.LONG 0x00 8. "       awready ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--7. "    r_cnt[7:0] ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_nic400_apcpu_top_mtx_wrap.u_axi_trans_mon_s1 @ apcpu_dbg_bus9"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 10(0xa) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x000A000E)
    TEXTLINE ""
    LINE.LONG 0x00 " apcpu_dbg_bus9 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--31. " ar_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 16.--23. "  b_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 8.--15. "  w_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--7. " aw_cnt[7:0] ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_nic400_apcpu_top_mtx_wrap.u_axi_trans_mon_s1 @ apcpu_dbg_bus10"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 11(0xb) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x000B000E)
    TEXTLINE ""
    LINE.LONG 0x00 " apcpu_dbg_bus10 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. " ar_underflow1 ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "  ar_underflow ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "   ar_overflow ," "0    ,%d..."
    BITFLD.LONG 0x00 28. "         rlast ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "        rvalid ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "        rready ," "0    ,%d..."
    BITFLD.LONG 0x00 25. "       arvalid ," "0    ,%d..."
    BITFLD.LONG 0x00 24. "       arready ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22.--23. "      reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 21. "  w_underflow1 ," "0    ,%d..."
    BITFLD.LONG 0x00 20. "   w_underflow ," "0    ,%d..."
    BITFLD.LONG 0x00 19. "    w_overflow ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "         wlast ," "0    ,%d..."
    BITFLD.LONG 0x00 17. "        wvalid ," "0    ,%d..."
    BITFLD.LONG 0x00 16. "        wready ," "0    ,%d..."
    BITFLD.LONG 0x00 15. "    trans_idle ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. " aw_underflow1 ," "0    ,%d..."
    BITFLD.LONG 0x00 13. "  aw_underflow ," "0    ,%d..."
    BITFLD.LONG 0x00 12. "   aw_overflow ," "0    ,%d..."
    BITFLD.LONG 0x00 11. "        bvalid ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "        bready ," "0    ,%d..."
    BITFLD.LONG 0x00 9. "       awvalid ," "0    ,%d..."
    BITFLD.LONG 0x00 8. "       awready ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--7. "    r_cnt[7:0] ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_nic400_apcpu_top_mtx_wrap.u_axi_trans_mon_s0 @ apcpu_dbg_bus11"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 12(0xc) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x000C000E)
    TEXTLINE ""
    LINE.LONG 0x00 " apcpu_dbg_bus11 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--31. " ar_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 16.--23. "  b_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 8.--15. "  w_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--7. " aw_cnt[7:0] ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_nic400_apcpu_top_mtx_wrap.u_axi_trans_mon_s0 @ apcpu_dbg_bus12"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 13(0xd) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x000D000E)
    TEXTLINE ""
    LINE.LONG 0x00 " apcpu_dbg_bus12 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. " ar_underflow1 ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "  ar_underflow ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "   ar_overflow ," "0    ,%d..."
    BITFLD.LONG 0x00 28. "         rlast ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "        rvalid ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "        rready ," "0    ,%d..."
    BITFLD.LONG 0x00 25. "       arvalid ," "0    ,%d..."
    BITFLD.LONG 0x00 24. "       arready ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22.--23. "      reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 21. "  w_underflow1 ," "0    ,%d..."
    BITFLD.LONG 0x00 20. "   w_underflow ," "0    ,%d..."
    BITFLD.LONG 0x00 19. "    w_overflow ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "         wlast ," "0    ,%d..."
    BITFLD.LONG 0x00 17. "        wvalid ," "0    ,%d..."
    BITFLD.LONG 0x00 16. "        wready ," "0    ,%d..."
    BITFLD.LONG 0x00 15. "    trans_idle ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. " aw_underflow1 ," "0    ,%d..."
    BITFLD.LONG 0x00 13. "  aw_underflow ," "0    ,%d..."
    BITFLD.LONG 0x00 12. "   aw_overflow ," "0    ,%d..."
    BITFLD.LONG 0x00 11. "        bvalid ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "        bready ," "0    ,%d..."
    BITFLD.LONG 0x00 9. "       awvalid ," "0    ,%d..."
    BITFLD.LONG 0x00 8. "       awready ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--7. "    r_cnt[7:0] ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_nic400_apcpu_top_mtx_wrap.u_axi_trans_mon_m3 @ apcpu_dbg_bus13"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 14(0xe) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x000E000E)
    TEXTLINE ""
    LINE.LONG 0x00 " apcpu_dbg_bus13 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--31. " ar_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 16.--23. "  b_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 8.--15. "  w_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--7. " aw_cnt[7:0] ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_nic400_apcpu_top_mtx_wrap.u_axi_trans_mon_m3 @ apcpu_dbg_bus14"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 15(0xf) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x000F000E)
    TEXTLINE ""
    LINE.LONG 0x00 " apcpu_dbg_bus14 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. " ar_underflow1 ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "  ar_underflow ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "   ar_overflow ," "0    ,%d..."
    BITFLD.LONG 0x00 28. "         rlast ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "        rvalid ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "        rready ," "0    ,%d..."
    BITFLD.LONG 0x00 25. "       arvalid ," "0    ,%d..."
    BITFLD.LONG 0x00 24. "       arready ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22.--23. "      reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 21. "  w_underflow1 ," "0    ,%d..."
    BITFLD.LONG 0x00 20. "   w_underflow ," "0    ,%d..."
    BITFLD.LONG 0x00 19. "    w_overflow ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "         wlast ," "0    ,%d..."
    BITFLD.LONG 0x00 17. "        wvalid ," "0    ,%d..."
    BITFLD.LONG 0x00 16. "        wready ," "0    ,%d..."
    BITFLD.LONG 0x00 15. "    trans_idle ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. " aw_underflow1 ," "0    ,%d..."
    BITFLD.LONG 0x00 13. "  aw_underflow ," "0    ,%d..."
    BITFLD.LONG 0x00 12. "   aw_overflow ," "0    ,%d..."
    BITFLD.LONG 0x00 11. "        bvalid ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "        bready ," "0    ,%d..."
    BITFLD.LONG 0x00 9. "       awvalid ," "0    ,%d..."
    BITFLD.LONG 0x00 8. "       awready ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--7. "    r_cnt[7:0] ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_nic400_apcpu_top_mtx_wrap.u_axi_trans_mon_m2 @ apcpu_dbg_bus15"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 16(0x10) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x0010000E)
    TEXTLINE ""
    LINE.LONG 0x00 " apcpu_dbg_bus15 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--31. " ar_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 16.--23. "  b_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 8.--15. "  w_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--7. " aw_cnt[7:0] ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_nic400_apcpu_top_mtx_wrap.u_axi_trans_mon_m2 @ apcpu_dbg_bus16"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 17(0x11) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x0011000E)
    TEXTLINE ""
    LINE.LONG 0x00 " apcpu_dbg_bus16 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. " ar_underflow1 ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "  ar_underflow ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "   ar_overflow ," "0    ,%d..."
    BITFLD.LONG 0x00 28. "         rlast ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "        rvalid ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "        rready ," "0    ,%d..."
    BITFLD.LONG 0x00 25. "       arvalid ," "0    ,%d..."
    BITFLD.LONG 0x00 24. "       arready ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22.--23. "      reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 21. "  w_underflow1 ," "0    ,%d..."
    BITFLD.LONG 0x00 20. "   w_underflow ," "0    ,%d..."
    BITFLD.LONG 0x00 19. "    w_overflow ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "         wlast ," "0    ,%d..."
    BITFLD.LONG 0x00 17. "        wvalid ," "0    ,%d..."
    BITFLD.LONG 0x00 16. "        wready ," "0    ,%d..."
    BITFLD.LONG 0x00 15. "    trans_idle ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. " aw_underflow1 ," "0    ,%d..."
    BITFLD.LONG 0x00 13. "  aw_underflow ," "0    ,%d..."
    BITFLD.LONG 0x00 12. "   aw_overflow ," "0    ,%d..."
    BITFLD.LONG 0x00 11. "        bvalid ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "        bready ," "0    ,%d..."
    BITFLD.LONG 0x00 9. "       awvalid ," "0    ,%d..."
    BITFLD.LONG 0x00 8. "       awready ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--7. "    r_cnt[7:0] ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_nic400_apcpu_top_mtx_wrap.u_axi_trans_mon_m0 @ apcpu_dbg_bus17"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 18(0x12) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x0012000E)
    TEXTLINE ""
    LINE.LONG 0x00 " apcpu_dbg_bus17 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--31. " ar_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 16.--23. "  b_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 8.--15. "  w_cnt[7:0] ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--7. " aw_cnt[7:0] ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_nic400_apcpu_top_mtx_wrap.u_axi_trans_mon_m0 @ apcpu_dbg_bus18"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 19(0x13) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x0013000E)
    TEXTLINE ""
    LINE.LONG 0x00 " apcpu_dbg_bus18 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. " ar_underflow1 ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "  ar_underflow ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "   ar_overflow ," "0    ,%d..."
    BITFLD.LONG 0x00 28. "         rlast ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "        rvalid ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "        rready ," "0    ,%d..."
    BITFLD.LONG 0x00 25. "       arvalid ," "0    ,%d..."
    BITFLD.LONG 0x00 24. "       arready ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22.--23. "      reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 21. "  w_underflow1 ," "0    ,%d..."
    BITFLD.LONG 0x00 20. "   w_underflow ," "0    ,%d..."
    BITFLD.LONG 0x00 19. "    w_overflow ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 18. "         wlast ," "0    ,%d..."
    BITFLD.LONG 0x00 17. "        wvalid ," "0    ,%d..."
    BITFLD.LONG 0x00 16. "        wready ," "0    ,%d..."
    BITFLD.LONG 0x00 15. "    trans_idle ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. " aw_underflow1 ," "0    ,%d..."
    BITFLD.LONG 0x00 13. "  aw_underflow ," "0    ,%d..."
    BITFLD.LONG 0x00 12. "   aw_overflow ," "0    ,%d..."
    BITFLD.LONG 0x00 11. "        bvalid ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10. "        bready ," "0    ,%d..."
    BITFLD.LONG 0x00 9. "       awvalid ," "0    ,%d..."
    BITFLD.LONG 0x00 8. "       awready ," "0    ,%d..."
    BITFLD.LONG 0x00 0.--7. "    r_cnt[7:0] ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_nic400_apcpu_top_mtx_wrap.u_nic400_apcpu_top_mtx @ apcpu_dbg_bus19"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 20(0x14) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x0014000E)
    TEXTLINE ""
    LINE.LONG 0x00 " apcpu_dbg_bus19 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 27.--31. "        reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 26. "   cactive_cd_m0 ," "0    ,%d..."
    BITFLD.LONG 0x00 25. "   csysack_cd_m0 ," "0    ,%d..."
    BITFLD.LONG 0x00 24. "   csysreq_cd_m0 ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "        reserved ," "0    ,%d..."
    BITFLD.LONG 0x00 22. "   cactive_cd_m2 ," "0    ,%d..."
    BITFLD.LONG 0x00 21. "   csysack_cd_m2 ," "0    ,%d..."
    BITFLD.LONG 0x00 20. "   csysreq_cd_m2 ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "        reserved ," "0    ,%d..."
    BITFLD.LONG 0x00 18. "   cactive_cd_m3 ," "0    ,%d..."
    BITFLD.LONG 0x00 17. "   csysack_cd_m3 ," "0    ,%d..."
    BITFLD.LONG 0x00 16. "   csysreq_cd_m3 ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        reserved ," "0    ,%d..."
    BITFLD.LONG 0x00 14. " cactive_cd_main ," "0    ,%d..."
    BITFLD.LONG 0x00 13. " csysack_cd_main ," "0    ,%d..."
    BITFLD.LONG 0x00 12. " csysreq_cd_main ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 11. "        reserved ," "0    ,%d..."
    BITFLD.LONG 0x00 10. "   cactive_cd_s0 ," "0    ,%d..."
    BITFLD.LONG 0x00 9. "   csysack_cd_s0 ," "0    ,%d..."
    BITFLD.LONG 0x00 8. "   csysreq_cd_s0 ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 7. "        reserved ," "0    ,%d..."
    BITFLD.LONG 0x00 6. "   cactive_cd_s1 ," "0    ,%d..."
    BITFLD.LONG 0x00 5. "   csysack_cd_s1 ," "0    ,%d..."
    BITFLD.LONG 0x00 4. "   csysreq_cd_s1 ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "        reserved ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "   cactive_cd_s3 ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "   csysack_cd_s3 ," "0    ,%d..."
    BITFLD.LONG 0x00 0. "   csysreq_cd_s3 ," "0    ,%d..."
    TEXTLINE ""
    SGROUP "u_apcpu_top @ apcpu_dbg_bus20"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 21(0x15) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x0015000E)
    TEXTLINE ""
    LINE.LONG 0x00 " apcpu_dbg_bus20 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "             rst_apcpu_wdg_n ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "          rst_cluster_cold_n ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "          apcpu_scu_soft_rst ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 28. "          apcpu_mtx_soft_rst ," "0    ,%d..."
    BITFLD.LONG 0x00 27. "          apcpu_atb_soft_rst ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "          apcpu_gic_soft_rst ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 25. "       apcpu_periph_soft_rst ," "0    ,%d..."
    BITFLD.LONG 0x00 24. "    apcpu_debug_apb_soft_rst ," "0    ,%d..."
    BITFLD.LONG 0x00 23. "        apcpu_cssys_soft_rst ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 22. "    apcpu_cssys_apb_soft_rst ," "0    ,%d..."
    BITFLD.LONG 0x00 21. "           apcpu_ab_soft_rst ," "0    ,%d..."
    BITFLD.LONG 0x00 14.--20. "                    reserved ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12.--13. "    apcpu_core_soft_rst[1:0] ," "0x0  ,%x..."
    BITFLD.LONG 0x00 11. "       rst_cluster_gic_lpc_n ," "0    ,%d..."
    BITFLD.LONG 0x00 10. "       rst_cluster_gic_dly_n ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 9. "       rst_cluster_atb_lpc_n ," "0    ,%d..."
    BITFLD.LONG 0x00 8. "       rst_cluster_atb_dly_n ," "0    ,%d..."
    BITFLD.LONG 0x00 7. "    rst_cluster_periph_dly_n ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 6. " rst_cluster_debug_apb_lpc_n ," "0    ,%d..."
    BITFLD.LONG 0x00 5. " rst_cluster_debug_apb_dly_n ," "0    ,%d..."
    BITFLD.LONG 0x00 4. "           rst_scu_por_lpc_n ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 3. "           rst_scu_por_dly_n ," "0    ,%d..."
    BITFLD.LONG 0x00 2. "               rst_scu_lpc_n ," "0    ,%d..."
    BITFLD.LONG 0x00 1. "               rst_scu_dly_n ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 0. "               rst_gic_lpc_n ," "0    ,%d..."
    SGROUP "u_apcpu_top.u_apcpu_top_rst_gen @ apcpu_dbg_bus21"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 22(0x16) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x0016000E)
    TEXTLINE ""
    LINE.LONG 0x00 " apcpu_dbg_bus21 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "          rst_gic_dly_n ," "0    ,%d..."
    BITFLD.LONG 0x00 30. "              rst_atb_n ," "0    ,%d..."
    BITFLD.LONG 0x00 29. "           rst_periph_n ," "0    ,%d..."
    BITFLD.LONG 0x00 28. "    rst_debug_apb_lpc_n ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "    rst_debug_apb_dly_n ," "0    ,%d..."
    BITFLD.LONG 0x00 26. "            rst_cssys_n ," "0    ,%d..."
    BITFLD.LONG 0x00 25. "        rst_cssys_apb_n ," "0    ,%d..."
    BITFLD.LONG 0x00 24. "           rst_mtx_m0_n ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 23. "           rst_mtx_m2_n ," "0    ,%d..."
    BITFLD.LONG 0x00 22. "           rst_mtx_m3_n ," "0    ,%d..."
    BITFLD.LONG 0x00 21. "           rst_mtx_s0_n ," "0    ,%d..."
    BITFLD.LONG 0x00 20. "           rst_mtx_s1_n ," "0    ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 19. "           rst_mtx_s3_n ," "0    ,%d..."
    BITFLD.LONG 0x00 18. " rst_async_bridge_ddr_n ," "0    ,%d..."
    BITFLD.LONG 0x00 10.--17. "               reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 8.--9. "        rst_core_n[1:0] ," "0x0  ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2.--7. "               reserved ," "0x0  ,%x..."
    BITFLD.LONG 0x00 0.--1. "    rst_core_por_n[1:0] ," "0x0  ,%x..."
    SGROUP "u_apcpu_top.u_apcpu_clk_top @ apcpu_dbg_bus22"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 23(0x17) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x0017000E)
    TEXTLINE ""
    LINE.LONG 0x00 " apcpu_dbg_bus22 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 31. "               cgm_busy_apcpu_26m ," "0   ,%d..."
    BITFLD.LONG 0x00 29.--30. "                         reserved ," "0x0 ,%x..."
    BITFLD.LONG 0x00 28. "              cgm_busy_apcpu_768m ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 27. "              cgm_busy_apcpu_512m ," "0   ,%d..."
    BITFLD.LONG 0x00 26. "              cgm_busy_apcpu_384m ," "0   ,%d..."
    BITFLD.LONG 0x00 25. "            cgm_busy_apcpu_153_6m ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 24. "                         reserved ," "0   ,%d..."
    BITFLD.LONG 0x00 23. "                  mpll0_clkout_en ," "0   ,%d..."
    BITFLD.LONG 0x00 22. "                  mpll1_clkout_en ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 20.--21. "                         reserved ," "0x0 ,%x..."
    BITFLD.LONG 0x00 19. "                     nFAULTIRQ[0] ," "0   ,%d..."
    BITFLD.LONG 0x00 18. "                       nERRIRQ[0] ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 17. "                        fault_int ," "0   ,%d..."
    BITFLD.LONG 0x00 16. "                          err_int ," "0   ,%d..."
    BITFLD.LONG 0x00 15. "                          pmu_int ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 14. "                         reserved ," "0   ,%d..."
    BITFLD.LONG 0x00 13. "                         bus_busy ," "0   ,%d..."
    BITFLD.LONG 0x00 12. "                         bus_busy ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 10.--11. "                         reserved ," "0x0 ,%x..."
    BITFLD.LONG 0x00 8.--9. "      monitor_wait_en_status[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 6.--7. "                         reserved ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 4.--5. " monitor_gate_auto_en_status[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 3. "                  cgm_any_core_en ," "0   ,%d..."
    BITFLD.LONG 0x00 2. "                     core_all_off ," "0   ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 1. "              apcpu_top_deep_stop ," "0   ,%d..."
    BITFLD.LONG 0x00 0. "             apcpu_top_light_stop ," "0   ,%d..."
    SGROUP "u_apcpu_top.u_apcpu_clk_top @ apcpu_dbg_bus23"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 24(0x18) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x0018000E)
    TEXTLINE ""
    LINE.LONG 0x00 " apcpu_dbg_bus23 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 28.--31. "  cgm_core0_sel_ind[3:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 24.--27. "  cgm_core1_sel_ind[3:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 20.--23. "    cgm_scu_sel_ind[3:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 16.--19. "    cgm_atb_sel_ind[3:0] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 12.--15. "    cgm_gic_sel_ind[3:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 8.--11. " cgm_periph_sel_ind[3:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 6.--7. "          nFAULTIRQ[2:1] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 4.--5. "            nERRIRQ[2:1] ," "0x0 ,%x..."
    TEXTLINE ""
    BITFLD.LONG 0x00 2.--3. "       COREINSTRRUN[1:0] ," "0x0 ,%x..."
    BITFLD.LONG 0x00 0.--1. "       COREINSTRRET[1:0] ," "0x0 ,%x..."
    SGROUP " @ apcpu_dbg_bus24"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 25(0x19) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x0019000E)
    TEXTLINE ""
    LINE.LONG 0x00 " apcpu_dbg_bus24 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 16.--31. "              reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 0.--15. " core0_3_reg_seg[15:0] ," "0x0    ,%x..."
    SGROUP " @ apcpu_dbg_bus25"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 26(0x1a) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x001A000E)
    TEXTLINE ""
    LINE.LONG 0x00 " apcpu_dbg_bus25 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 8.--31. "              reserved ," "0x0      ,%x..."
    BITFLD.LONG 0x00 0.--7. " core0_3_pwr_ctlr[7:0] ," "0x0      ,%x..."
    SGROUP " @ apcpu_dbg_bus26"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 27(0x1b) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x001B000E)
    TEXTLINE ""
    LINE.LONG 0x00 " apcpu_dbg_bus26 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--31. "       reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 23. "     IRITWAKEUP ," "0      ,%d..."
    BITFLD.LONG 0x00 22. "      IRITVALID ," "0      ,%d..."
    BITFLD.LONG 0x00 21. "      IRITREADY ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5.--20. " IRITDATA[15:0] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 4. "       IRITLAST ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--3. "  IRITDEST[3:0] ," "0x0    ,%x..."
    SGROUP " @ apcpu_dbg_bus27"
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 28(0x1c) sig 0(0x0)" 
    VARX 0x00 %l SWD.read(0x001C000E)
    TEXTLINE ""
    LINE.LONG 0x00 " apcpu_dbg_bus27 "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 24.--31. "       reserved ," "0x0    ,%x..."
    BITFLD.LONG 0x00 23. "     ICCTWAKEUP ," "0      ,%d..."
    BITFLD.LONG 0x00 22. "      ICCTVALID ," "0      ,%d..."
    BITFLD.LONG 0x00 21. "      ICCTREADY ," "0      ,%d..."
    TEXTLINE ""
    BITFLD.LONG 0x00 5.--20. " ICCTDATA[15:0] ," "0x0    ,%x..."
    BITFLD.LONG 0x00 4. "       ICCTLAST ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--3. "    ICCTID[3:0] ," "0x0    ,%x..."
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 0(0x0) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0000800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[0][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 1(0x1) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0001800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[0][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 2(0x2) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0002800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[0][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 3(0x3) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0003800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[0][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 4(0x4) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0004800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[1][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 5(0x5) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0005800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[1][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 6(0x6) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0006800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[1][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 7(0x7) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0007800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[1][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 8(0x8) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0008800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[2][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 9(0x9) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0009800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[2][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 10(0xa) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x000A800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[2][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 11(0xb) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x000B800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[2][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 12(0xc) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x000C800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[3][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 13(0xd) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x000D800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[3][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 14(0xe) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x000E800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[3][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 15(0xf) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x000F800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[3][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 16(0x10) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0010800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[4][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 17(0x11) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0011800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[4][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 18(0x12) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0012800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[4][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 19(0x13) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0013800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[4][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 20(0x14) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0014800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[5][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 21(0x15) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0015800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[5][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 22(0x16) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0016800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[5][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 23(0x17) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0017800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[5][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 24(0x18) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0018800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[6][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 25(0x19) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0019800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[6][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 26(0x1a) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x001A800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[6][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 27(0x1b) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x001B800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[6][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 28(0x1c) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x001C800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[7][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 29(0x1d) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x001D800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[7][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 30(0x1e) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x001E800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[7][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 31(0x1f) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x001F800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[7][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 32(0x20) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0020800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[8][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 33(0x21) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0021800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[8][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 34(0x22) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0022800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[8][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 35(0x23) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0023800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[8][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 36(0x24) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0024800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[9][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 37(0x25) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0025800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[9][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 38(0x26) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0026800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[9][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 39(0x27) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0027800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[9][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 40(0x28) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0028800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[10][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 41(0x29) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0029800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[10][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 42(0x2a) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x002A800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[10][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 43(0x2b) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x002B800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[10][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 44(0x2c) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x002C800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[11][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 45(0x2d) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x002D800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[11][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 46(0x2e) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x002E800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[11][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 47(0x2f) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x002F800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[11][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 48(0x30) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0030800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[12][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 49(0x31) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0031800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[12][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 50(0x32) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0032800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[12][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 51(0x33) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0033800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[12][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 52(0x34) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0034800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[13][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 53(0x35) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0035800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[13][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 54(0x36) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0036800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[13][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 55(0x37) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0037800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[13][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 56(0x38) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0038800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[14][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 57(0x39) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0039800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[14][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 58(0x3a) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x003A800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[14][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 59(0x3b) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x003B800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[14][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 60(0x3c) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x003C800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[15][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 61(0x3d) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x003D800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[15][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 62(0x3e) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x003E800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[15][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 63(0x3f) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x003F800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[15][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 64(0x40) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0040800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[16][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 65(0x41) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0041800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[16][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 66(0x42) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0042800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[16][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 67(0x43) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0043800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[16][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 68(0x44) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0044800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[17][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 69(0x45) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0045800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[17][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 70(0x46) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0046800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[17][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 71(0x47) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0047800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[17][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 72(0x48) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0048800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[18][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 73(0x49) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0049800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[18][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 74(0x4a) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x004A800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[18][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 75(0x4b) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x004B800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[18][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 76(0x4c) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x004C800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[19][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 77(0x4d) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x004D800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[19][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 78(0x4e) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x004E800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[19][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 79(0x4f) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x004F800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[19][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 80(0x50) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0050800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[20][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 81(0x51) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0051800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[20][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 82(0x52) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0052800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[20][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 83(0x53) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0053800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[20][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 84(0x54) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0054800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[21][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 85(0x55) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0055800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[21][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 86(0x56) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0056800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[21][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 87(0x57) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0057800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[21][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 88(0x58) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0058800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[22][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 89(0x59) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0059800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[22][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 90(0x5a) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x005A800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[22][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 91(0x5b) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x005B800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[22][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 92(0x5c) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x005C800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[23][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 93(0x5d) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x005D800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[23][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 94(0x5e) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x005E800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[23][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 95(0x5f) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x005F800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[23][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 96(0x60) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0060800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[24][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 97(0x61) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0061800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[24][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 98(0x62) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0062800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[24][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 99(0x63) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0063800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[24][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 100(0x64) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0064800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[25][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 101(0x65) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0065800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[25][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 102(0x66) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0066800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[25][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 103(0x67) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0067800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[25][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 104(0x68) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0068800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[26][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 105(0x69) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0069800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[26][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 106(0x6a) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x006A800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[26][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 107(0x6b) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x006B800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[26][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 108(0x6c) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x006C800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[27][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 109(0x6d) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x006D800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[27][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 110(0x6e) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x006E800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[27][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 111(0x6f) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x006F800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[27][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 112(0x70) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0070800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[28][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 113(0x71) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0071800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[28][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 114(0x72) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0072800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[28][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 115(0x73) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0073800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[28][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 116(0x74) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0074800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[29][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 117(0x75) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0075800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[29][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 118(0x76) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0076800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[29][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 119(0x77) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0077800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[29][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 120(0x78) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0078800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[30][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 121(0x79) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0079800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[30][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 122(0x7a) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x007A800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[30][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 123(0x7b) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x007B800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[30][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 124(0x7c) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x007C800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[31][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 125(0x7d) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x007D800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[31][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 126(0x7e) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x007E800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[31][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 127(0x7f) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x007F800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[31][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 128(0x80) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0080800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[32][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 129(0x81) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0081800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[32][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 130(0x82) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0082800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[32][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 131(0x83) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0083800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[32][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 132(0x84) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0084800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[33][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 133(0x85) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0085800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[33][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 134(0x86) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0086800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[33][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 135(0x87) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0087800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[33][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 136(0x88) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0088800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[34][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 137(0x89) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0089800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[34][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 138(0x8a) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x008A800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[34][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 139(0x8b) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x008B800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[34][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 140(0x8c) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x008C800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[35][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 141(0x8d) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x008D800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[35][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 142(0x8e) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x008E800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[35][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 143(0x8f) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x008F800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[35][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 144(0x90) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0090800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[36][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 145(0x91) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0091800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[36][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 146(0x92) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0092800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[36][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 147(0x93) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0093800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[36][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 148(0x94) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0094800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[37][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 149(0x95) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0095800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[37][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 150(0x96) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0096800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[37][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 151(0x97) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0097800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[37][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 152(0x98) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0098800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,pc_instr0_wr[15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 153(0x99) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x0099800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,pc_instr0_wr[31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 154(0x9a) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x009A800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,pc_instr0_wr[47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 155(0x9b) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x009B800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,pc_instr0_wr[63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cpsr.u_psr_rf @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 156(0x9c) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x009C800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cpsr_ret[15:0]"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 157(0x9d) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x009D800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        reserved ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--14. " cpsr_ret[30:16] ," "0x0    ,%x..."
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 158(0x9e) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x009E800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 159(0x9f) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x009F800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cpsr.u_psr_rf @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 160(0xa0) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00A0800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,spsr_fiq[15:0]"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 161(0xa1) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00A1800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        reserved ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--14. " spsr_fiq[30:16] ," "0x0    ,%x..."
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 162(0xa2) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00A2800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 163(0xa3) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00A3800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cpsr.u_psr_rf @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 164(0xa4) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00A4800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,spsr_irq[15:0]"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 165(0xa5) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00A5800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        reserved ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--14. " spsr_irq[30:16] ," "0x0    ,%x..."
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 166(0xa6) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00A6800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 167(0xa7) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00A7800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cpsr.u_psr_rf @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 168(0xa8) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00A8800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,spsr_svc[15:0]"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 169(0xa9) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00A9800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        reserved ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--14. " spsr_svc[30:16] ," "0x0    ,%x..."
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 170(0xaa) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00AA800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 171(0xab) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00AB800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cpsr.u_psr_rf @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 172(0xac) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00AC800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,spsr_abt[15:0]"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 173(0xad) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00AD800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        reserved ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--14. " spsr_abt[30:16] ," "0x0    ,%x..."
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 174(0xae) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00AE800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 175(0xaf) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00AF800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cpsr.u_psr_rf @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 176(0xb0) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00B0800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,spsr_und[15:0]"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 177(0xb1) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00B1800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        reserved ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--14. " spsr_und[30:16] ," "0x0    ,%x..."
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 178(0xb2) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00B2800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 179(0xb3) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00B3800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cpsr.u_psr_rf @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 180(0xb4) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00B4800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,spsr_mon[15:0]"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 181(0xb5) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00B5800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        reserved ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--14. " spsr_mon[30:16] ," "0x0    ,%x..."
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 182(0xb6) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00B6800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 183(0xb7) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00B7800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cpsr.u_psr_rf @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 184(0xb8) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00B8800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,spsr_hyp[15:0]"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 185(0xb9) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00B9800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        reserved ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--14. " spsr_hyp[30:16] ," "0x0    ,%x..."
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 186(0xba) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00BA800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 187(0xbb) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00BB800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 188(0xbc) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00BC800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_sctlr_el1[15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 189(0xbd) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00BD800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_sctlr_el1[31:16]"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 190(0xbe) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00BE800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 191(0xbf) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00BF800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 192(0xc0) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00C0800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_sctlr_el2[15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 193(0xc1) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00C1800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_sctlr_el2[31:16]"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 194(0xc2) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00C2800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 195(0xc3) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00C3800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 196(0xc4) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00C4800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_sctlr_el3[15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 197(0xc5) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00C5800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_sctlr_el3[31:16]"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 198(0xc6) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00C6800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 199(0xc7) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00C7800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 200(0xc8) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00C8800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_far_el1[15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 201(0xc9) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00C9800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_far_el1[31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 202(0xca) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00CA800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_far_el1[47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 203(0xcb) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00CB800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_far_el1[63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 204(0xcc) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00CC800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_far_el2[15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 205(0xcd) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00CD800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_far_el2[31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 206(0xce) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00CE800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_far_el2[47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 207(0xcf) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00CF800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_far_el2[63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 208(0xd0) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00D0800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_far_el3[15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 209(0xd1) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00D1800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_far_el3[31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 210(0xd2) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00D2800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_far_el3[47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 211(0xd3) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00D3800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_far_el3[63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 212(0xd4) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00D4800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 4.--15. " cp_hpfar[15:4] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 0.--3. "       reserved ," "0x0   ,%x..."
    SGROUP "u_apcpu_top.u_cluster.g_core[0].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 213(0xd5) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00D5800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_hpfar[31:16]"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 214(0xd6) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00D6800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 215(0xd7) sig 128(0x80)" 
    VARX 0x00 %l SWD.read(0x00D7800E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 0(0x0) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0000840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[0][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 1(0x1) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0001840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[0][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 2(0x2) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0002840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[0][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 3(0x3) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0003840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[0][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 4(0x4) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0004840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[1][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 5(0x5) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0005840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[1][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 6(0x6) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0006840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[1][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 7(0x7) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0007840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[1][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 8(0x8) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0008840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[2][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 9(0x9) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0009840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[2][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 10(0xa) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x000A840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[2][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 11(0xb) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x000B840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[2][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 12(0xc) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x000C840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[3][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 13(0xd) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x000D840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[3][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 14(0xe) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x000E840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[3][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 15(0xf) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x000F840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[3][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 16(0x10) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0010840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[4][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 17(0x11) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0011840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[4][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 18(0x12) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0012840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[4][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 19(0x13) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0013840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[4][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 20(0x14) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0014840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[5][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 21(0x15) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0015840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[5][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 22(0x16) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0016840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[5][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 23(0x17) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0017840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[5][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 24(0x18) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0018840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[6][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 25(0x19) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0019840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[6][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 26(0x1a) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x001A840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[6][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 27(0x1b) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x001B840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[6][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 28(0x1c) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x001C840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[7][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 29(0x1d) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x001D840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[7][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 30(0x1e) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x001E840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[7][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 31(0x1f) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x001F840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[7][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 32(0x20) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0020840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[8][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 33(0x21) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0021840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[8][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 34(0x22) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0022840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[8][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 35(0x23) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0023840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[8][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 36(0x24) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0024840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[9][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 37(0x25) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0025840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[9][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 38(0x26) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0026840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[9][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 39(0x27) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0027840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[9][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 40(0x28) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0028840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[10][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 41(0x29) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0029840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[10][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 42(0x2a) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x002A840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[10][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 43(0x2b) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x002B840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[10][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 44(0x2c) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x002C840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[11][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 45(0x2d) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x002D840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[11][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 46(0x2e) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x002E840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[11][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 47(0x2f) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x002F840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[11][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 48(0x30) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0030840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[12][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 49(0x31) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0031840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[12][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 50(0x32) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0032840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[12][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 51(0x33) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0033840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[12][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 52(0x34) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0034840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[13][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 53(0x35) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0035840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[13][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 54(0x36) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0036840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[13][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 55(0x37) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0037840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[13][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 56(0x38) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0038840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[14][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 57(0x39) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0039840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[14][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 58(0x3a) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x003A840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[14][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 59(0x3b) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x003B840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[14][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 60(0x3c) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x003C840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[15][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 61(0x3d) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x003D840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[15][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 62(0x3e) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x003E840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[15][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 63(0x3f) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x003F840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[15][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 64(0x40) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0040840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[16][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 65(0x41) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0041840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[16][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 66(0x42) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0042840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[16][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 67(0x43) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0043840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[16][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 68(0x44) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0044840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[17][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 69(0x45) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0045840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[17][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 70(0x46) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0046840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[17][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 71(0x47) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0047840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[17][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 72(0x48) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0048840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[18][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 73(0x49) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0049840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[18][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 74(0x4a) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x004A840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[18][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 75(0x4b) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x004B840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[18][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 76(0x4c) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x004C840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[19][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 77(0x4d) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x004D840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[19][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 78(0x4e) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x004E840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[19][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 79(0x4f) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x004F840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[19][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 80(0x50) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0050840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[20][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 81(0x51) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0051840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[20][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 82(0x52) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0052840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[20][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 83(0x53) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0053840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[20][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 84(0x54) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0054840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[21][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 85(0x55) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0055840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[21][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 86(0x56) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0056840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[21][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 87(0x57) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0057840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[21][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 88(0x58) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0058840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[22][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 89(0x59) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0059840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[22][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 90(0x5a) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x005A840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[22][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 91(0x5b) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x005B840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[22][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 92(0x5c) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x005C840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[23][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 93(0x5d) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x005D840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[23][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 94(0x5e) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x005E840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[23][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 95(0x5f) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x005F840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[23][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 96(0x60) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0060840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[24][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 97(0x61) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0061840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[24][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 98(0x62) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0062840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[24][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 99(0x63) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0063840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[24][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 100(0x64) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0064840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[25][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 101(0x65) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0065840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[25][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 102(0x66) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0066840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[25][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 103(0x67) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0067840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[25][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 104(0x68) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0068840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[26][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 105(0x69) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0069840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[26][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 106(0x6a) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x006A840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[26][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 107(0x6b) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x006B840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[26][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 108(0x6c) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x006C840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[27][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 109(0x6d) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x006D840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[27][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 110(0x6e) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x006E840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[27][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 111(0x6f) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x006F840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[27][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 112(0x70) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0070840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[28][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 113(0x71) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0071840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[28][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 114(0x72) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0072840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[28][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 115(0x73) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0073840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[28][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 116(0x74) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0074840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[29][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 117(0x75) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0075840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[29][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 118(0x76) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0076840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[29][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 119(0x77) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0077840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[29][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 120(0x78) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0078840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[30][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 121(0x79) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0079840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[30][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 122(0x7a) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x007A840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[30][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 123(0x7b) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x007B840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[30][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 124(0x7c) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x007C840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[31][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 125(0x7d) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x007D840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[31][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 126(0x7e) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x007E840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[31][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 127(0x7f) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x007F840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[31][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 128(0x80) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0080840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[32][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 129(0x81) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0081840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[32][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 130(0x82) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0082840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[32][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 131(0x83) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0083840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[32][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 132(0x84) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0084840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[33][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 133(0x85) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0085840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[33][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 134(0x86) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0086840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[33][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 135(0x87) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0087840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[33][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 136(0x88) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0088840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[34][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 137(0x89) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0089840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[34][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 138(0x8a) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x008A840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[34][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 139(0x8b) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x008B840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[34][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 140(0x8c) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x008C840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[35][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 141(0x8d) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x008D840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[35][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 142(0x8e) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x008E840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[35][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 143(0x8f) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x008F840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[35][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 144(0x90) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0090840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[36][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 145(0x91) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0091840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[36][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 146(0x92) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0092840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[36][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 147(0x93) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0093840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[36][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 148(0x94) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0094840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[37][15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 149(0x95) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0095840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[37][31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 150(0x96) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0096840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[37][47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_regbank @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 151(0x97) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0097840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,rbank[37][63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 152(0x98) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0098840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,pc_instr0_wr[15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 153(0x99) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x0099840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,pc_instr0_wr[31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 154(0x9a) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x009A840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,pc_instr0_wr[47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 155(0x9b) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x009B840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,pc_instr0_wr[63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cpsr.u_psr_rf @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 156(0x9c) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x009C840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cpsr_ret[15:0]"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 157(0x9d) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x009D840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        reserved ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--14. " cpsr_ret[30:16] ," "0x0    ,%x..."
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 158(0x9e) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x009E840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 159(0x9f) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x009F840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cpsr.u_psr_rf @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 160(0xa0) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00A0840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,spsr_fiq[15:0]"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 161(0xa1) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00A1840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        reserved ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--14. " spsr_fiq[30:16] ," "0x0    ,%x..."
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 162(0xa2) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00A2840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 163(0xa3) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00A3840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cpsr.u_psr_rf @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 164(0xa4) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00A4840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,spsr_irq[15:0]"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 165(0xa5) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00A5840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        reserved ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--14. " spsr_irq[30:16] ," "0x0    ,%x..."
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 166(0xa6) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00A6840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 167(0xa7) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00A7840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cpsr.u_psr_rf @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 168(0xa8) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00A8840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,spsr_svc[15:0]"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 169(0xa9) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00A9840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        reserved ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--14. " spsr_svc[30:16] ," "0x0    ,%x..."
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 170(0xaa) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00AA840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 171(0xab) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00AB840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cpsr.u_psr_rf @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 172(0xac) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00AC840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,spsr_abt[15:0]"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 173(0xad) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00AD840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        reserved ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--14. " spsr_abt[30:16] ," "0x0    ,%x..."
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 174(0xae) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00AE840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 175(0xaf) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00AF840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cpsr.u_psr_rf @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 176(0xb0) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00B0840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,spsr_und[15:0]"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 177(0xb1) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00B1840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        reserved ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--14. " spsr_und[30:16] ," "0x0    ,%x..."
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 178(0xb2) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00B2840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 179(0xb3) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00B3840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cpsr.u_psr_rf @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 180(0xb4) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00B4840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,spsr_mon[15:0]"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 181(0xb5) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00B5840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        reserved ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--14. " spsr_mon[30:16] ," "0x0    ,%x..."
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 182(0xb6) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00B6840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 183(0xb7) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00B7840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cpsr.u_psr_rf @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 184(0xb8) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00B8840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,spsr_hyp[15:0]"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 185(0xb9) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00B9840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 15. "        reserved ," "0      ,%d..."
    BITFLD.LONG 0x00 0.--14. " spsr_hyp[30:16] ," "0x0    ,%x..."
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 186(0xba) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00BA840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 187(0xbb) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00BB840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 188(0xbc) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00BC840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_sctlr_el1[15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 189(0xbd) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00BD840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_sctlr_el1[31:16]"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 190(0xbe) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00BE840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 191(0xbf) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00BF840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 192(0xc0) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00C0840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_sctlr_el2[15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 193(0xc1) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00C1840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_sctlr_el2[31:16]"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 194(0xc2) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00C2840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 195(0xc3) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00C3840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 196(0xc4) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00C4840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_sctlr_el3[15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 197(0xc5) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00C5840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_sctlr_el3[31:16]"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 198(0xc6) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00C6840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 199(0xc7) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00C7840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 200(0xc8) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00C8840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_far_el1[15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 201(0xc9) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00C9840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_far_el1[31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 202(0xca) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00CA840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_far_el1[47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 203(0xcb) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00CB840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_far_el1[63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 204(0xcc) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00CC840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_far_el2[15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 205(0xcd) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00CD840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_far_el2[31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 206(0xce) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00CE840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_far_el2[47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 207(0xcf) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00CF840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_far_el2[63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 208(0xd0) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00D0840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_far_el3[15:0]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 209(0xd1) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00D1840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_far_el3[31:16]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 210(0xd2) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00D2840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_far_el3[47:32]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 211(0xd3) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00D3840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_far_el3[63:48]"
    TEXTLINE ""
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 212(0xd4) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00D4840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  "
    TEXTLINE ""
    TEXTLINE ""
    BITFLD.LONG 0x00 4.--15. " cp_hpfar[15:4] ," "0x0   ,%x..."
    BITFLD.LONG 0x00 0.--3. "       reserved ," "0x0   ,%x..."
    SGROUP "u_apcpu_top.u_cluster.g_core[1].g_little.u_ananke_big_core.u_big_vcpu_pwr_wrap.u_big_vcpu.u_big_cpu.u_ananke_dpu.u_dpu_cp @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 213(0xd5) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00D5840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,cp_hpfar[31:16]"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 214(0xd6) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00D6840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
    SGROUP "reserved @ "
;-------------------------------------------------
    TEXTLINE ""
    TEXTLINE "subsys 7(0x7) mod 215(0xd7) sig 132(0x84)" 
    VARX 0x00 %l SWD.read(0x00D7840E)
    TEXTLINE ""
    LINE.LONG 0x00 "  ,reserved"
    TEXTLINE ""
TREE.END
