INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Truong/Desktop/digital_design/Max_Diff/Max_Diff.sim/sim_1/synth/timing/xsim/Post_Synthesis_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_Nbit
INFO: [VRFC 10-311] analyzing module Max_Diff
INFO: [VRFC 10-311] analyzing module Max_Diff_Controller
INFO: [VRFC 10-311] analyzing module Max_Diff_Datapath
INFO: [VRFC 10-311] analyzing module Regn
INFO: [VRFC 10-311] analyzing module Regn_0
INFO: [VRFC 10-311] analyzing module Regn_1
INFO: [VRFC 10-311] analyzing module Regn_2
INFO: [VRFC 10-311] analyzing module Regn_3
INFO: [VRFC 10-311] analyzing module glbl
