//  by CrazyBird
module axi4_ctrl #(
	parameter 	C_ID_LEN      = 4, 
			C_DATA_LEN    = 128, 
			C_DATA_SIZE   = 4, 	//	C_DATA_LEN=8:0, 16:1, 32:2, 64:3, 128:4, 256:5, 512:6, 1024:7
			
			C_BURST_LEN   = 16,
			
			C_STRB_LEN    = C_DATA_LEN / 8, 
			C_ADDR_INC    = C_BURST_LEN * C_STRB_LEN,
			
			C_BASE_ADDR   = 32'h00000000, 	//	Start at 0x00000000 by default
			C_BUF_SIZE    = 24, 			//	Allocate 2^22 bytes (4MB) by default. The module takes 4*4MB by default. 
			C_RD_END_ADDR = 1280 * 720,
			
			C_W_WIDTH     = 32, 
			C_R_WIDTH     = 8
)(
    input  wire                 axi_clk         ,
    input  wire                 axi_reset       ,
    
    input        [31:0]      axi_base_0, 
    input        [31:0]      axi_base_1, 
    input        [31:0]      axi_base_2, 
    input        [31:0]      axi_base_3, 
    
    output       [C_ID_LEN-1:0]      axi_awid        ,
    output       [31:0]      axi_awaddr      ,
    output       [ 7:0]      axi_awlen       ,
    output       [ 2:0]      axi_awsize      ,
    output       [ 1:0]      axi_awburst     ,
    output                   axi_awlock      ,
    output       [ 3:0]      axi_awcache     ,
    output       [ 2:0]      axi_awprot      ,
    output       [ 3:0]      axi_awqos       ,
    output reg                  axi_awvalid     ,
    input  wire                 axi_awready     ,
    
    output       [C_DATA_LEN-1:0]      axi_wdata       ,
    output       [C_STRB_LEN-1:0]      axi_wstrb       ,
    output                   axi_wlast       ,
    output reg                  axi_wvalid      ,
    input  wire                 axi_wready      ,
    
    input  wire     [C_ID_LEN-1:0]      axi_bid         ,
    input  wire     [ 1:0]      axi_bresp       ,
    input  wire                 axi_bvalid      ,
    output                   axi_bready      ,
    
    output       [C_ID_LEN-1:0]      axi_arid        ,
    output       [31:0]      axi_araddr      ,
    output       [ 7:0]      axi_arlen       ,
    output       [ 2:0]      axi_arsize      ,
    output       [ 1:0]      axi_arburst     ,
    output                   axi_arlock      ,
    output       [ 3:0]      axi_arcache     ,
    output       [ 2:0]      axi_arprot      ,
    output       [ 3:0]      axi_arqos       ,
    output reg                  axi_arvalid     ,
    input  wire                 axi_arready     ,
    
    input  wire     [C_ID_LEN-1:0]      axi_rid         ,
    input  wire     [C_DATA_LEN-1:0]      axi_rdata       ,
    input  wire     [ 1:0]      axi_rresp       ,
    input  wire                 axi_rlast       ,
    input  wire                 axi_rvalid      ,
    output                   axi_rready      ,
    
    input  wire                 wframe_pclk     ,
    input  wire                 wframe_vsync    ,		//	Writter VSync. Flush on falling edge. Connect to EOF. 
    input  wire                 wframe_data_en  ,
    input  wire     [C_W_WIDTH-1:0]      wframe_data     ,
    
    input  wire                 rframe_pclk     ,
    input  wire                 rframe_vsync    ,		//	Reader VSync. Flush on falling edge. Connect to ~EOF. 
    input  wire                 rframe_data_en  ,
    output wire     [C_R_WIDTH-1:0]      rframe_data     ,
    
    output 		[31:0] 	tp_o
);
	
	initial begin
		axi_awvalid <= 0; 
		axi_wvalid <= 0; 
		axi_arvalid <= 0; 
	end

	assign axi_awid    = {C_ID_LEN{1'b0}};
	assign axi_awlen   = C_BURST_LEN - 1'b1;
	assign axi_awsize  = C_DATA_SIZE;
	assign axi_awburst = 2'b01;	//	INCR
	assign axi_awlock  = 1'b0;
	assign axi_awcache = 0;
	assign axi_awprot  = 3'b0;
	assign axi_awqos   = 4'b0;
	assign axi_wstrb   = 32'hFFFFFFFF;
	assign axi_bready  = 1; 
	    
	assign axi_arid    = {C_ID_LEN{1'b0}};
	assign axi_arlen   = C_BURST_LEN - 1'b1;
	assign axi_arsize  = C_DATA_SIZE;
	assign axi_arburst = 2'b01;	//	INCR
	assign axi_arlock  = 1'b0;
	assign axi_arcache = 0;
	assign axi_arprot  = 3'b0;
	assign axi_arqos   = 4'b0;
	assign axi_rready  = 1; 
	
	
	
	
	////////////////////////////////////////////////////////////////
	//	R/W Schedule
	reg	[1:0] 	rc_wframe_index;
	reg	[1:0] 	rc_rframe_index;

	//	Use 4 data buffers to simplify control. 
	wire 	[1:0] 	w_wframe_index_p1 = rc_wframe_index + 1; 
	wire 	[1:0] 	w_wframe_index_next = (w_wframe_index_p1 == rc_rframe_index) ? rc_wframe_index + 2 : rc_wframe_index + 1; 

	reg 	[1:0] 	r_wframe_index_last = 0; 
	
	reg 			r_wframe_inc = 0, r_rframe_inc = 0; 

	always @(posedge axi_clk) begin
		if(axi_reset) begin
			rc_wframe_index <= 2'b0;
			rc_rframe_index <= 2'd2;
			r_wframe_index_last <= 0; 
			
		end else begin
			rc_wframe_index <= rc_wframe_index; 
			rc_rframe_index <= rc_rframe_index; 
			
			//	When wfifo_rd_rst_busy_neg, write pointer increments. When rfifo_wr_rst_busy_neg, read pointer increments. 
			case ({r_rframe_inc, r_wframe_inc})
				2'b01: begin
						//	Write increment only. 
						rc_wframe_index <= w_wframe_index_next; 	//	Use 4 buffers. 
						r_wframe_index_last <= rc_wframe_index; 
					end
				2'b10: begin
						//	Use r_wframe_index_last. 
						rc_rframe_index <= r_wframe_index_last; 
					end
				2'b11: begin
						//	Update write & read pointer simutaneously. 
						rc_wframe_index <= w_wframe_index_next; 	//	Use 4 buffers. 
						rc_rframe_index <= rc_wframe_index; 		
					end
			endcase
			
		end
	end
	
	
	
	////////////////////////////////////////////////////////////////
	//	AXI Writter

	wire 				w_wfifo_pempty, w_wfifo_empty; 
	wire 				w_wfifo_ren; 
	wire 	[C_DATA_LEN-1:0] 	w_wfifo_rdata; 

	//	On EOF when ~empty, flush the last data then reset FIFO. 
	reg 	[3:0] 	rs_w = 0; 
	wire 	[3:0] 	ws_w_idle = 0; 
	wire 	[3:0] 	ws_w_wdata = 1; 
	wire 	[3:0] 	ws_w_winc = 2; 
	wire 	[3:0] 	ws_w_eof = 3; 

	//	Write Pointer. Burst bytes is always C_ADDR_INC. 
	reg 	[C_BUF_SIZE-1:0] 	rc_w_ptr = 0; 
	reg 	[0:0] 		rc_w_eof = 0; 
	reg 				r_w_rst = 1; 
	
	//	Burst Control
	reg 	[7:0] 	rc_burst = 0; 	//	Compare to C_BURST_LEN - 1. 
	
	//	EOF Monitor. 
	reg 	[1:0] 	r_wframe_sync = 0; 	
	reg 			r_weof_pending = 0; 

	always @(posedge axi_clk or posedge axi_reset) begin
		if(axi_reset) begin
			rs_w <= 0; 
			rc_w_ptr <= 0; 
			rc_w_eof <= 0; 
			r_w_rst <= 1; 
			axi_awvalid <= 0; 
			axi_wvalid <= 0; 
			r_wframe_sync <= 0; 
			r_weof_pending <= 0; 
			r_wframe_inc <= 0; 
			
		end else begin
			rc_w_eof <= 0; 
			r_wframe_inc <= 0; 
			
			//	Raise EOF on falling edge of VSYNC. 
			r_wframe_sync <= {r_wframe_sync, wframe_vsync}; 
			if(r_wframe_sync == 2'b10) begin
				r_weof_pending <= 1; 
			end else begin
			end
			
			if(axi_awready) begin
				axi_awvalid <= 0; 
			end else begin
			end
			
			case (rs_w)
				ws_w_idle: begin
						rc_burst <= 0; 
						r_w_rst <= 0; 
						
						if(~w_wfifo_pempty) begin
							axi_awvalid <= 1; 
							axi_wvalid <= 1; 
							rs_w <= ws_w_wdata; 
						
						end else if(r_weof_pending && (~w_wfifo_empty)) begin
							//	There's some data in the FIFO. write last. 
							axi_awvalid <= 1; 
							axi_wvalid <= 1; 
							rs_w <= ws_w_wdata; 
							
						end else if(r_weof_pending) begin
							//	EOF. Reset FIFO. Increment write pointer. 
							r_w_rst <= 1; 
							r_wframe_inc <= 1; 
							rs_w <= ws_w_eof; 
							
						end else begin
						end
					end
					
				ws_w_eof: begin
						//	Wait for some cycles to release reset. 
						r_weof_pending <= 0; 
						rc_w_ptr <= 0; 
						
						rc_w_eof <= rc_w_eof + 1; 
						if(&rc_w_eof)
							rs_w <= ws_w_idle; 
						else begin
						end
					end
					
				ws_w_wdata: begin
						rc_burst <= rc_burst + axi_wready; 
						
						//	On last transaction terminate write. 
						if(axi_wlast && axi_wready) begin
							axi_wvalid <= 0; 
							rs_w <= ws_w_winc; 
						end else begin
						end
					end
					
				ws_w_winc: begin
						rc_w_ptr <= rc_w_ptr + C_ADDR_INC; 
						rs_w <= ws_w_idle; 
					end
			endcase
		end
	end
	assign axi_awaddr = C_BASE_ADDR + {rc_wframe_index, rc_w_ptr}; 
	assign axi_wdata = w_wfifo_rdata; 
	assign axi_wlast = (rc_burst >= C_BURST_LEN - 1); 
	
	assign w_wfifo_ren = axi_wvalid && axi_wready; 
	
	
	assign tp_o[1:0] = {rs_w[1:0]}; 
	assign tp_o[2] = axi_wvalid; 
	assign tp_o[3] = wframe_data_en; 
	
	
	reg 	[C_DATA_LEN-1:0] 		r_wfifo_wdata = 0; 
	wire 	[C_DATA_LEN-1:0] 		w_wfifo_wdata = {wframe_data, r_wfifo_wdata[C_DATA_LEN-1:C_W_WIDTH]}; 
	
	localparam WFIFO_CNT_SIZE = (C_W_WIDTH == 8) ? 4 : ((C_W_WIDTH == 16) ? 3 :((C_W_WIDTH == 32) ? 2 : 1));  
	reg 	[WFIFO_CNT_SIZE-1:0] 	rc_wfifo_we = 0; 
	
	always @(posedge wframe_pclk) begin
		//	Assume Lsb first. Shift in when wframe_data_en. 
		if(wframe_data_en) begin
			r_wfifo_wdata <= w_wfifo_wdata; 
		end else begin
		end
		
		if(r_w_rst) begin
			rc_wfifo_we <= 0; 
		end 
        else if(wframe_data_en)begin
			rc_wfifo_we <= rc_wfifo_we + 1'b1; 
		end
        else
            rc_wfifo_we <= rc_wfifo_we;
	end
	

     W0_FIFO_128 u_W0_FIFO_128(
		.Data(w_wfifo_wdata), //input [127:0] Data
		.Reset(r_w_rst), //input Reset
		.WrClk(wframe_pclk), //input WrClk
		.RdClk(axi_clk), //input RdClk
		.WrEn(wframe_data_en && (&rc_wfifo_we)), //input WrEn
		.RdEn(w_wfifo_ren), //input RdEn
		.Almost_Empty(w_wfifo_pempty), //output Almost_Empty
		.Almost_Full( ), //output Almost_Full
		.Q(w_wfifo_rdata), //output [127:0] Q
		.Empty(w_wfifo_empty), //output Empty
		.Full( ) //output Full
	);









    reg                             rframe_vsync_dly;

    always @(posedge rframe_pclk)
    begin
        if(axi_reset == 1'b1)
            rframe_vsync_dly <= 1'b0;
        else
            rframe_vsync_dly <= rframe_vsync;
    end

    wire                            rframe_vsync_neg;
    assign rframe_vsync_neg =  rframe_vsync_dly & ~rframe_vsync;

    reg             [4:0]           rfifo_cnt;

    always @(posedge rframe_pclk)
    begin
        if(axi_reset == 1'b1)
            rfifo_cnt <= 5'h1f;
        else
        begin
            if(rframe_vsync_neg == 1'b1)
                rfifo_cnt <= 5'h1f;
            else if(rfifo_cnt > 5'd0)
                rfifo_cnt <= rfifo_cnt - 1'b1;
            else
                rfifo_cnt <= 5'b0;
        end
    end

    reg                             rfifo_rst;

    always @(posedge rframe_pclk)
    begin
        if(axi_reset == 1'b1)
            rfifo_rst <= 1'b1;
        else
        begin
            if(rfifo_cnt == 5'b0)
                rfifo_rst <= 1'b0;
            else
                rfifo_rst <= 1'b1;
        end
    end


    wire 			w_rfifo_rst = axi_reset || rfifo_rst; 

    reg                             rfifo_wenb;
    reg             [C_DATA_LEN-1:0]          rfifo_wdata;
    wire            [ 9:0]          rfifo_wcnt;
    wire 					  rfifo_wfull; 
    wire                            rfifo_wr_rst_busy;
    wire 					w_rfifo_aempty; 
    wire 					w_rfifo_empty; 

    wire 			w_rframe_data_en_gen; 
    wire 	[C_DATA_LEN-1:0] 	w_rframe_data_gen; 


    R0_FIFO_128 u_R0_FIFO_128(
		.Data(rfifo_wdata), //input [127:0] Data
		.Reset(w_rfifo_rst), //input Reset
		.WrClk(axi_clk), //input WrClk
		.RdClk(rframe_pclk), //input RdClk
		.WrEn(rfifo_wenb), //input WrEn
		.RdEn(w_rframe_data_en_gen), //input RdEn
		.Almost_Empty(w_rfifo_aempty), //output Almost_Empty
		.Almost_Full(rfifo_wfull), //output Almost_Full
		.Q(w_rframe_data_gen), //output [127:0] Q
		.Empty(w_rfifo_empty), //output Empty
		.Full() //output Full
	);	
            
    reg r_rfifo_rst = 0; 
    always @(posedge axi_clk)
    begin
        r_rfifo_rst <= w_rfifo_rst; 
    end
    reg r_rfifo_rst_rclk = 0; 
    always @(posedge rframe_pclk)
    begin
        r_rfifo_rst_rclk <= w_rfifo_rst; 
    end
        
        
        //	The FIFO must be FWFT type. Load data on first cycle. 
        localparam RFIFO_CNT_SIZE = (C_R_WIDTH == 8) ? 4 : ((C_R_WIDTH == 16) ? 3 :((C_R_WIDTH == 32) ? 2 : 1)); 
        reg 	[RFIFO_CNT_SIZE-1:0] 	rc_rfifo_rd = 0; 
        always @(posedge rframe_pclk or posedge r_rfifo_rst_rclk) begin
            if(r_rfifo_rst_rclk) begin
                rc_rfifo_rd <= 0; 
            end else if(rframe_data_en) begin
                rc_rfifo_rd <= rc_rfifo_rd + 1'b1; 
            end
            else
                rc_rfifo_rd <= rc_rfifo_rd;
        end
        
        //	Load data from FIFO on first cycle. 
        assign w_rframe_data_en_gen = rframe_data_en && (rc_rfifo_rd == 0); 
        reg 	[C_DATA_LEN-1:0] 	r_rframe_data_gen = 0; 
        always @(posedge rframe_pclk) begin
            if(w_rframe_data_en_gen) begin
                r_rframe_data_gen <= w_rframe_data_gen; 
            end else if(rframe_data_en) begin
                r_rframe_data_gen <= r_rframe_data_gen >> C_R_WIDTH; 
            end else begin
            end
        end
        assign rframe_data = r_rframe_data_gen; 


    //assign tp_o[7:0] = {w_rfifo_empty, rfifo_wfull, rframe_data_en, rfifo_wenb, rfifo_rst, axi_reset, rframe_pclk, axi_clk}; 

    reg             [15:0]               rfifo_wr_rst_busy_dly = 2'b0;

    always @(posedge axi_clk or posedge r_rfifo_rst)
    begin
        if(r_rfifo_rst == 1'b1)
            rfifo_wr_rst_busy_dly <= 0;
        else
            rfifo_wr_rst_busy_dly <= {rfifo_wr_rst_busy_dly,1'b1};
    end

    wire                                rfifo_wr_rst_busy_neg;
    assign rfifo_wr_rst_busy_neg = (rfifo_wr_rst_busy_dly[1:0] == 2'b01) ? 1'b1 : 1'b0;

    reg             [4:0]               read_ddr_delay_cnt;

    always @(posedge axi_clk or posedge r_rfifo_rst)
    begin
        if(r_rfifo_rst == 1'b1)
            read_ddr_delay_cnt <= 5'b0;
        else
        begin
            if(rfifo_wr_rst_busy_neg == 1'b1)
                read_ddr_delay_cnt <= 5'd31;
            else if(read_ddr_delay_cnt > 5'b0)
                read_ddr_delay_cnt <= read_ddr_delay_cnt - 1'b1;
            else
                read_ddr_delay_cnt <= 5'b0;
        end
    end

    always @(posedge axi_clk or posedge axi_reset) begin
        if(axi_reset)
            r_rframe_inc <= 0; 
        else
            r_rframe_inc <= rfifo_wr_rst_busy_neg; 
    end


    wire                                read_ddr_init_flag;
    assign read_ddr_init_flag = (read_ddr_delay_cnt == 5'd1) ? 1'b1 : 1'b0;

    //----------------------------------------------------------------------




    //----------------------------------------------------------------------
    localparam S_READ_IDLE = 2'd0;
    localparam S_READ_ADDR = 2'd1;
    localparam S_READ_DATA = 2'd2;

    reg             [ 1:0]          rd_state;
    reg             [ 8:0]          rdata_cnt;
    reg             [C_BUF_SIZE-1:0]          araddr;
    reg 					r_rd_pend = 0; 


    always @(posedge axi_clk or posedge r_rfifo_rst)
    begin
        if(r_rfifo_rst) begin
            rd_state <= S_READ_IDLE;
          axi_arvalid <= 0; 
          r_rd_pend <= 0; 
        end else
        begin
        
        
        
        if(axi_arready) begin
            axi_arvalid <= 0; 
        end else begin
        end
        if(axi_rvalid && axi_rlast) begin
             r_rd_pend <= 0; 
        end else begin
        end
        
            case(rd_state)
                S_READ_IDLE : 
                begin
                //	Continue if RFIFO ~Full. 
                    if(rfifo_wr_rst_busy_dly[15] && (araddr < C_RD_END_ADDR)&&(~rfifo_wfull)) begin	//	rfifo_wcnt < 10'd256))
                        rd_state <= S_READ_ADDR;
                    end else
                        rd_state <= S_READ_IDLE;
                end
            
                S_READ_ADDR : 
                begin
                    axi_arvalid <= 1; 
                    r_rd_pend <= 1; 
                    rd_state <= S_READ_DATA;
                end
                S_READ_DATA : 
                begin
                //	Return when ~arvalid && ~rd_pend. 
                if((~axi_arvalid) && (~r_rd_pend))
                    //if((axi_rvalid == 1'b1)&&(axi_rready == 1'b1)&&(rdata_cnt == C_BURST_LEN))
                        rd_state <= S_READ_IDLE;
                    else
                        rd_state <= S_READ_DATA;
                end
                default : 
                begin
                    rd_state <= S_READ_IDLE;
                end
            endcase
        end
    end

    always @(posedge axi_clk or posedge r_rfifo_rst)
    begin
        if(r_rfifo_rst == 1'b1)
            araddr <= 0;
        else
        begin
            if((axi_arvalid == 1'b1)&&(axi_arready == 1'b1))
                araddr <= araddr + C_ADDR_INC;
            else
                araddr <= araddr;
        end
    end

    assign axi_araddr = C_BASE_ADDR + {rc_rframe_index, araddr};


    reg             [8:0]           rdata_cnt_dly;

    always @(posedge axi_clk)
    begin
        rdata_cnt_dly <= rdata_cnt;
    end

    always @(*)
    begin
        if(rd_state == S_READ_DATA)
            begin
            if((axi_rvalid == 1'b1)&&(axi_rready == 1'b1))
                rdata_cnt = rdata_cnt_dly + 1'b1;
            else
                rdata_cnt = rdata_cnt_dly;
            end
        else
            rdata_cnt = 9'b0;
    end

    assign axi_rready = 1; 

    always @(posedge axi_clk)
    begin
        if(axi_reset == 1'b1)
            rfifo_wenb <= 1'b0;
        else
        begin
            if((axi_rvalid == 1'b1)&&(axi_rready == 1'b1))
                rfifo_wenb <= 1'b1;
            else
                rfifo_wenb <= 1'b0;
        end
    end

    always @(posedge axi_clk)
    begin
        rfifo_wdata <= axi_rdata;
    end

endmodule
