\doxysection{DMA\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_d_m_a___init_type_def}\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}}


DMA Configuration Structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+dma.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \textbf{ Channel}
\item 
uint32\+\_\+t \textbf{ Direction}
\item 
uint32\+\_\+t \textbf{ Periph\+Inc}
\item 
uint32\+\_\+t \textbf{ Mem\+Inc}
\item 
uint32\+\_\+t \textbf{ Periph\+Data\+Alignment}
\item 
uint32\+\_\+t \textbf{ Mem\+Data\+Alignment}
\item 
uint32\+\_\+t \textbf{ Mode}
\item 
uint32\+\_\+t \textbf{ Priority}
\item 
uint32\+\_\+t \textbf{ FIFOMode}
\item 
uint32\+\_\+t \textbf{ FIFOThreshold}
\item 
uint32\+\_\+t \textbf{ Mem\+Burst}
\item 
uint32\+\_\+t \textbf{ Periph\+Burst}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
DMA Configuration Structure definition. 

Definition at line 67 of file stm32f4xx\+\_\+hal\+\_\+dma.\+h.



\doxysubsection{Field Documentation}
\mbox{\label{struct_d_m_a___init_type_def_ae82bf9242a014164f9f6907f29782c44}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!Channel@{Channel}}
\index{Channel@{Channel}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{Channel}
{\footnotesize\ttfamily uint32\+\_\+t Channel}

Specifies the channel used for the specified stream. This parameter can be a value of \doxyref{DMA Channel selection}{p.}{group___d_m_a___channel__selection} ~\newline
 

Definition at line 69 of file stm32f4xx\+\_\+hal\+\_\+dma.\+h.

\mbox{\label{struct_d_m_a___init_type_def_ab94410c1333b512e271b1c135fe50916}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!Direction@{Direction}}
\index{Direction@{Direction}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{Direction}
{\footnotesize\ttfamily uint32\+\_\+t Direction}

Specifies if the data will be transferred from memory to peripheral, from memory to memory or from peripheral to memory. This parameter can be a value of \doxyref{DMA Data transfer direction}{p.}{group___d_m_a___data__transfer__direction} ~\newline
 

Definition at line 72 of file stm32f4xx\+\_\+hal\+\_\+dma.\+h.

\mbox{\label{struct_d_m_a___init_type_def_a8dc149e98014264da61675f6a0e18b88}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!FIFOMode@{FIFOMode}}
\index{FIFOMode@{FIFOMode}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{FIFOMode}
{\footnotesize\ttfamily uint32\+\_\+t FIFOMode}

Specifies if the FIFO mode or Direct mode will be used for the specified stream. This parameter can be a value of \doxyref{DMA FIFO direct mode}{p.}{group___d_m_a___f_i_f_o__direct__mode} \begin{DoxyNote}{Note}
The Direct mode (FIFO mode disabled) cannot be used if the memory-\/to-\/memory data transfer is configured on the selected stream ~\newline
 
\end{DoxyNote}


Definition at line 96 of file stm32f4xx\+\_\+hal\+\_\+dma.\+h.

\mbox{\label{struct_d_m_a___init_type_def_a28732ef5d9eae23dbd77e3034cc1bdb3}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!FIFOThreshold@{FIFOThreshold}}
\index{FIFOThreshold@{FIFOThreshold}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{FIFOThreshold}
{\footnotesize\ttfamily uint32\+\_\+t FIFOThreshold}

Specifies the FIFO threshold level. This parameter can be a value of \doxyref{DMA FIFO threshold level}{p.}{group___d_m_a___f_i_f_o__threshold__level} ~\newline
 

Definition at line 101 of file stm32f4xx\+\_\+hal\+\_\+dma.\+h.

\mbox{\label{struct_d_m_a___init_type_def_a4e6e9f06e5c7903879ed29df299e4df1}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!MemBurst@{MemBurst}}
\index{MemBurst@{MemBurst}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{MemBurst}
{\footnotesize\ttfamily uint32\+\_\+t Mem\+Burst}

Specifies the Burst transfer configuration for the memory transfers. It specifies the amount of data to be transferred in a single non interruptible transaction. This parameter can be a value of \doxyref{DMA Memory burst}{p.}{group___d_m_a___memory__burst} \begin{DoxyNote}{Note}
The burst mode is possible only if the address Increment mode is enabled. 
\end{DoxyNote}


Definition at line 104 of file stm32f4xx\+\_\+hal\+\_\+dma.\+h.

\mbox{\label{struct_d_m_a___init_type_def_afe3adac32f5411b1a744c030f398aa5e}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!MemDataAlignment@{MemDataAlignment}}
\index{MemDataAlignment@{MemDataAlignment}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{MemDataAlignment}
{\footnotesize\ttfamily uint32\+\_\+t Mem\+Data\+Alignment}

Specifies the Memory data width. This parameter can be a value of \doxyref{DMA Memory data size}{p.}{group___d_m_a___memory__data__size} ~\newline
 

Definition at line 85 of file stm32f4xx\+\_\+hal\+\_\+dma.\+h.

\mbox{\label{struct_d_m_a___init_type_def_a831756fbcd64feb1e570a9bf743b5b8d}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!MemInc@{MemInc}}
\index{MemInc@{MemInc}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{MemInc}
{\footnotesize\ttfamily uint32\+\_\+t Mem\+Inc}

Specifies whether the memory address register should be incremented or not. This parameter can be a value of \doxyref{DMA Memory incremented mode}{p.}{group___d_m_a___memory__incremented__mode} ~\newline
 

Definition at line 79 of file stm32f4xx\+\_\+hal\+\_\+dma.\+h.

\mbox{\label{struct_d_m_a___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!Mode@{Mode}}
\index{Mode@{Mode}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{Mode}
{\footnotesize\ttfamily uint32\+\_\+t Mode}

Specifies the operation mode of the DMAy Streamx. This parameter can be a value of \doxyref{DMA mode}{p.}{group___d_m_a__mode} \begin{DoxyNote}{Note}
The circular buffer mode cannot be used if the memory-\/to-\/memory data transfer is configured on the selected Stream ~\newline
 
\end{DoxyNote}


Definition at line 88 of file stm32f4xx\+\_\+hal\+\_\+dma.\+h.

\mbox{\label{struct_d_m_a___init_type_def_ae95b14383c9d0c86405939f4bfe2882d}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!PeriphBurst@{PeriphBurst}}
\index{PeriphBurst@{PeriphBurst}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{PeriphBurst}
{\footnotesize\ttfamily uint32\+\_\+t Periph\+Burst}

Specifies the Burst transfer configuration for the peripheral transfers. It specifies the amount of data to be transferred in a single non interruptible transaction. This parameter can be a value of \doxyref{DMA Peripheral burst}{p.}{group___d_m_a___peripheral__burst} \begin{DoxyNote}{Note}
The burst mode is possible only if the address Increment mode is enabled. 
\end{DoxyNote}


Definition at line 110 of file stm32f4xx\+\_\+hal\+\_\+dma.\+h.

\mbox{\label{struct_d_m_a___init_type_def_aca5b89241171c093fd0fc6dacf72683c}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!PeriphDataAlignment@{PeriphDataAlignment}}
\index{PeriphDataAlignment@{PeriphDataAlignment}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{PeriphDataAlignment}
{\footnotesize\ttfamily uint32\+\_\+t Periph\+Data\+Alignment}

Specifies the Peripheral data width. This parameter can be a value of \doxyref{DMA Peripheral data size}{p.}{group___d_m_a___peripheral__data__size} ~\newline
 

Definition at line 82 of file stm32f4xx\+\_\+hal\+\_\+dma.\+h.

\mbox{\label{struct_d_m_a___init_type_def_a4925ca3ceb52340daddc92817dc304d9}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!PeriphInc@{PeriphInc}}
\index{PeriphInc@{PeriphInc}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{PeriphInc}
{\footnotesize\ttfamily uint32\+\_\+t Periph\+Inc}

Specifies whether the Peripheral address register should be incremented or not. This parameter can be a value of \doxyref{DMA Peripheral incremented mode}{p.}{group___d_m_a___peripheral__incremented__mode} ~\newline
 

Definition at line 76 of file stm32f4xx\+\_\+hal\+\_\+dma.\+h.

\mbox{\label{struct_d_m_a___init_type_def_a72acf77c0b19359eb70764505ae4bd70}} 
\index{DMA\_InitTypeDef@{DMA\_InitTypeDef}!Priority@{Priority}}
\index{Priority@{Priority}!DMA\_InitTypeDef@{DMA\_InitTypeDef}}
\doxysubsubsection{Priority}
{\footnotesize\ttfamily uint32\+\_\+t Priority}

Specifies the software priority for the DMAy Streamx. This parameter can be a value of \doxyref{DMA Priority level}{p.}{group___d_m_a___priority__level} ~\newline
 

Definition at line 93 of file stm32f4xx\+\_\+hal\+\_\+dma.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
system/include/stm32f4-\/hal/\textbf{ stm32f4xx\+\_\+hal\+\_\+dma.\+h}\end{DoxyCompactItemize}
