/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    Version: 2017.12 Build: 338 Linux 64-bit                             */
/*    C Header output                                                      */
/*                                                                         */
/* Command Line:                                                           */
/*    csrCompile -w -c                                                     */
/*    /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/ctype.css -t h  */
/*    /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr        */
/*    -I/home/kinjal/pen_src/asic/capri/verif/common/csr_gen               */
/*    -I/home/kinjal/pen_src/asic/capri/design/common -O                   */
/*                                                                         */
/* Input files:                                                            */
/*    /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr        */
/*                                                                         */
/* Included files:                                                         */
/*    /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr         */
/*    /home/kinjal/pen_src/asic/capri/design/common/csr_scratch.csr.pp     */
/*                                                                         */
/* Configuration files:                                                    */
/*    /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/ctype.css       */
/*                                                                         */
/* Generated on: Fri Jan  5 11:43:40 2018                                  */
/*           by: kinjal                                                    */
/*                                                                         */

#ifndef _PBM_H_
#define _PBM_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: cap_pbm_csr                               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 388 */
/* Register: cap_pbm_csr.base                                              */
#define CAP_PBM_CSR_BASE_ADDRESS 0x0
#define CAP_PBM_CSR_BASE_BYTE_ADDRESS 0x0
/* Register: cap_pbm_csr.cfg_control                                       */
#define CAP_PBM_CSR_CFG_CONTROL_ADDRESS 0x1
#define CAP_PBM_CSR_CFG_CONTROL_BYTE_ADDRESS 0x4
/* Register: cap_pbm_csr.csr_intr                                          */
#define CAP_PBM_CSR_CSR_INTR_ADDRESS 0x2
#define CAP_PBM_CSR_CSR_INTR_BYTE_ADDRESS 0x8
/* Group: cap_pbm_csr.int_groups                                           */
#define CAP_PBM_CSR_INT_GROUPS_ADDRESS 0x4
#define CAP_PBM_CSR_INT_GROUPS_BYTE_ADDRESS 0x10
/* Register: cap_pbm_csr.int_groups.intreg                                 */
#define CAP_PBM_CSR_INT_GROUPS_INTREG_ADDRESS 0x4
#define CAP_PBM_CSR_INT_GROUPS_INTREG_BYTE_ADDRESS 0x10
/* Register: cap_pbm_csr.int_groups.int_enable_rw_reg                      */
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0x5
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0x14
/* Register: cap_pbm_csr.int_groups.int_rw_reg                             */
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_ADDRESS 0x6
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0x18
/* Register: cap_pbm_csr.cfg_debug_port                                    */
#define CAP_PBM_CSR_CFG_DEBUG_PORT_ADDRESS 0x8
#define CAP_PBM_CSR_CFG_DEBUG_PORT_BYTE_ADDRESS 0x20
/* Register: cap_pbm_csr.cfg_spare                                         */
#define CAP_PBM_CSR_CFG_SPARE_ADDRESS 0x9
#define CAP_PBM_CSR_CFG_SPARE_BYTE_ADDRESS 0x24
/* Register: cap_pbm_csr.sta_ecc_col0                                      */
#define CAP_PBM_CSR_STA_ECC_COL0_ADDRESS 0xa
#define CAP_PBM_CSR_STA_ECC_COL0_BYTE_ADDRESS 0x28
/* Register: cap_pbm_csr.sat_ecc_col0                                      */
#define CAP_PBM_CSR_SAT_ECC_COL0_ADDRESS 0xb
#define CAP_PBM_CSR_SAT_ECC_COL0_BYTE_ADDRESS 0x2c
/* Group: cap_pbm_csr.int_ecc_col0                                         */
#define CAP_PBM_CSR_INT_ECC_COL0_ADDRESS 0xc
#define CAP_PBM_CSR_INT_ECC_COL0_BYTE_ADDRESS 0x30
/* Register: cap_pbm_csr.int_ecc_col0.intreg                               */
#define CAP_PBM_CSR_INT_ECC_COL0_INTREG_ADDRESS 0xc
#define CAP_PBM_CSR_INT_ECC_COL0_INTREG_BYTE_ADDRESS 0x30
/* Register: cap_pbm_csr.int_ecc_col0.int_test_set                         */
#define CAP_PBM_CSR_INT_ECC_COL0_INT_TEST_SET_ADDRESS 0xd
#define CAP_PBM_CSR_INT_ECC_COL0_INT_TEST_SET_BYTE_ADDRESS 0x34
/* Register: cap_pbm_csr.int_ecc_col0.int_enable_set                       */
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_SET_ADDRESS 0xe
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_SET_BYTE_ADDRESS 0x38
/* Register: cap_pbm_csr.int_ecc_col0.int_enable_clear                     */
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_CLEAR_ADDRESS 0xf
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x3c
/* Wide Memory: cap_pbm_csr.dhs_col_0                                      */
#define CAP_PBM_CSR_DHS_COL_0_ADDRESS 0x20
#define CAP_PBM_CSR_DHS_COL_0_BYTE_ADDRESS 0x80
/* Wide Register: cap_pbm_csr.dhs_col_0.entry                              */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ADDRESS 0x20
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_BYTE_ADDRESS 0x80
/* Register: cap_pbm_csr.dhs_col_0.entry.entry_0_32                        */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_0_32_ADDRESS 0x20
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_0_32_BYTE_ADDRESS 0x80
/* Register: cap_pbm_csr.dhs_col_0.entry.entry_1_32                        */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_1_32_ADDRESS 0x21
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_1_32_BYTE_ADDRESS 0x84
/* Register: cap_pbm_csr.dhs_col_0.entry.entry_2_32                        */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_2_32_ADDRESS 0x22
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_2_32_BYTE_ADDRESS 0x88
/* Register: cap_pbm_csr.dhs_col_0.entry.entry_3_32                        */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_3_32_ADDRESS 0x23
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_3_32_BYTE_ADDRESS 0x8c
/* Register: cap_pbm_csr.dhs_col_0.entry.entry_4_32                        */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_4_32_ADDRESS 0x24
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_4_32_BYTE_ADDRESS 0x90
/* Register: cap_pbm_csr.dhs_col_0.entry.entry_5_32                        */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_5_32_ADDRESS 0x25
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_5_32_BYTE_ADDRESS 0x94
/* Register: cap_pbm_csr.dhs_col_0.entry.entry_6_32                        */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_6_32_ADDRESS 0x26
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_6_32_BYTE_ADDRESS 0x98
/* Register: cap_pbm_csr.dhs_col_0.entry.entry_7_32                        */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_7_32_ADDRESS 0x27
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_7_32_BYTE_ADDRESS 0x9c
/* Register: cap_pbm_csr.dhs_col_0.entry.entry_8_32                        */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_8_32_ADDRESS 0x28
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_8_32_BYTE_ADDRESS 0xa0
/* Register: cap_pbm_csr.dhs_col_0.entry.entry_9_32                        */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_9_32_ADDRESS 0x29
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_9_32_BYTE_ADDRESS 0xa4
/* Register: cap_pbm_csr.dhs_col_0.entry.entry_10_32                       */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_10_32_ADDRESS 0x2a
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_10_32_BYTE_ADDRESS 0xa8
/* Register: cap_pbm_csr.dhs_col_0.entry.entry_11_32                       */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_11_32_ADDRESS 0x2b
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_11_32_BYTE_ADDRESS 0xac
/* Register: cap_pbm_csr.dhs_col_0.entry.entry_12_32                       */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_12_32_ADDRESS 0x2c
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_12_32_BYTE_ADDRESS 0xb0
/* Register: cap_pbm_csr.dhs_col_0.entry.entry_13_32                       */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_13_32_ADDRESS 0x2d
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_13_32_BYTE_ADDRESS 0xb4
/* Register: cap_pbm_csr.dhs_col_0.entry.entry_14_32                       */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_14_32_ADDRESS 0x2e
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_14_32_BYTE_ADDRESS 0xb8
/* Register: cap_pbm_csr.dhs_col_0.entry.entry_15_32                       */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_15_32_ADDRESS 0x2f
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_15_32_BYTE_ADDRESS 0xbc
/* Register: cap_pbm_csr.dhs_col_0.entry.entry_16_32                       */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_ADDRESS 0x30
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_BYTE_ADDRESS 0xc0
/* Register: cap_pbm_csr.dhs_col_0.entry.entry_17_32                       */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_17_32_ADDRESS 0x31
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_17_32_BYTE_ADDRESS 0xc4
/* Register: cap_pbm_csr.dhs_col_0.entry.entry_18_32                       */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_18_32_ADDRESS 0x32
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_18_32_BYTE_ADDRESS 0xc8
/* Register: cap_pbm_csr.dhs_col_0.entry.entry_19_32                       */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_19_32_ADDRESS 0x33
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_19_32_BYTE_ADDRESS 0xcc
/* Register: cap_pbm_csr.dhs_col_0.entry.entry_20_32                       */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_20_32_ADDRESS 0x34
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_20_32_BYTE_ADDRESS 0xd0
/* Register: cap_pbm_csr.dhs_col_0.entry.entry_21_32                       */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_21_32_ADDRESS 0x35
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_21_32_BYTE_ADDRESS 0xd4
/* Register: cap_pbm_csr.dhs_col_0.entry.entry_22_32                       */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_22_32_ADDRESS 0x36
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_22_32_BYTE_ADDRESS 0xd8
/* Register: cap_pbm_csr.dhs_col_0.entry.entry_23_32                       */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_23_32_ADDRESS 0x37
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_23_32_BYTE_ADDRESS 0xdc
/* Register: cap_pbm_csr.dhs_col_0.entry.entry_24_32                       */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_24_32_ADDRESS 0x38
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_24_32_BYTE_ADDRESS 0xe0
/* Register: cap_pbm_csr.dhs_col_0.entry.entry_25_32                       */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_25_32_ADDRESS 0x39
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_25_32_BYTE_ADDRESS 0xe4
/* Register: cap_pbm_csr.dhs_col_0.entry.entry_26_32                       */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_26_32_ADDRESS 0x3a
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_26_32_BYTE_ADDRESS 0xe8
/* Register: cap_pbm_csr.dhs_col_0.entry.entry_27_32                       */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_27_32_ADDRESS 0x3b
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_27_32_BYTE_ADDRESS 0xec
/* Register: cap_pbm_csr.dhs_col_0.entry.entry_28_32                       */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_28_32_ADDRESS 0x3c
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_28_32_BYTE_ADDRESS 0xf0
/* Register: cap_pbm_csr.dhs_col_0.entry.entry_29_32                       */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_29_32_ADDRESS 0x3d
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_29_32_BYTE_ADDRESS 0xf4
/* Register: cap_pbm_csr.dhs_col_0.entry.entry_30_32                       */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_30_32_ADDRESS 0x3e
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_30_32_BYTE_ADDRESS 0xf8
/* Register: cap_pbm_csr.dhs_col_0.entry.entry_31_32                       */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_31_32_ADDRESS 0x3f
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_31_32_BYTE_ADDRESS 0xfc
/* Register: cap_pbm_csr.cfg_col_0                                         */
#define CAP_PBM_CSR_CFG_COL_0_ADDRESS 0x40
#define CAP_PBM_CSR_CFG_COL_0_BYTE_ADDRESS 0x100
/* Register: cap_pbm_csr.sta_ecc_col1                                      */
#define CAP_PBM_CSR_STA_ECC_COL1_ADDRESS 0x41
#define CAP_PBM_CSR_STA_ECC_COL1_BYTE_ADDRESS 0x104
/* Register: cap_pbm_csr.sat_ecc_col1                                      */
#define CAP_PBM_CSR_SAT_ECC_COL1_ADDRESS 0x42
#define CAP_PBM_CSR_SAT_ECC_COL1_BYTE_ADDRESS 0x108
/* Group: cap_pbm_csr.int_ecc_col1                                         */
#define CAP_PBM_CSR_INT_ECC_COL1_ADDRESS 0x44
#define CAP_PBM_CSR_INT_ECC_COL1_BYTE_ADDRESS 0x110
/* Register: cap_pbm_csr.int_ecc_col1.intreg                               */
#define CAP_PBM_CSR_INT_ECC_COL1_INTREG_ADDRESS 0x44
#define CAP_PBM_CSR_INT_ECC_COL1_INTREG_BYTE_ADDRESS 0x110
/* Register: cap_pbm_csr.int_ecc_col1.int_test_set                         */
#define CAP_PBM_CSR_INT_ECC_COL1_INT_TEST_SET_ADDRESS 0x45
#define CAP_PBM_CSR_INT_ECC_COL1_INT_TEST_SET_BYTE_ADDRESS 0x114
/* Register: cap_pbm_csr.int_ecc_col1.int_enable_set                       */
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_SET_ADDRESS 0x46
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_SET_BYTE_ADDRESS 0x118
/* Register: cap_pbm_csr.int_ecc_col1.int_enable_clear                     */
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_CLEAR_ADDRESS 0x47
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x11c
/* Wide Memory: cap_pbm_csr.dhs_col_1                                      */
#define CAP_PBM_CSR_DHS_COL_1_ADDRESS 0x60
#define CAP_PBM_CSR_DHS_COL_1_BYTE_ADDRESS 0x180
/* Wide Register: cap_pbm_csr.dhs_col_1.entry                              */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ADDRESS 0x60
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_BYTE_ADDRESS 0x180
/* Register: cap_pbm_csr.dhs_col_1.entry.entry_0_32                        */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_0_32_ADDRESS 0x60
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_0_32_BYTE_ADDRESS 0x180
/* Register: cap_pbm_csr.dhs_col_1.entry.entry_1_32                        */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_1_32_ADDRESS 0x61
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_1_32_BYTE_ADDRESS 0x184
/* Register: cap_pbm_csr.dhs_col_1.entry.entry_2_32                        */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_2_32_ADDRESS 0x62
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_2_32_BYTE_ADDRESS 0x188
/* Register: cap_pbm_csr.dhs_col_1.entry.entry_3_32                        */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_3_32_ADDRESS 0x63
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_3_32_BYTE_ADDRESS 0x18c
/* Register: cap_pbm_csr.dhs_col_1.entry.entry_4_32                        */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_4_32_ADDRESS 0x64
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_4_32_BYTE_ADDRESS 0x190
/* Register: cap_pbm_csr.dhs_col_1.entry.entry_5_32                        */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_5_32_ADDRESS 0x65
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_5_32_BYTE_ADDRESS 0x194
/* Register: cap_pbm_csr.dhs_col_1.entry.entry_6_32                        */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_6_32_ADDRESS 0x66
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_6_32_BYTE_ADDRESS 0x198
/* Register: cap_pbm_csr.dhs_col_1.entry.entry_7_32                        */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_7_32_ADDRESS 0x67
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_7_32_BYTE_ADDRESS 0x19c
/* Register: cap_pbm_csr.dhs_col_1.entry.entry_8_32                        */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_8_32_ADDRESS 0x68
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_8_32_BYTE_ADDRESS 0x1a0
/* Register: cap_pbm_csr.dhs_col_1.entry.entry_9_32                        */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_9_32_ADDRESS 0x69
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_9_32_BYTE_ADDRESS 0x1a4
/* Register: cap_pbm_csr.dhs_col_1.entry.entry_10_32                       */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_10_32_ADDRESS 0x6a
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_10_32_BYTE_ADDRESS 0x1a8
/* Register: cap_pbm_csr.dhs_col_1.entry.entry_11_32                       */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_11_32_ADDRESS 0x6b
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_11_32_BYTE_ADDRESS 0x1ac
/* Register: cap_pbm_csr.dhs_col_1.entry.entry_12_32                       */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_12_32_ADDRESS 0x6c
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_12_32_BYTE_ADDRESS 0x1b0
/* Register: cap_pbm_csr.dhs_col_1.entry.entry_13_32                       */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_13_32_ADDRESS 0x6d
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_13_32_BYTE_ADDRESS 0x1b4
/* Register: cap_pbm_csr.dhs_col_1.entry.entry_14_32                       */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_14_32_ADDRESS 0x6e
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_14_32_BYTE_ADDRESS 0x1b8
/* Register: cap_pbm_csr.dhs_col_1.entry.entry_15_32                       */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_15_32_ADDRESS 0x6f
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_15_32_BYTE_ADDRESS 0x1bc
/* Register: cap_pbm_csr.dhs_col_1.entry.entry_16_32                       */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_ADDRESS 0x70
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_BYTE_ADDRESS 0x1c0
/* Register: cap_pbm_csr.dhs_col_1.entry.entry_17_32                       */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_17_32_ADDRESS 0x71
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_17_32_BYTE_ADDRESS 0x1c4
/* Register: cap_pbm_csr.dhs_col_1.entry.entry_18_32                       */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_18_32_ADDRESS 0x72
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_18_32_BYTE_ADDRESS 0x1c8
/* Register: cap_pbm_csr.dhs_col_1.entry.entry_19_32                       */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_19_32_ADDRESS 0x73
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_19_32_BYTE_ADDRESS 0x1cc
/* Register: cap_pbm_csr.dhs_col_1.entry.entry_20_32                       */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_20_32_ADDRESS 0x74
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_20_32_BYTE_ADDRESS 0x1d0
/* Register: cap_pbm_csr.dhs_col_1.entry.entry_21_32                       */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_21_32_ADDRESS 0x75
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_21_32_BYTE_ADDRESS 0x1d4
/* Register: cap_pbm_csr.dhs_col_1.entry.entry_22_32                       */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_22_32_ADDRESS 0x76
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_22_32_BYTE_ADDRESS 0x1d8
/* Register: cap_pbm_csr.dhs_col_1.entry.entry_23_32                       */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_23_32_ADDRESS 0x77
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_23_32_BYTE_ADDRESS 0x1dc
/* Register: cap_pbm_csr.dhs_col_1.entry.entry_24_32                       */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_24_32_ADDRESS 0x78
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_24_32_BYTE_ADDRESS 0x1e0
/* Register: cap_pbm_csr.dhs_col_1.entry.entry_25_32                       */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_25_32_ADDRESS 0x79
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_25_32_BYTE_ADDRESS 0x1e4
/* Register: cap_pbm_csr.dhs_col_1.entry.entry_26_32                       */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_26_32_ADDRESS 0x7a
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_26_32_BYTE_ADDRESS 0x1e8
/* Register: cap_pbm_csr.dhs_col_1.entry.entry_27_32                       */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_27_32_ADDRESS 0x7b
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_27_32_BYTE_ADDRESS 0x1ec
/* Register: cap_pbm_csr.dhs_col_1.entry.entry_28_32                       */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_28_32_ADDRESS 0x7c
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_28_32_BYTE_ADDRESS 0x1f0
/* Register: cap_pbm_csr.dhs_col_1.entry.entry_29_32                       */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_29_32_ADDRESS 0x7d
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_29_32_BYTE_ADDRESS 0x1f4
/* Register: cap_pbm_csr.dhs_col_1.entry.entry_30_32                       */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_30_32_ADDRESS 0x7e
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_30_32_BYTE_ADDRESS 0x1f8
/* Register: cap_pbm_csr.dhs_col_1.entry.entry_31_32                       */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_31_32_ADDRESS 0x7f
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_31_32_BYTE_ADDRESS 0x1fc
/* Register: cap_pbm_csr.cfg_col_1                                         */
#define CAP_PBM_CSR_CFG_COL_1_ADDRESS 0x80
#define CAP_PBM_CSR_CFG_COL_1_BYTE_ADDRESS 0x200
/* Register: cap_pbm_csr.sta_ecc_col2                                      */
#define CAP_PBM_CSR_STA_ECC_COL2_ADDRESS 0x81
#define CAP_PBM_CSR_STA_ECC_COL2_BYTE_ADDRESS 0x204
/* Register: cap_pbm_csr.sat_ecc_col2                                      */
#define CAP_PBM_CSR_SAT_ECC_COL2_ADDRESS 0x82
#define CAP_PBM_CSR_SAT_ECC_COL2_BYTE_ADDRESS 0x208
/* Group: cap_pbm_csr.int_ecc_col2                                         */
#define CAP_PBM_CSR_INT_ECC_COL2_ADDRESS 0x84
#define CAP_PBM_CSR_INT_ECC_COL2_BYTE_ADDRESS 0x210
/* Register: cap_pbm_csr.int_ecc_col2.intreg                               */
#define CAP_PBM_CSR_INT_ECC_COL2_INTREG_ADDRESS 0x84
#define CAP_PBM_CSR_INT_ECC_COL2_INTREG_BYTE_ADDRESS 0x210
/* Register: cap_pbm_csr.int_ecc_col2.int_test_set                         */
#define CAP_PBM_CSR_INT_ECC_COL2_INT_TEST_SET_ADDRESS 0x85
#define CAP_PBM_CSR_INT_ECC_COL2_INT_TEST_SET_BYTE_ADDRESS 0x214
/* Register: cap_pbm_csr.int_ecc_col2.int_enable_set                       */
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_SET_ADDRESS 0x86
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_SET_BYTE_ADDRESS 0x218
/* Register: cap_pbm_csr.int_ecc_col2.int_enable_clear                     */
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_CLEAR_ADDRESS 0x87
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x21c
/* Wide Memory: cap_pbm_csr.dhs_col_2                                      */
#define CAP_PBM_CSR_DHS_COL_2_ADDRESS 0xa0
#define CAP_PBM_CSR_DHS_COL_2_BYTE_ADDRESS 0x280
/* Wide Register: cap_pbm_csr.dhs_col_2.entry                              */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ADDRESS 0xa0
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_BYTE_ADDRESS 0x280
/* Register: cap_pbm_csr.dhs_col_2.entry.entry_0_32                        */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_0_32_ADDRESS 0xa0
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_0_32_BYTE_ADDRESS 0x280
/* Register: cap_pbm_csr.dhs_col_2.entry.entry_1_32                        */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_1_32_ADDRESS 0xa1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_1_32_BYTE_ADDRESS 0x284
/* Register: cap_pbm_csr.dhs_col_2.entry.entry_2_32                        */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_2_32_ADDRESS 0xa2
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_2_32_BYTE_ADDRESS 0x288
/* Register: cap_pbm_csr.dhs_col_2.entry.entry_3_32                        */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_3_32_ADDRESS 0xa3
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_3_32_BYTE_ADDRESS 0x28c
/* Register: cap_pbm_csr.dhs_col_2.entry.entry_4_32                        */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_4_32_ADDRESS 0xa4
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_4_32_BYTE_ADDRESS 0x290
/* Register: cap_pbm_csr.dhs_col_2.entry.entry_5_32                        */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_5_32_ADDRESS 0xa5
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_5_32_BYTE_ADDRESS 0x294
/* Register: cap_pbm_csr.dhs_col_2.entry.entry_6_32                        */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_6_32_ADDRESS 0xa6
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_6_32_BYTE_ADDRESS 0x298
/* Register: cap_pbm_csr.dhs_col_2.entry.entry_7_32                        */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_7_32_ADDRESS 0xa7
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_7_32_BYTE_ADDRESS 0x29c
/* Register: cap_pbm_csr.dhs_col_2.entry.entry_8_32                        */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_8_32_ADDRESS 0xa8
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_8_32_BYTE_ADDRESS 0x2a0
/* Register: cap_pbm_csr.dhs_col_2.entry.entry_9_32                        */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_9_32_ADDRESS 0xa9
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_9_32_BYTE_ADDRESS 0x2a4
/* Register: cap_pbm_csr.dhs_col_2.entry.entry_10_32                       */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_10_32_ADDRESS 0xaa
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_10_32_BYTE_ADDRESS 0x2a8
/* Register: cap_pbm_csr.dhs_col_2.entry.entry_11_32                       */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_11_32_ADDRESS 0xab
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_11_32_BYTE_ADDRESS 0x2ac
/* Register: cap_pbm_csr.dhs_col_2.entry.entry_12_32                       */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_12_32_ADDRESS 0xac
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_12_32_BYTE_ADDRESS 0x2b0
/* Register: cap_pbm_csr.dhs_col_2.entry.entry_13_32                       */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_13_32_ADDRESS 0xad
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_13_32_BYTE_ADDRESS 0x2b4
/* Register: cap_pbm_csr.dhs_col_2.entry.entry_14_32                       */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_14_32_ADDRESS 0xae
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_14_32_BYTE_ADDRESS 0x2b8
/* Register: cap_pbm_csr.dhs_col_2.entry.entry_15_32                       */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_15_32_ADDRESS 0xaf
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_15_32_BYTE_ADDRESS 0x2bc
/* Register: cap_pbm_csr.dhs_col_2.entry.entry_16_32                       */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_ADDRESS 0xb0
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_BYTE_ADDRESS 0x2c0
/* Register: cap_pbm_csr.dhs_col_2.entry.entry_17_32                       */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_17_32_ADDRESS 0xb1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_17_32_BYTE_ADDRESS 0x2c4
/* Register: cap_pbm_csr.dhs_col_2.entry.entry_18_32                       */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_18_32_ADDRESS 0xb2
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_18_32_BYTE_ADDRESS 0x2c8
/* Register: cap_pbm_csr.dhs_col_2.entry.entry_19_32                       */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_19_32_ADDRESS 0xb3
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_19_32_BYTE_ADDRESS 0x2cc
/* Register: cap_pbm_csr.dhs_col_2.entry.entry_20_32                       */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_20_32_ADDRESS 0xb4
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_20_32_BYTE_ADDRESS 0x2d0
/* Register: cap_pbm_csr.dhs_col_2.entry.entry_21_32                       */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_21_32_ADDRESS 0xb5
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_21_32_BYTE_ADDRESS 0x2d4
/* Register: cap_pbm_csr.dhs_col_2.entry.entry_22_32                       */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_22_32_ADDRESS 0xb6
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_22_32_BYTE_ADDRESS 0x2d8
/* Register: cap_pbm_csr.dhs_col_2.entry.entry_23_32                       */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_23_32_ADDRESS 0xb7
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_23_32_BYTE_ADDRESS 0x2dc
/* Register: cap_pbm_csr.dhs_col_2.entry.entry_24_32                       */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_24_32_ADDRESS 0xb8
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_24_32_BYTE_ADDRESS 0x2e0
/* Register: cap_pbm_csr.dhs_col_2.entry.entry_25_32                       */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_25_32_ADDRESS 0xb9
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_25_32_BYTE_ADDRESS 0x2e4
/* Register: cap_pbm_csr.dhs_col_2.entry.entry_26_32                       */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_26_32_ADDRESS 0xba
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_26_32_BYTE_ADDRESS 0x2e8
/* Register: cap_pbm_csr.dhs_col_2.entry.entry_27_32                       */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_27_32_ADDRESS 0xbb
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_27_32_BYTE_ADDRESS 0x2ec
/* Register: cap_pbm_csr.dhs_col_2.entry.entry_28_32                       */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_28_32_ADDRESS 0xbc
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_28_32_BYTE_ADDRESS 0x2f0
/* Register: cap_pbm_csr.dhs_col_2.entry.entry_29_32                       */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_29_32_ADDRESS 0xbd
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_29_32_BYTE_ADDRESS 0x2f4
/* Register: cap_pbm_csr.dhs_col_2.entry.entry_30_32                       */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_30_32_ADDRESS 0xbe
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_30_32_BYTE_ADDRESS 0x2f8
/* Register: cap_pbm_csr.dhs_col_2.entry.entry_31_32                       */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_31_32_ADDRESS 0xbf
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_31_32_BYTE_ADDRESS 0x2fc
/* Register: cap_pbm_csr.cfg_col_2                                         */
#define CAP_PBM_CSR_CFG_COL_2_ADDRESS 0xc0
#define CAP_PBM_CSR_CFG_COL_2_BYTE_ADDRESS 0x300
/* Register: cap_pbm_csr.sta_ecc_col3                                      */
#define CAP_PBM_CSR_STA_ECC_COL3_ADDRESS 0xc1
#define CAP_PBM_CSR_STA_ECC_COL3_BYTE_ADDRESS 0x304
/* Register: cap_pbm_csr.sat_ecc_col3                                      */
#define CAP_PBM_CSR_SAT_ECC_COL3_ADDRESS 0xc2
#define CAP_PBM_CSR_SAT_ECC_COL3_BYTE_ADDRESS 0x308
/* Group: cap_pbm_csr.int_ecc_col3                                         */
#define CAP_PBM_CSR_INT_ECC_COL3_ADDRESS 0xc4
#define CAP_PBM_CSR_INT_ECC_COL3_BYTE_ADDRESS 0x310
/* Register: cap_pbm_csr.int_ecc_col3.intreg                               */
#define CAP_PBM_CSR_INT_ECC_COL3_INTREG_ADDRESS 0xc4
#define CAP_PBM_CSR_INT_ECC_COL3_INTREG_BYTE_ADDRESS 0x310
/* Register: cap_pbm_csr.int_ecc_col3.int_test_set                         */
#define CAP_PBM_CSR_INT_ECC_COL3_INT_TEST_SET_ADDRESS 0xc5
#define CAP_PBM_CSR_INT_ECC_COL3_INT_TEST_SET_BYTE_ADDRESS 0x314
/* Register: cap_pbm_csr.int_ecc_col3.int_enable_set                       */
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_SET_ADDRESS 0xc6
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_SET_BYTE_ADDRESS 0x318
/* Register: cap_pbm_csr.int_ecc_col3.int_enable_clear                     */
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_CLEAR_ADDRESS 0xc7
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x31c
/* Wide Memory: cap_pbm_csr.dhs_col_3                                      */
#define CAP_PBM_CSR_DHS_COL_3_ADDRESS 0xe0
#define CAP_PBM_CSR_DHS_COL_3_BYTE_ADDRESS 0x380
/* Wide Register: cap_pbm_csr.dhs_col_3.entry                              */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ADDRESS 0xe0
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_BYTE_ADDRESS 0x380
/* Register: cap_pbm_csr.dhs_col_3.entry.entry_0_32                        */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_0_32_ADDRESS 0xe0
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_0_32_BYTE_ADDRESS 0x380
/* Register: cap_pbm_csr.dhs_col_3.entry.entry_1_32                        */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_1_32_ADDRESS 0xe1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_1_32_BYTE_ADDRESS 0x384
/* Register: cap_pbm_csr.dhs_col_3.entry.entry_2_32                        */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_2_32_ADDRESS 0xe2
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_2_32_BYTE_ADDRESS 0x388
/* Register: cap_pbm_csr.dhs_col_3.entry.entry_3_32                        */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_3_32_ADDRESS 0xe3
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_3_32_BYTE_ADDRESS 0x38c
/* Register: cap_pbm_csr.dhs_col_3.entry.entry_4_32                        */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_4_32_ADDRESS 0xe4
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_4_32_BYTE_ADDRESS 0x390
/* Register: cap_pbm_csr.dhs_col_3.entry.entry_5_32                        */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_5_32_ADDRESS 0xe5
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_5_32_BYTE_ADDRESS 0x394
/* Register: cap_pbm_csr.dhs_col_3.entry.entry_6_32                        */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_6_32_ADDRESS 0xe6
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_6_32_BYTE_ADDRESS 0x398
/* Register: cap_pbm_csr.dhs_col_3.entry.entry_7_32                        */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_7_32_ADDRESS 0xe7
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_7_32_BYTE_ADDRESS 0x39c
/* Register: cap_pbm_csr.dhs_col_3.entry.entry_8_32                        */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_8_32_ADDRESS 0xe8
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_8_32_BYTE_ADDRESS 0x3a0
/* Register: cap_pbm_csr.dhs_col_3.entry.entry_9_32                        */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_9_32_ADDRESS 0xe9
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_9_32_BYTE_ADDRESS 0x3a4
/* Register: cap_pbm_csr.dhs_col_3.entry.entry_10_32                       */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_10_32_ADDRESS 0xea
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_10_32_BYTE_ADDRESS 0x3a8
/* Register: cap_pbm_csr.dhs_col_3.entry.entry_11_32                       */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_11_32_ADDRESS 0xeb
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_11_32_BYTE_ADDRESS 0x3ac
/* Register: cap_pbm_csr.dhs_col_3.entry.entry_12_32                       */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_12_32_ADDRESS 0xec
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_12_32_BYTE_ADDRESS 0x3b0
/* Register: cap_pbm_csr.dhs_col_3.entry.entry_13_32                       */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_13_32_ADDRESS 0xed
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_13_32_BYTE_ADDRESS 0x3b4
/* Register: cap_pbm_csr.dhs_col_3.entry.entry_14_32                       */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_14_32_ADDRESS 0xee
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_14_32_BYTE_ADDRESS 0x3b8
/* Register: cap_pbm_csr.dhs_col_3.entry.entry_15_32                       */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_15_32_ADDRESS 0xef
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_15_32_BYTE_ADDRESS 0x3bc
/* Register: cap_pbm_csr.dhs_col_3.entry.entry_16_32                       */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_ADDRESS 0xf0
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_BYTE_ADDRESS 0x3c0
/* Register: cap_pbm_csr.dhs_col_3.entry.entry_17_32                       */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_17_32_ADDRESS 0xf1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_17_32_BYTE_ADDRESS 0x3c4
/* Register: cap_pbm_csr.dhs_col_3.entry.entry_18_32                       */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_18_32_ADDRESS 0xf2
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_18_32_BYTE_ADDRESS 0x3c8
/* Register: cap_pbm_csr.dhs_col_3.entry.entry_19_32                       */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_19_32_ADDRESS 0xf3
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_19_32_BYTE_ADDRESS 0x3cc
/* Register: cap_pbm_csr.dhs_col_3.entry.entry_20_32                       */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_20_32_ADDRESS 0xf4
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_20_32_BYTE_ADDRESS 0x3d0
/* Register: cap_pbm_csr.dhs_col_3.entry.entry_21_32                       */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_21_32_ADDRESS 0xf5
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_21_32_BYTE_ADDRESS 0x3d4
/* Register: cap_pbm_csr.dhs_col_3.entry.entry_22_32                       */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_22_32_ADDRESS 0xf6
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_22_32_BYTE_ADDRESS 0x3d8
/* Register: cap_pbm_csr.dhs_col_3.entry.entry_23_32                       */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_23_32_ADDRESS 0xf7
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_23_32_BYTE_ADDRESS 0x3dc
/* Register: cap_pbm_csr.dhs_col_3.entry.entry_24_32                       */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_24_32_ADDRESS 0xf8
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_24_32_BYTE_ADDRESS 0x3e0
/* Register: cap_pbm_csr.dhs_col_3.entry.entry_25_32                       */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_25_32_ADDRESS 0xf9
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_25_32_BYTE_ADDRESS 0x3e4
/* Register: cap_pbm_csr.dhs_col_3.entry.entry_26_32                       */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_26_32_ADDRESS 0xfa
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_26_32_BYTE_ADDRESS 0x3e8
/* Register: cap_pbm_csr.dhs_col_3.entry.entry_27_32                       */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_27_32_ADDRESS 0xfb
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_27_32_BYTE_ADDRESS 0x3ec
/* Register: cap_pbm_csr.dhs_col_3.entry.entry_28_32                       */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_28_32_ADDRESS 0xfc
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_28_32_BYTE_ADDRESS 0x3f0
/* Register: cap_pbm_csr.dhs_col_3.entry.entry_29_32                       */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_29_32_ADDRESS 0xfd
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_29_32_BYTE_ADDRESS 0x3f4
/* Register: cap_pbm_csr.dhs_col_3.entry.entry_30_32                       */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_30_32_ADDRESS 0xfe
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_30_32_BYTE_ADDRESS 0x3f8
/* Register: cap_pbm_csr.dhs_col_3.entry.entry_31_32                       */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_31_32_ADDRESS 0xff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_31_32_BYTE_ADDRESS 0x3fc
/* Register: cap_pbm_csr.cfg_col_3                                         */
#define CAP_PBM_CSR_CFG_COL_3_ADDRESS 0x100
#define CAP_PBM_CSR_CFG_COL_3_BYTE_ADDRESS 0x400
/* Register: cap_pbm_csr.sta_ecc_col4                                      */
#define CAP_PBM_CSR_STA_ECC_COL4_ADDRESS 0x101
#define CAP_PBM_CSR_STA_ECC_COL4_BYTE_ADDRESS 0x404
/* Register: cap_pbm_csr.sat_ecc_col4                                      */
#define CAP_PBM_CSR_SAT_ECC_COL4_ADDRESS 0x102
#define CAP_PBM_CSR_SAT_ECC_COL4_BYTE_ADDRESS 0x408
/* Group: cap_pbm_csr.int_ecc_col4                                         */
#define CAP_PBM_CSR_INT_ECC_COL4_ADDRESS 0x104
#define CAP_PBM_CSR_INT_ECC_COL4_BYTE_ADDRESS 0x410
/* Register: cap_pbm_csr.int_ecc_col4.intreg                               */
#define CAP_PBM_CSR_INT_ECC_COL4_INTREG_ADDRESS 0x104
#define CAP_PBM_CSR_INT_ECC_COL4_INTREG_BYTE_ADDRESS 0x410
/* Register: cap_pbm_csr.int_ecc_col4.int_test_set                         */
#define CAP_PBM_CSR_INT_ECC_COL4_INT_TEST_SET_ADDRESS 0x105
#define CAP_PBM_CSR_INT_ECC_COL4_INT_TEST_SET_BYTE_ADDRESS 0x414
/* Register: cap_pbm_csr.int_ecc_col4.int_enable_set                       */
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_SET_ADDRESS 0x106
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_SET_BYTE_ADDRESS 0x418
/* Register: cap_pbm_csr.int_ecc_col4.int_enable_clear                     */
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_CLEAR_ADDRESS 0x107
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x41c
/* Wide Memory: cap_pbm_csr.dhs_col_4                                      */
#define CAP_PBM_CSR_DHS_COL_4_ADDRESS 0x120
#define CAP_PBM_CSR_DHS_COL_4_BYTE_ADDRESS 0x480
/* Wide Register: cap_pbm_csr.dhs_col_4.entry                              */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ADDRESS 0x120
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_BYTE_ADDRESS 0x480
/* Register: cap_pbm_csr.dhs_col_4.entry.entry_0_32                        */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_0_32_ADDRESS 0x120
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_0_32_BYTE_ADDRESS 0x480
/* Register: cap_pbm_csr.dhs_col_4.entry.entry_1_32                        */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_1_32_ADDRESS 0x121
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_1_32_BYTE_ADDRESS 0x484
/* Register: cap_pbm_csr.dhs_col_4.entry.entry_2_32                        */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_2_32_ADDRESS 0x122
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_2_32_BYTE_ADDRESS 0x488
/* Register: cap_pbm_csr.dhs_col_4.entry.entry_3_32                        */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_3_32_ADDRESS 0x123
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_3_32_BYTE_ADDRESS 0x48c
/* Register: cap_pbm_csr.dhs_col_4.entry.entry_4_32                        */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_4_32_ADDRESS 0x124
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_4_32_BYTE_ADDRESS 0x490
/* Register: cap_pbm_csr.dhs_col_4.entry.entry_5_32                        */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_5_32_ADDRESS 0x125
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_5_32_BYTE_ADDRESS 0x494
/* Register: cap_pbm_csr.dhs_col_4.entry.entry_6_32                        */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_6_32_ADDRESS 0x126
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_6_32_BYTE_ADDRESS 0x498
/* Register: cap_pbm_csr.dhs_col_4.entry.entry_7_32                        */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_7_32_ADDRESS 0x127
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_7_32_BYTE_ADDRESS 0x49c
/* Register: cap_pbm_csr.dhs_col_4.entry.entry_8_32                        */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_8_32_ADDRESS 0x128
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_8_32_BYTE_ADDRESS 0x4a0
/* Register: cap_pbm_csr.dhs_col_4.entry.entry_9_32                        */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_9_32_ADDRESS 0x129
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_9_32_BYTE_ADDRESS 0x4a4
/* Register: cap_pbm_csr.dhs_col_4.entry.entry_10_32                       */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_10_32_ADDRESS 0x12a
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_10_32_BYTE_ADDRESS 0x4a8
/* Register: cap_pbm_csr.dhs_col_4.entry.entry_11_32                       */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_11_32_ADDRESS 0x12b
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_11_32_BYTE_ADDRESS 0x4ac
/* Register: cap_pbm_csr.dhs_col_4.entry.entry_12_32                       */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_12_32_ADDRESS 0x12c
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_12_32_BYTE_ADDRESS 0x4b0
/* Register: cap_pbm_csr.dhs_col_4.entry.entry_13_32                       */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_13_32_ADDRESS 0x12d
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_13_32_BYTE_ADDRESS 0x4b4
/* Register: cap_pbm_csr.dhs_col_4.entry.entry_14_32                       */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_14_32_ADDRESS 0x12e
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_14_32_BYTE_ADDRESS 0x4b8
/* Register: cap_pbm_csr.dhs_col_4.entry.entry_15_32                       */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_15_32_ADDRESS 0x12f
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_15_32_BYTE_ADDRESS 0x4bc
/* Register: cap_pbm_csr.dhs_col_4.entry.entry_16_32                       */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_ADDRESS 0x130
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_BYTE_ADDRESS 0x4c0
/* Register: cap_pbm_csr.dhs_col_4.entry.entry_17_32                       */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_17_32_ADDRESS 0x131
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_17_32_BYTE_ADDRESS 0x4c4
/* Register: cap_pbm_csr.dhs_col_4.entry.entry_18_32                       */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_18_32_ADDRESS 0x132
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_18_32_BYTE_ADDRESS 0x4c8
/* Register: cap_pbm_csr.dhs_col_4.entry.entry_19_32                       */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_19_32_ADDRESS 0x133
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_19_32_BYTE_ADDRESS 0x4cc
/* Register: cap_pbm_csr.dhs_col_4.entry.entry_20_32                       */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_20_32_ADDRESS 0x134
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_20_32_BYTE_ADDRESS 0x4d0
/* Register: cap_pbm_csr.dhs_col_4.entry.entry_21_32                       */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_21_32_ADDRESS 0x135
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_21_32_BYTE_ADDRESS 0x4d4
/* Register: cap_pbm_csr.dhs_col_4.entry.entry_22_32                       */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_22_32_ADDRESS 0x136
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_22_32_BYTE_ADDRESS 0x4d8
/* Register: cap_pbm_csr.dhs_col_4.entry.entry_23_32                       */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_23_32_ADDRESS 0x137
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_23_32_BYTE_ADDRESS 0x4dc
/* Register: cap_pbm_csr.dhs_col_4.entry.entry_24_32                       */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_24_32_ADDRESS 0x138
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_24_32_BYTE_ADDRESS 0x4e0
/* Register: cap_pbm_csr.dhs_col_4.entry.entry_25_32                       */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_25_32_ADDRESS 0x139
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_25_32_BYTE_ADDRESS 0x4e4
/* Register: cap_pbm_csr.dhs_col_4.entry.entry_26_32                       */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_26_32_ADDRESS 0x13a
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_26_32_BYTE_ADDRESS 0x4e8
/* Register: cap_pbm_csr.dhs_col_4.entry.entry_27_32                       */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_27_32_ADDRESS 0x13b
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_27_32_BYTE_ADDRESS 0x4ec
/* Register: cap_pbm_csr.dhs_col_4.entry.entry_28_32                       */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_28_32_ADDRESS 0x13c
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_28_32_BYTE_ADDRESS 0x4f0
/* Register: cap_pbm_csr.dhs_col_4.entry.entry_29_32                       */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_29_32_ADDRESS 0x13d
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_29_32_BYTE_ADDRESS 0x4f4
/* Register: cap_pbm_csr.dhs_col_4.entry.entry_30_32                       */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_30_32_ADDRESS 0x13e
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_30_32_BYTE_ADDRESS 0x4f8
/* Register: cap_pbm_csr.dhs_col_4.entry.entry_31_32                       */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_31_32_ADDRESS 0x13f
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_31_32_BYTE_ADDRESS 0x4fc
/* Register: cap_pbm_csr.cfg_col_4                                         */
#define CAP_PBM_CSR_CFG_COL_4_ADDRESS 0x140
#define CAP_PBM_CSR_CFG_COL_4_BYTE_ADDRESS 0x500
/* Register: cap_pbm_csr.cnt_write0                                        */
#define CAP_PBM_CSR_CNT_WRITE0_ADDRESS 0x141
#define CAP_PBM_CSR_CNT_WRITE0_BYTE_ADDRESS 0x504
/* Register: cap_pbm_csr.cnt_write1                                        */
#define CAP_PBM_CSR_CNT_WRITE1_ADDRESS 0x142
#define CAP_PBM_CSR_CNT_WRITE1_BYTE_ADDRESS 0x508
/* Register: cap_pbm_csr.cnt_read                                          */
#define CAP_PBM_CSR_CNT_READ_ADDRESS 0x143
#define CAP_PBM_CSR_CNT_READ_BYTE_ADDRESS 0x50c
/* Wide Register: cap_pbm_csr.cfg_bist_row_0                               */
#define CAP_PBM_CSR_CFG_BIST_ROW_0_ADDRESS 0x144
#define CAP_PBM_CSR_CFG_BIST_ROW_0_BYTE_ADDRESS 0x510
/* Register: cap_pbm_csr.cfg_bist_row_0.cfg_bist_row_0_0_2                 */
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_0_2_ADDRESS 0x144
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_0_2_BYTE_ADDRESS 0x510
/* Register: cap_pbm_csr.cfg_bist_row_0.cfg_bist_row_0_1_2                 */
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_1_2_ADDRESS 0x145
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_1_2_BYTE_ADDRESS 0x514
/* Wide Register: cap_pbm_csr.sta_bist_row_0                               */
#define CAP_PBM_CSR_STA_BIST_ROW_0_ADDRESS 0x148
#define CAP_PBM_CSR_STA_BIST_ROW_0_BYTE_ADDRESS 0x520
/* Register: cap_pbm_csr.sta_bist_row_0.sta_bist_row_0_0_3                 */
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_0_3_ADDRESS 0x148
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_0_3_BYTE_ADDRESS 0x520
/* Register: cap_pbm_csr.sta_bist_row_0.sta_bist_row_0_1_3                 */
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_1_3_ADDRESS 0x149
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_1_3_BYTE_ADDRESS 0x524
/* Register: cap_pbm_csr.sta_bist_row_0.sta_bist_row_0_2_3                 */
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_2_3_ADDRESS 0x14a
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_2_3_BYTE_ADDRESS 0x528
/* Wide Register: cap_pbm_csr.cfg_bist_row_1                               */
#define CAP_PBM_CSR_CFG_BIST_ROW_1_ADDRESS 0x14c
#define CAP_PBM_CSR_CFG_BIST_ROW_1_BYTE_ADDRESS 0x530
/* Register: cap_pbm_csr.cfg_bist_row_1.cfg_bist_row_1_0_2                 */
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_0_2_ADDRESS 0x14c
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_0_2_BYTE_ADDRESS 0x530
/* Register: cap_pbm_csr.cfg_bist_row_1.cfg_bist_row_1_1_2                 */
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_1_2_ADDRESS 0x14d
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_1_2_BYTE_ADDRESS 0x534
/* Wide Register: cap_pbm_csr.sta_bist_row_1                               */
#define CAP_PBM_CSR_STA_BIST_ROW_1_ADDRESS 0x150
#define CAP_PBM_CSR_STA_BIST_ROW_1_BYTE_ADDRESS 0x540
/* Register: cap_pbm_csr.sta_bist_row_1.sta_bist_row_1_0_3                 */
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_0_3_ADDRESS 0x150
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_0_3_BYTE_ADDRESS 0x540
/* Register: cap_pbm_csr.sta_bist_row_1.sta_bist_row_1_1_3                 */
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_1_3_ADDRESS 0x151
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_1_3_BYTE_ADDRESS 0x544
/* Register: cap_pbm_csr.sta_bist_row_1.sta_bist_row_1_2_3                 */
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_2_3_ADDRESS 0x152
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_2_3_BYTE_ADDRESS 0x548
/* Register: cap_pbm_csr.cfg_dhs                                           */
#define CAP_PBM_CSR_CFG_DHS_ADDRESS 0x154
#define CAP_PBM_CSR_CFG_DHS_BYTE_ADDRESS 0x550


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: cap_pbm_csr                                            */
/* Addressmap template: cap_pbm_csr                                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 2 */
#define CAP_PBM_CSR_SIZE 0x200
#define CAP_PBM_CSR_BYTE_SIZE 0x800
/* Register member: cap_pbm_csr.base                                       */
/* Register type referenced: cap_pbm_csr::base                             */
/* Register template referenced: cap_pbm_csr::base                         */
#define CAP_PBM_CSR_BASE_OFFSET 0x0
#define CAP_PBM_CSR_BASE_BYTE_OFFSET 0x0
#define CAP_PBM_CSR_BASE_READ_ACCESS 1
#define CAP_PBM_CSR_BASE_WRITE_ACCESS 1
#define CAP_PBM_CSR_BASE_RESET_VALUE 0x00000001
#define CAP_PBM_CSR_BASE_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_BASE_READ_MASK 0xffffffff
#define CAP_PBM_CSR_BASE_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr.cfg_control                                */
/* Register type referenced: cap_pbm_csr::cfg_control                      */
/* Register template referenced: cap_pbm_csr::cfg_control                  */
#define CAP_PBM_CSR_CFG_CONTROL_OFFSET 0x1
#define CAP_PBM_CSR_CFG_CONTROL_BYTE_OFFSET 0x4
#define CAP_PBM_CSR_CFG_CONTROL_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_CONTROL_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_CONTROL_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_CFG_CONTROL_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_CFG_CONTROL_READ_MASK 0xffffffff
#define CAP_PBM_CSR_CFG_CONTROL_WRITE_MASK 0x00000001
/* Register member: cap_pbm_csr.csr_intr                                   */
/* Register type referenced: cap_pbm_csr::csr_intr                         */
/* Register template referenced: cap_pbm_csr::csr_intr                     */
#define CAP_PBM_CSR_CSR_INTR_OFFSET 0x2
#define CAP_PBM_CSR_CSR_INTR_BYTE_OFFSET 0x8
#define CAP_PBM_CSR_CSR_INTR_READ_ACCESS 1
#define CAP_PBM_CSR_CSR_INTR_WRITE_ACCESS 1
#define CAP_PBM_CSR_CSR_INTR_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_CSR_INTR_RESET_MASK 0xfffffffe
#define CAP_PBM_CSR_CSR_INTR_READ_MASK 0xffffffff
#define CAP_PBM_CSR_CSR_INTR_WRITE_MASK 0x00000002
/* Group member: cap_pbm_csr.int_groups                                    */
/* Group type referenced: cap_pbm_csr::int_groups                          */
/* Group template referenced: cap_pbm_csr::intgrp_status                   */
#define CAP_PBM_CSR_INT_GROUPS_OFFSET 0x4
#define CAP_PBM_CSR_INT_GROUPS_BYTE_OFFSET 0x10
#define CAP_PBM_CSR_INT_GROUPS_READ_ACCESS 1
#define CAP_PBM_CSR_INT_GROUPS_WRITE_ACCESS 1
/* Register member: cap_pbm_csr.cfg_debug_port                             */
/* Register type referenced: cap_pbm_csr::cfg_debug_port                   */
/* Register template referenced: cap_pbm_csr::cfg_debug_port               */
#define CAP_PBM_CSR_CFG_DEBUG_PORT_OFFSET 0x8
#define CAP_PBM_CSR_CFG_DEBUG_PORT_BYTE_OFFSET 0x20
#define CAP_PBM_CSR_CFG_DEBUG_PORT_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_DEBUG_PORT_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_DEBUG_PORT_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_CFG_DEBUG_PORT_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_CFG_DEBUG_PORT_READ_MASK 0xffffffff
#define CAP_PBM_CSR_CFG_DEBUG_PORT_WRITE_MASK 0x00000003
/* Register member: cap_pbm_csr.cfg_spare                                  */
/* Register type referenced: cap_pbm_csr::cfg_spare                        */
/* Register template referenced: cap_pbm_csr::cfg_spare                    */
#define CAP_PBM_CSR_CFG_SPARE_OFFSET 0x9
#define CAP_PBM_CSR_CFG_SPARE_BYTE_OFFSET 0x24
#define CAP_PBM_CSR_CFG_SPARE_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_SPARE_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_SPARE_RESET_VALUE 0xdeadbeef
#define CAP_PBM_CSR_CFG_SPARE_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_CFG_SPARE_READ_MASK 0xffffffff
#define CAP_PBM_CSR_CFG_SPARE_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr.sta_ecc_col0                               */
/* Register type referenced: cap_pbm_csr::sta_ecc_col0                     */
/* Register template referenced: cap_pbm_csr::sta_ecc_col0                 */
#define CAP_PBM_CSR_STA_ECC_COL0_OFFSET 0xa
#define CAP_PBM_CSR_STA_ECC_COL0_BYTE_OFFSET 0x28
#define CAP_PBM_CSR_STA_ECC_COL0_READ_ACCESS 1
#define CAP_PBM_CSR_STA_ECC_COL0_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_ECC_COL0_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_STA_ECC_COL0_RESET_MASK 0xfffe0000
#define CAP_PBM_CSR_STA_ECC_COL0_READ_MASK 0xffffffff
#define CAP_PBM_CSR_STA_ECC_COL0_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr.sat_ecc_col0                               */
/* Register type referenced: cap_pbm_csr::sat_ecc_col0                     */
/* Register template referenced: cap_pbm_csr::sat_ecc_col0                 */
#define CAP_PBM_CSR_SAT_ECC_COL0_OFFSET 0xb
#define CAP_PBM_CSR_SAT_ECC_COL0_BYTE_OFFSET 0x2c
#define CAP_PBM_CSR_SAT_ECC_COL0_READ_ACCESS 1
#define CAP_PBM_CSR_SAT_ECC_COL0_WRITE_ACCESS 1
#define CAP_PBM_CSR_SAT_ECC_COL0_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_SAT_ECC_COL0_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_SAT_ECC_COL0_READ_MASK 0xffffffff
#define CAP_PBM_CSR_SAT_ECC_COL0_WRITE_MASK 0x000000ff
/* Group member: cap_pbm_csr.int_ecc_col0                                  */
/* Group type referenced: cap_pbm_csr::int_ecc_col0                        */
/* Group template referenced: cap_pbm_csr::intgrp                          */
#define CAP_PBM_CSR_INT_ECC_COL0_OFFSET 0xc
#define CAP_PBM_CSR_INT_ECC_COL0_BYTE_OFFSET 0x30
#define CAP_PBM_CSR_INT_ECC_COL0_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL0_WRITE_ACCESS 1
/* Wide Memory member: cap_pbm_csr.dhs_col_0                               */
/* Wide Memory type referenced: cap_pbm_csr::dhs_col_0                     */
/* Wide Memory template referenced: cap_pbm_csr::dhs_col_0                 */
#define CAP_PBM_CSR_DHS_COL_0_OFFSET 0x20
#define CAP_PBM_CSR_DHS_COL_0_BYTE_OFFSET 0x80
#define CAP_PBM_CSR_DHS_COL_0_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_WRITE_ACCESS 1
/* Register member: cap_pbm_csr.cfg_col_0                                  */
/* Register type referenced: cap_pbm_csr::cfg_col_0                        */
/* Register template referenced: cap_pbm_csr::cfg_col_0                    */
#define CAP_PBM_CSR_CFG_COL_0_OFFSET 0x40
#define CAP_PBM_CSR_CFG_COL_0_BYTE_OFFSET 0x100
#define CAP_PBM_CSR_CFG_COL_0_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_0_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_0_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_CFG_COL_0_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_CFG_COL_0_READ_MASK 0xffffffff
#define CAP_PBM_CSR_CFG_COL_0_WRITE_MASK 0x00000007
/* Register member: cap_pbm_csr.sta_ecc_col1                               */
/* Register type referenced: cap_pbm_csr::sta_ecc_col1                     */
/* Register template referenced: cap_pbm_csr::sta_ecc_col1                 */
#define CAP_PBM_CSR_STA_ECC_COL1_OFFSET 0x41
#define CAP_PBM_CSR_STA_ECC_COL1_BYTE_OFFSET 0x104
#define CAP_PBM_CSR_STA_ECC_COL1_READ_ACCESS 1
#define CAP_PBM_CSR_STA_ECC_COL1_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_ECC_COL1_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_STA_ECC_COL1_RESET_MASK 0xfffe0000
#define CAP_PBM_CSR_STA_ECC_COL1_READ_MASK 0xffffffff
#define CAP_PBM_CSR_STA_ECC_COL1_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr.sat_ecc_col1                               */
/* Register type referenced: cap_pbm_csr::sat_ecc_col1                     */
/* Register template referenced: cap_pbm_csr::sat_ecc_col1                 */
#define CAP_PBM_CSR_SAT_ECC_COL1_OFFSET 0x42
#define CAP_PBM_CSR_SAT_ECC_COL1_BYTE_OFFSET 0x108
#define CAP_PBM_CSR_SAT_ECC_COL1_READ_ACCESS 1
#define CAP_PBM_CSR_SAT_ECC_COL1_WRITE_ACCESS 1
#define CAP_PBM_CSR_SAT_ECC_COL1_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_SAT_ECC_COL1_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_SAT_ECC_COL1_READ_MASK 0xffffffff
#define CAP_PBM_CSR_SAT_ECC_COL1_WRITE_MASK 0x000000ff
/* Group member: cap_pbm_csr.int_ecc_col1                                  */
/* Group type referenced: cap_pbm_csr::int_ecc_col1                        */
/* Group template referenced: cap_pbm_csr::intgrp                          */
#define CAP_PBM_CSR_INT_ECC_COL1_OFFSET 0x44
#define CAP_PBM_CSR_INT_ECC_COL1_BYTE_OFFSET 0x110
#define CAP_PBM_CSR_INT_ECC_COL1_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL1_WRITE_ACCESS 1
/* Wide Memory member: cap_pbm_csr.dhs_col_1                               */
/* Wide Memory type referenced: cap_pbm_csr::dhs_col_1                     */
/* Wide Memory template referenced: cap_pbm_csr::dhs_col_1                 */
#define CAP_PBM_CSR_DHS_COL_1_OFFSET 0x60
#define CAP_PBM_CSR_DHS_COL_1_BYTE_OFFSET 0x180
#define CAP_PBM_CSR_DHS_COL_1_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_WRITE_ACCESS 1
/* Register member: cap_pbm_csr.cfg_col_1                                  */
/* Register type referenced: cap_pbm_csr::cfg_col_1                        */
/* Register template referenced: cap_pbm_csr::cfg_col_1                    */
#define CAP_PBM_CSR_CFG_COL_1_OFFSET 0x80
#define CAP_PBM_CSR_CFG_COL_1_BYTE_OFFSET 0x200
#define CAP_PBM_CSR_CFG_COL_1_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_1_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_1_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_CFG_COL_1_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_CFG_COL_1_READ_MASK 0xffffffff
#define CAP_PBM_CSR_CFG_COL_1_WRITE_MASK 0x00000007
/* Register member: cap_pbm_csr.sta_ecc_col2                               */
/* Register type referenced: cap_pbm_csr::sta_ecc_col2                     */
/* Register template referenced: cap_pbm_csr::sta_ecc_col2                 */
#define CAP_PBM_CSR_STA_ECC_COL2_OFFSET 0x81
#define CAP_PBM_CSR_STA_ECC_COL2_BYTE_OFFSET 0x204
#define CAP_PBM_CSR_STA_ECC_COL2_READ_ACCESS 1
#define CAP_PBM_CSR_STA_ECC_COL2_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_ECC_COL2_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_STA_ECC_COL2_RESET_MASK 0xfffe0000
#define CAP_PBM_CSR_STA_ECC_COL2_READ_MASK 0xffffffff
#define CAP_PBM_CSR_STA_ECC_COL2_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr.sat_ecc_col2                               */
/* Register type referenced: cap_pbm_csr::sat_ecc_col2                     */
/* Register template referenced: cap_pbm_csr::sat_ecc_col2                 */
#define CAP_PBM_CSR_SAT_ECC_COL2_OFFSET 0x82
#define CAP_PBM_CSR_SAT_ECC_COL2_BYTE_OFFSET 0x208
#define CAP_PBM_CSR_SAT_ECC_COL2_READ_ACCESS 1
#define CAP_PBM_CSR_SAT_ECC_COL2_WRITE_ACCESS 1
#define CAP_PBM_CSR_SAT_ECC_COL2_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_SAT_ECC_COL2_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_SAT_ECC_COL2_READ_MASK 0xffffffff
#define CAP_PBM_CSR_SAT_ECC_COL2_WRITE_MASK 0x000000ff
/* Group member: cap_pbm_csr.int_ecc_col2                                  */
/* Group type referenced: cap_pbm_csr::int_ecc_col2                        */
/* Group template referenced: cap_pbm_csr::intgrp                          */
#define CAP_PBM_CSR_INT_ECC_COL2_OFFSET 0x84
#define CAP_PBM_CSR_INT_ECC_COL2_BYTE_OFFSET 0x210
#define CAP_PBM_CSR_INT_ECC_COL2_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL2_WRITE_ACCESS 1
/* Wide Memory member: cap_pbm_csr.dhs_col_2                               */
/* Wide Memory type referenced: cap_pbm_csr::dhs_col_2                     */
/* Wide Memory template referenced: cap_pbm_csr::dhs_col_2                 */
#define CAP_PBM_CSR_DHS_COL_2_OFFSET 0xa0
#define CAP_PBM_CSR_DHS_COL_2_BYTE_OFFSET 0x280
#define CAP_PBM_CSR_DHS_COL_2_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_WRITE_ACCESS 1
/* Register member: cap_pbm_csr.cfg_col_2                                  */
/* Register type referenced: cap_pbm_csr::cfg_col_2                        */
/* Register template referenced: cap_pbm_csr::cfg_col_2                    */
#define CAP_PBM_CSR_CFG_COL_2_OFFSET 0xc0
#define CAP_PBM_CSR_CFG_COL_2_BYTE_OFFSET 0x300
#define CAP_PBM_CSR_CFG_COL_2_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_2_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_2_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_CFG_COL_2_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_CFG_COL_2_READ_MASK 0xffffffff
#define CAP_PBM_CSR_CFG_COL_2_WRITE_MASK 0x00000007
/* Register member: cap_pbm_csr.sta_ecc_col3                               */
/* Register type referenced: cap_pbm_csr::sta_ecc_col3                     */
/* Register template referenced: cap_pbm_csr::sta_ecc_col3                 */
#define CAP_PBM_CSR_STA_ECC_COL3_OFFSET 0xc1
#define CAP_PBM_CSR_STA_ECC_COL3_BYTE_OFFSET 0x304
#define CAP_PBM_CSR_STA_ECC_COL3_READ_ACCESS 1
#define CAP_PBM_CSR_STA_ECC_COL3_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_ECC_COL3_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_STA_ECC_COL3_RESET_MASK 0xfffe0000
#define CAP_PBM_CSR_STA_ECC_COL3_READ_MASK 0xffffffff
#define CAP_PBM_CSR_STA_ECC_COL3_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr.sat_ecc_col3                               */
/* Register type referenced: cap_pbm_csr::sat_ecc_col3                     */
/* Register template referenced: cap_pbm_csr::sat_ecc_col3                 */
#define CAP_PBM_CSR_SAT_ECC_COL3_OFFSET 0xc2
#define CAP_PBM_CSR_SAT_ECC_COL3_BYTE_OFFSET 0x308
#define CAP_PBM_CSR_SAT_ECC_COL3_READ_ACCESS 1
#define CAP_PBM_CSR_SAT_ECC_COL3_WRITE_ACCESS 1
#define CAP_PBM_CSR_SAT_ECC_COL3_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_SAT_ECC_COL3_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_SAT_ECC_COL3_READ_MASK 0xffffffff
#define CAP_PBM_CSR_SAT_ECC_COL3_WRITE_MASK 0x000000ff
/* Group member: cap_pbm_csr.int_ecc_col3                                  */
/* Group type referenced: cap_pbm_csr::int_ecc_col3                        */
/* Group template referenced: cap_pbm_csr::intgrp                          */
#define CAP_PBM_CSR_INT_ECC_COL3_OFFSET 0xc4
#define CAP_PBM_CSR_INT_ECC_COL3_BYTE_OFFSET 0x310
#define CAP_PBM_CSR_INT_ECC_COL3_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL3_WRITE_ACCESS 1
/* Wide Memory member: cap_pbm_csr.dhs_col_3                               */
/* Wide Memory type referenced: cap_pbm_csr::dhs_col_3                     */
/* Wide Memory template referenced: cap_pbm_csr::dhs_col_3                 */
#define CAP_PBM_CSR_DHS_COL_3_OFFSET 0xe0
#define CAP_PBM_CSR_DHS_COL_3_BYTE_OFFSET 0x380
#define CAP_PBM_CSR_DHS_COL_3_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_WRITE_ACCESS 1
/* Register member: cap_pbm_csr.cfg_col_3                                  */
/* Register type referenced: cap_pbm_csr::cfg_col_3                        */
/* Register template referenced: cap_pbm_csr::cfg_col_3                    */
#define CAP_PBM_CSR_CFG_COL_3_OFFSET 0x100
#define CAP_PBM_CSR_CFG_COL_3_BYTE_OFFSET 0x400
#define CAP_PBM_CSR_CFG_COL_3_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_3_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_3_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_CFG_COL_3_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_CFG_COL_3_READ_MASK 0xffffffff
#define CAP_PBM_CSR_CFG_COL_3_WRITE_MASK 0x00000007
/* Register member: cap_pbm_csr.sta_ecc_col4                               */
/* Register type referenced: cap_pbm_csr::sta_ecc_col4                     */
/* Register template referenced: cap_pbm_csr::sta_ecc_col4                 */
#define CAP_PBM_CSR_STA_ECC_COL4_OFFSET 0x101
#define CAP_PBM_CSR_STA_ECC_COL4_BYTE_OFFSET 0x404
#define CAP_PBM_CSR_STA_ECC_COL4_READ_ACCESS 1
#define CAP_PBM_CSR_STA_ECC_COL4_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_ECC_COL4_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_STA_ECC_COL4_RESET_MASK 0xfffe0000
#define CAP_PBM_CSR_STA_ECC_COL4_READ_MASK 0xffffffff
#define CAP_PBM_CSR_STA_ECC_COL4_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr.sat_ecc_col4                               */
/* Register type referenced: cap_pbm_csr::sat_ecc_col4                     */
/* Register template referenced: cap_pbm_csr::sat_ecc_col4                 */
#define CAP_PBM_CSR_SAT_ECC_COL4_OFFSET 0x102
#define CAP_PBM_CSR_SAT_ECC_COL4_BYTE_OFFSET 0x408
#define CAP_PBM_CSR_SAT_ECC_COL4_READ_ACCESS 1
#define CAP_PBM_CSR_SAT_ECC_COL4_WRITE_ACCESS 1
#define CAP_PBM_CSR_SAT_ECC_COL4_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_SAT_ECC_COL4_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_SAT_ECC_COL4_READ_MASK 0xffffffff
#define CAP_PBM_CSR_SAT_ECC_COL4_WRITE_MASK 0x000000ff
/* Group member: cap_pbm_csr.int_ecc_col4                                  */
/* Group type referenced: cap_pbm_csr::int_ecc_col4                        */
/* Group template referenced: cap_pbm_csr::intgrp                          */
#define CAP_PBM_CSR_INT_ECC_COL4_OFFSET 0x104
#define CAP_PBM_CSR_INT_ECC_COL4_BYTE_OFFSET 0x410
#define CAP_PBM_CSR_INT_ECC_COL4_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL4_WRITE_ACCESS 1
/* Wide Memory member: cap_pbm_csr.dhs_col_4                               */
/* Wide Memory type referenced: cap_pbm_csr::dhs_col_4                     */
/* Wide Memory template referenced: cap_pbm_csr::dhs_col_4                 */
#define CAP_PBM_CSR_DHS_COL_4_OFFSET 0x120
#define CAP_PBM_CSR_DHS_COL_4_BYTE_OFFSET 0x480
#define CAP_PBM_CSR_DHS_COL_4_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_WRITE_ACCESS 1
/* Register member: cap_pbm_csr.cfg_col_4                                  */
/* Register type referenced: cap_pbm_csr::cfg_col_4                        */
/* Register template referenced: cap_pbm_csr::cfg_col_4                    */
#define CAP_PBM_CSR_CFG_COL_4_OFFSET 0x140
#define CAP_PBM_CSR_CFG_COL_4_BYTE_OFFSET 0x500
#define CAP_PBM_CSR_CFG_COL_4_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_4_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_4_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_CFG_COL_4_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_CFG_COL_4_READ_MASK 0xffffffff
#define CAP_PBM_CSR_CFG_COL_4_WRITE_MASK 0x00000007
/* Register member: cap_pbm_csr.cnt_write0                                 */
/* Register type referenced: cap_pbm_csr::cnt_write0                       */
/* Register template referenced: cap_pbm_csr::cnt_write0                   */
#define CAP_PBM_CSR_CNT_WRITE0_OFFSET 0x141
#define CAP_PBM_CSR_CNT_WRITE0_BYTE_OFFSET 0x504
#define CAP_PBM_CSR_CNT_WRITE0_READ_ACCESS 1
#define CAP_PBM_CSR_CNT_WRITE0_WRITE_ACCESS 1
#define CAP_PBM_CSR_CNT_WRITE0_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_CNT_WRITE0_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_CNT_WRITE0_READ_MASK 0xffffffff
#define CAP_PBM_CSR_CNT_WRITE0_WRITE_MASK 0x000000ff
/* Register member: cap_pbm_csr.cnt_write1                                 */
/* Register type referenced: cap_pbm_csr::cnt_write1                       */
/* Register template referenced: cap_pbm_csr::cnt_write1                   */
#define CAP_PBM_CSR_CNT_WRITE1_OFFSET 0x142
#define CAP_PBM_CSR_CNT_WRITE1_BYTE_OFFSET 0x508
#define CAP_PBM_CSR_CNT_WRITE1_READ_ACCESS 1
#define CAP_PBM_CSR_CNT_WRITE1_WRITE_ACCESS 1
#define CAP_PBM_CSR_CNT_WRITE1_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_CNT_WRITE1_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_CNT_WRITE1_READ_MASK 0xffffffff
#define CAP_PBM_CSR_CNT_WRITE1_WRITE_MASK 0x000000ff
/* Register member: cap_pbm_csr.cnt_read                                   */
/* Register type referenced: cap_pbm_csr::cnt_read                         */
/* Register template referenced: cap_pbm_csr::cnt_read                     */
#define CAP_PBM_CSR_CNT_READ_OFFSET 0x143
#define CAP_PBM_CSR_CNT_READ_BYTE_OFFSET 0x50c
#define CAP_PBM_CSR_CNT_READ_READ_ACCESS 1
#define CAP_PBM_CSR_CNT_READ_WRITE_ACCESS 1
#define CAP_PBM_CSR_CNT_READ_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_CNT_READ_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_CNT_READ_READ_MASK 0xffffffff
#define CAP_PBM_CSR_CNT_READ_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pbm_csr.cfg_bist_row_0                        */
/* Wide Register type referenced: cap_pbm_csr::cfg_bist_row_0              */
/* Wide Register template referenced: cap_pbm_csr::cfg_bist_row_0          */
#define CAP_PBM_CSR_CFG_BIST_ROW_0_OFFSET 0x144
#define CAP_PBM_CSR_CFG_BIST_ROW_0_BYTE_OFFSET 0x510
#define CAP_PBM_CSR_CFG_BIST_ROW_0_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_BIST_ROW_0_WRITE_ACCESS 1
/* Register member: cap_pbm_csr::cfg_bist_row_0.cfg_bist_row_0_0_2         */
/* Register type referenced: cap_pbm_csr::cfg_bist_row_0::cfg_bist_row_0_0_2 */
/* Register template referenced: cap_pbm_csr::cfg_bist_row_0::cfg_bist_row_0_0_2 */
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_0_2_OFFSET 0x144
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_0_2_BYTE_OFFSET 0x510
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_0_2_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_0_2_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_0_2_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_0_2_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_0_2_READ_MASK 0xffffffff
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::cfg_bist_row_0.cfg_bist_row_0_1_2         */
/* Register type referenced: cap_pbm_csr::cfg_bist_row_0::cfg_bist_row_0_1_2 */
/* Register template referenced: cap_pbm_csr::cfg_bist_row_0::cfg_bist_row_0_1_2 */
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_1_2_OFFSET 0x145
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_1_2_BYTE_OFFSET 0x514
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_1_2_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_1_2_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_1_2_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_1_2_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_1_2_READ_MASK 0xffffffff
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pbm_csr.sta_bist_row_0                        */
/* Wide Register type referenced: cap_pbm_csr::sta_bist_row_0              */
/* Wide Register template referenced: cap_pbm_csr::sta_bist_row_0          */
#define CAP_PBM_CSR_STA_BIST_ROW_0_OFFSET 0x148
#define CAP_PBM_CSR_STA_BIST_ROW_0_BYTE_OFFSET 0x520
#define CAP_PBM_CSR_STA_BIST_ROW_0_READ_ACCESS 1
#define CAP_PBM_CSR_STA_BIST_ROW_0_WRITE_ACCESS 0
/* Register member: cap_pbm_csr::sta_bist_row_0.sta_bist_row_0_0_3         */
/* Register type referenced: cap_pbm_csr::sta_bist_row_0::sta_bist_row_0_0_3 */
/* Register template referenced: cap_pbm_csr::sta_bist_row_0::sta_bist_row_0_0_3 */
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_0_3_OFFSET 0x148
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_0_3_BYTE_OFFSET 0x520
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_0_3_READ_ACCESS 1
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_0_3_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_0_3_READ_MASK 0xffffffff
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_0_3_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::sta_bist_row_0.sta_bist_row_0_1_3         */
/* Register type referenced: cap_pbm_csr::sta_bist_row_0::sta_bist_row_0_1_3 */
/* Register template referenced: cap_pbm_csr::sta_bist_row_0::sta_bist_row_0_1_3 */
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_1_3_OFFSET 0x149
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_1_3_BYTE_OFFSET 0x524
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_1_3_READ_ACCESS 1
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_1_3_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_1_3_READ_MASK 0xffffffff
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_1_3_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::sta_bist_row_0.sta_bist_row_0_2_3         */
/* Register type referenced: cap_pbm_csr::sta_bist_row_0::sta_bist_row_0_2_3 */
/* Register template referenced: cap_pbm_csr::sta_bist_row_0::sta_bist_row_0_2_3 */
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_2_3_OFFSET 0x14a
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_2_3_BYTE_OFFSET 0x528
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_2_3_READ_ACCESS 1
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_2_3_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_2_3_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_2_3_RESET_MASK 0xffff0000
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_2_3_READ_MASK 0xffffffff
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_2_3_WRITE_MASK 0x00000000
/* Wide Register member: cap_pbm_csr.cfg_bist_row_1                        */
/* Wide Register type referenced: cap_pbm_csr::cfg_bist_row_1              */
/* Wide Register template referenced: cap_pbm_csr::cfg_bist_row_1          */
#define CAP_PBM_CSR_CFG_BIST_ROW_1_OFFSET 0x14c
#define CAP_PBM_CSR_CFG_BIST_ROW_1_BYTE_OFFSET 0x530
#define CAP_PBM_CSR_CFG_BIST_ROW_1_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_BIST_ROW_1_WRITE_ACCESS 1
/* Register member: cap_pbm_csr::cfg_bist_row_1.cfg_bist_row_1_0_2         */
/* Register type referenced: cap_pbm_csr::cfg_bist_row_1::cfg_bist_row_1_0_2 */
/* Register template referenced: cap_pbm_csr::cfg_bist_row_1::cfg_bist_row_1_0_2 */
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_0_2_OFFSET 0x14c
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_0_2_BYTE_OFFSET 0x530
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_0_2_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_0_2_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_0_2_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_0_2_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_0_2_READ_MASK 0xffffffff
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::cfg_bist_row_1.cfg_bist_row_1_1_2         */
/* Register type referenced: cap_pbm_csr::cfg_bist_row_1::cfg_bist_row_1_1_2 */
/* Register template referenced: cap_pbm_csr::cfg_bist_row_1::cfg_bist_row_1_1_2 */
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_1_2_OFFSET 0x14d
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_1_2_BYTE_OFFSET 0x534
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_1_2_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_1_2_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_1_2_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_1_2_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_1_2_READ_MASK 0xffffffff
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pbm_csr.sta_bist_row_1                        */
/* Wide Register type referenced: cap_pbm_csr::sta_bist_row_1              */
/* Wide Register template referenced: cap_pbm_csr::sta_bist_row_1          */
#define CAP_PBM_CSR_STA_BIST_ROW_1_OFFSET 0x150
#define CAP_PBM_CSR_STA_BIST_ROW_1_BYTE_OFFSET 0x540
#define CAP_PBM_CSR_STA_BIST_ROW_1_READ_ACCESS 1
#define CAP_PBM_CSR_STA_BIST_ROW_1_WRITE_ACCESS 0
/* Register member: cap_pbm_csr::sta_bist_row_1.sta_bist_row_1_0_3         */
/* Register type referenced: cap_pbm_csr::sta_bist_row_1::sta_bist_row_1_0_3 */
/* Register template referenced: cap_pbm_csr::sta_bist_row_1::sta_bist_row_1_0_3 */
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_0_3_OFFSET 0x150
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_0_3_BYTE_OFFSET 0x540
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_0_3_READ_ACCESS 1
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_0_3_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_0_3_READ_MASK 0xffffffff
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_0_3_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::sta_bist_row_1.sta_bist_row_1_1_3         */
/* Register type referenced: cap_pbm_csr::sta_bist_row_1::sta_bist_row_1_1_3 */
/* Register template referenced: cap_pbm_csr::sta_bist_row_1::sta_bist_row_1_1_3 */
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_1_3_OFFSET 0x151
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_1_3_BYTE_OFFSET 0x544
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_1_3_READ_ACCESS 1
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_1_3_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_1_3_READ_MASK 0xffffffff
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_1_3_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::sta_bist_row_1.sta_bist_row_1_2_3         */
/* Register type referenced: cap_pbm_csr::sta_bist_row_1::sta_bist_row_1_2_3 */
/* Register template referenced: cap_pbm_csr::sta_bist_row_1::sta_bist_row_1_2_3 */
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_2_3_OFFSET 0x152
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_2_3_BYTE_OFFSET 0x548
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_2_3_READ_ACCESS 1
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_2_3_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_2_3_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_2_3_RESET_MASK 0xffff0000
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_2_3_READ_MASK 0xffffffff
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_2_3_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr.cfg_dhs                                    */
/* Register type referenced: cap_pbm_csr::cfg_dhs                          */
/* Register template referenced: cap_pbm_csr::cfg_dhs                      */
#define CAP_PBM_CSR_CFG_DHS_OFFSET 0x154
#define CAP_PBM_CSR_CFG_DHS_BYTE_OFFSET 0x550
#define CAP_PBM_CSR_CFG_DHS_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_DHS_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_DHS_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_CFG_DHS_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_CFG_DHS_READ_MASK 0xffffffff
#define CAP_PBM_CSR_CFG_DHS_WRITE_MASK 0x00003fff

/* Register type: cap_pbm_csr::base                                        */
/* Register template: cap_pbm_csr::base                                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/csr_scratch.csr.pp, line: 2 */
/* Field member: cap_pbm_csr::base.scratch_reg                             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PBM_CSR_BASE_SCRATCH_REG_MSB 31
#define CAP_PBM_CSR_BASE_SCRATCH_REG_LSB 0
#define CAP_PBM_CSR_BASE_SCRATCH_REG_WIDTH 32
#define CAP_PBM_CSR_BASE_SCRATCH_REG_READ_ACCESS 1
#define CAP_PBM_CSR_BASE_SCRATCH_REG_WRITE_ACCESS 1
#define CAP_PBM_CSR_BASE_SCRATCH_REG_RESET 0x00000001
#define CAP_PBM_CSR_BASE_SCRATCH_REG_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_BASE_SCRATCH_REG_GET(x) ((x) & 0xffffffff)
#define CAP_PBM_CSR_BASE_SCRATCH_REG_SET(x) ((x) & 0xffffffff)
#define CAP_PBM_CSR_BASE_SCRATCH_REG_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::cfg_control                                 */
/* Register template: cap_pbm_csr::cfg_control                             */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 128 */
/* Field member: cap_pbm_csr::cfg_control.sw_reset                         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PBM_CSR_CFG_CONTROL_SW_RESET_MSB 0
#define CAP_PBM_CSR_CFG_CONTROL_SW_RESET_LSB 0
#define CAP_PBM_CSR_CFG_CONTROL_SW_RESET_WIDTH 1
#define CAP_PBM_CSR_CFG_CONTROL_SW_RESET_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_CONTROL_SW_RESET_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_CONTROL_SW_RESET_RESET 0x0
#define CAP_PBM_CSR_CFG_CONTROL_SW_RESET_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_CFG_CONTROL_SW_RESET_GET(x) ((x) & 0x00000001)
#define CAP_PBM_CSR_CFG_CONTROL_SW_RESET_SET(x) ((x) & 0x00000001)
#define CAP_PBM_CSR_CFG_CONTROL_SW_RESET_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pbm_csr::csr_intr                                    */
/* Register template: cap_pbm_csr::csr_intr                                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 113 */
/* Field member: cap_pbm_csr::csr_intr.dowstream_enable                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PBM_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1
#define CAP_PBM_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1
#define CAP_PBM_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1
#define CAP_PBM_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1
#define CAP_PBM_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1
#define CAP_PBM_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0
#define CAP_PBM_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::csr_intr.dowstream                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PBM_CSR_CSR_INTR_DOWSTREAM_MSB 0
#define CAP_PBM_CSR_CSR_INTR_DOWSTREAM_LSB 0
#define CAP_PBM_CSR_CSR_INTR_DOWSTREAM_WIDTH 1
#define CAP_PBM_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1
#define CAP_PBM_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0
#define CAP_PBM_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001)
#define CAP_PBM_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001)
#define CAP_PBM_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_pbm_csr::int_groups                                     */
/* Group template: cap_pbm_csr::intgrp_status                              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 97 */
#define CAP_PBM_CSR_INT_GROUPS_SIZE 0x4
#define CAP_PBM_CSR_INT_GROUPS_BYTE_SIZE 0x10
/* Register member: cap_pbm_csr::intgrp_status.intreg                      */
/* Register type referenced: cap_pbm_csr::int_groups::intreg               */
/* Register template referenced: cap_pbm_csr::intreg_status                */
#define CAP_PBM_CSR_INT_GROUPS_INTREG_OFFSET 0x0
#define CAP_PBM_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0
#define CAP_PBM_CSR_INT_GROUPS_INTREG_READ_ACCESS 1
#define CAP_PBM_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0
#define CAP_PBM_CSR_INT_GROUPS_INTREG_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_INT_GROUPS_INTREG_RESET_MASK 0xffffffe0
#define CAP_PBM_CSR_INT_GROUPS_INTREG_READ_MASK 0xffffffff
#define CAP_PBM_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::intgrp_status.int_enable_rw_reg           */
/* Register type referenced: cap_pbm_csr::int_groups::int_enable_rw_reg    */
/* Register template referenced: cap_pbm_csr::intreg_enable                */
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xffffffff
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0x0000001f
/* Register member: cap_pbm_csr::intgrp_status.int_rw_reg                  */
/* Register type referenced: cap_pbm_csr::int_groups::int_rw_reg           */
/* Register template referenced: cap_pbm_csr::intreg_status                */
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_RESET_MASK 0xffffffe0
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xffffffff
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000

/* Register type: cap_pbm_csr::int_groups::intreg                          */
/* Register template: cap_pbm_csr::intreg_status                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 47 */
/* Field member: cap_pbm_csr::intreg_status.int_ecc_col4_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL4_INTERRUPT_MSB 4
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL4_INTERRUPT_LSB 4
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL4_INTERRUPT_WIDTH 1
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL4_INTERRUPT_READ_ACCESS 1
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL4_INTERRUPT_WRITE_ACCESS 0
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL4_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL4_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL4_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL4_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pbm_csr::intreg_status.int_ecc_col3_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL3_INTERRUPT_MSB 3
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL3_INTERRUPT_LSB 3
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL3_INTERRUPT_WIDTH 1
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL3_INTERRUPT_READ_ACCESS 1
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL3_INTERRUPT_WRITE_ACCESS 0
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL3_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL3_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL3_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pbm_csr::intreg_status.int_ecc_col2_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL2_INTERRUPT_MSB 2
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL2_INTERRUPT_LSB 2
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL2_INTERRUPT_WIDTH 1
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL2_INTERRUPT_READ_ACCESS 1
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL2_INTERRUPT_WRITE_ACCESS 0
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL2_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL2_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL2_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pbm_csr::intreg_status.int_ecc_col1_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL1_INTERRUPT_MSB 1
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL1_INTERRUPT_LSB 1
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL1_INTERRUPT_WIDTH 1
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL1_INTERRUPT_READ_ACCESS 1
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL1_INTERRUPT_WRITE_ACCESS 0
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL1_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL1_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL1_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::intreg_status.int_ecc_col0_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL0_INTERRUPT_MSB 0
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL0_INTERRUPT_LSB 0
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL0_INTERRUPT_WIDTH 1
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL0_INTERRUPT_READ_ACCESS 1
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL0_INTERRUPT_WRITE_ACCESS 0
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL0_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL0_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL0_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_GROUPS_INTREG_INT_ECC_COL0_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pbm_csr::int_groups::int_enable_rw_reg               */
/* Register template: cap_pbm_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 35 */
/* Field member: cap_pbm_csr::intreg_enable.int_ecc_col4_enable            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL4_ENABLE_MSB 4
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL4_ENABLE_LSB 4
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL4_ENABLE_WIDTH 1
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL4_ENABLE_READ_ACCESS 1
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL4_ENABLE_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL4_ENABLE_RESET 0x0
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL4_ENABLE_FIELD_MASK 0x00000010
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL4_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL4_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL4_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pbm_csr::intreg_enable.int_ecc_col3_enable            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL3_ENABLE_MSB 3
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL3_ENABLE_LSB 3
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL3_ENABLE_WIDTH 1
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL3_ENABLE_READ_ACCESS 1
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL3_ENABLE_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL3_ENABLE_RESET 0x0
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL3_ENABLE_FIELD_MASK 0x00000008
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL3_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL3_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL3_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pbm_csr::intreg_enable.int_ecc_col2_enable            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL2_ENABLE_MSB 2
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL2_ENABLE_LSB 2
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL2_ENABLE_WIDTH 1
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL2_ENABLE_READ_ACCESS 1
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL2_ENABLE_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL2_ENABLE_RESET 0x0
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL2_ENABLE_FIELD_MASK 0x00000004
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL2_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL2_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL2_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pbm_csr::intreg_enable.int_ecc_col1_enable            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL1_ENABLE_MSB 1
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL1_ENABLE_LSB 1
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL1_ENABLE_WIDTH 1
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL1_ENABLE_READ_ACCESS 1
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL1_ENABLE_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL1_ENABLE_RESET 0x0
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL1_ENABLE_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL1_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL1_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL1_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::intreg_enable.int_ecc_col0_enable            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL0_ENABLE_MSB 0
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL0_ENABLE_LSB 0
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL0_ENABLE_WIDTH 1
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL0_ENABLE_READ_ACCESS 1
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL0_ENABLE_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL0_ENABLE_RESET 0x0
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL0_ENABLE_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL0_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL0_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_COL0_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pbm_csr::int_groups::int_rw_reg                      */
/* Register template: cap_pbm_csr::intreg_status                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 47 */
/* Field member: cap_pbm_csr::intreg_status.int_ecc_col4_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL4_INTERRUPT_MSB 4
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL4_INTERRUPT_LSB 4
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL4_INTERRUPT_WIDTH 1
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL4_INTERRUPT_READ_ACCESS 1
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL4_INTERRUPT_WRITE_ACCESS 0
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL4_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL4_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL4_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL4_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pbm_csr::intreg_status.int_ecc_col3_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL3_INTERRUPT_MSB 3
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL3_INTERRUPT_LSB 3
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL3_INTERRUPT_WIDTH 1
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL3_INTERRUPT_READ_ACCESS 1
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL3_INTERRUPT_WRITE_ACCESS 0
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL3_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL3_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL3_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pbm_csr::intreg_status.int_ecc_col2_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL2_INTERRUPT_MSB 2
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL2_INTERRUPT_LSB 2
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL2_INTERRUPT_WIDTH 1
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL2_INTERRUPT_READ_ACCESS 1
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL2_INTERRUPT_WRITE_ACCESS 0
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL2_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL2_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL2_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pbm_csr::intreg_status.int_ecc_col1_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL1_INTERRUPT_MSB 1
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL1_INTERRUPT_LSB 1
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL1_INTERRUPT_WIDTH 1
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL1_INTERRUPT_READ_ACCESS 1
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL1_INTERRUPT_WRITE_ACCESS 0
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL1_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL1_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL1_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::intreg_status.int_ecc_col0_interrupt         */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL0_INTERRUPT_MSB 0
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL0_INTERRUPT_LSB 0
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL0_INTERRUPT_WIDTH 1
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL0_INTERRUPT_READ_ACCESS 1
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL0_INTERRUPT_WRITE_ACCESS 0
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL0_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL0_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL0_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_COL0_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pbm_csr::cfg_debug_port                              */
/* Register template: cap_pbm_csr::cfg_debug_port                          */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 143 */
/* Field member: cap_pbm_csr::cfg_debug_port.select                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PBM_CSR_CFG_DEBUG_PORT_SELECT_MSB 1
#define CAP_PBM_CSR_CFG_DEBUG_PORT_SELECT_LSB 1
#define CAP_PBM_CSR_CFG_DEBUG_PORT_SELECT_WIDTH 1
#define CAP_PBM_CSR_CFG_DEBUG_PORT_SELECT_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_DEBUG_PORT_SELECT_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_DEBUG_PORT_SELECT_RESET 0x0
#define CAP_PBM_CSR_CFG_DEBUG_PORT_SELECT_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_CFG_DEBUG_PORT_SELECT_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_CFG_DEBUG_PORT_SELECT_SET(x) (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_CFG_DEBUG_PORT_SELECT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::cfg_debug_port.enable                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PBM_CSR_CFG_DEBUG_PORT_ENABLE_MSB 0
#define CAP_PBM_CSR_CFG_DEBUG_PORT_ENABLE_LSB 0
#define CAP_PBM_CSR_CFG_DEBUG_PORT_ENABLE_WIDTH 1
#define CAP_PBM_CSR_CFG_DEBUG_PORT_ENABLE_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_DEBUG_PORT_ENABLE_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_DEBUG_PORT_ENABLE_RESET 0x0
#define CAP_PBM_CSR_CFG_DEBUG_PORT_ENABLE_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_CFG_DEBUG_PORT_ENABLE_GET(x) ((x) & 0x00000001)
#define CAP_PBM_CSR_CFG_DEBUG_PORT_ENABLE_SET(x) ((x) & 0x00000001)
#define CAP_PBM_CSR_CFG_DEBUG_PORT_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pbm_csr::cfg_spare                                   */
/* Register template: cap_pbm_csr::cfg_spare                               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 150 */
/* Field member: cap_pbm_csr::cfg_spare.data                               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PBM_CSR_CFG_SPARE_DATA_MSB 31
#define CAP_PBM_CSR_CFG_SPARE_DATA_LSB 0
#define CAP_PBM_CSR_CFG_SPARE_DATA_WIDTH 32
#define CAP_PBM_CSR_CFG_SPARE_DATA_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_SPARE_DATA_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_SPARE_DATA_RESET 0xdeadbeef
#define CAP_PBM_CSR_CFG_SPARE_DATA_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_CFG_SPARE_DATA_GET(x) ((x) & 0xffffffff)
#define CAP_PBM_CSR_CFG_SPARE_DATA_SET(x) ((x) & 0xffffffff)
#define CAP_PBM_CSR_CFG_SPARE_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::sta_ecc_col0                                */
/* Register template: cap_pbm_csr::sta_ecc_col0                            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 156 */
/* Field member: cap_pbm_csr::sta_ecc_col0.addr                            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PBM_CSR_STA_ECC_COL0_ADDR_MSB 16
#define CAP_PBM_CSR_STA_ECC_COL0_ADDR_LSB 12
#define CAP_PBM_CSR_STA_ECC_COL0_ADDR_WIDTH 5
#define CAP_PBM_CSR_STA_ECC_COL0_ADDR_READ_ACCESS 1
#define CAP_PBM_CSR_STA_ECC_COL0_ADDR_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_ECC_COL0_ADDR_FIELD_MASK 0x0001f000
#define CAP_PBM_CSR_STA_ECC_COL0_ADDR_GET(x) (((x) & 0x0001f000) >> 12)
#define CAP_PBM_CSR_STA_ECC_COL0_ADDR_SET(x) (((x) << 12) & 0x0001f000)
#define CAP_PBM_CSR_STA_ECC_COL0_ADDR_MODIFY(r, x) \
   ((((x) << 12) & 0x0001f000) | ((r) & 0xfffe0fff))
/* Field member: cap_pbm_csr::sta_ecc_col0.syndrome                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PBM_CSR_STA_ECC_COL0_SYNDROME_MSB 11
#define CAP_PBM_CSR_STA_ECC_COL0_SYNDROME_LSB 2
#define CAP_PBM_CSR_STA_ECC_COL0_SYNDROME_WIDTH 10
#define CAP_PBM_CSR_STA_ECC_COL0_SYNDROME_READ_ACCESS 1
#define CAP_PBM_CSR_STA_ECC_COL0_SYNDROME_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_ECC_COL0_SYNDROME_FIELD_MASK 0x00000ffc
#define CAP_PBM_CSR_STA_ECC_COL0_SYNDROME_GET(x) (((x) & 0x00000ffc) >> 2)
#define CAP_PBM_CSR_STA_ECC_COL0_SYNDROME_SET(x) (((x) << 2) & 0x00000ffc)
#define CAP_PBM_CSR_STA_ECC_COL0_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x00000ffc) | ((r) & 0xfffff003))
/* Field member: cap_pbm_csr::sta_ecc_col0.correctable                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PBM_CSR_STA_ECC_COL0_CORRECTABLE_MSB 1
#define CAP_PBM_CSR_STA_ECC_COL0_CORRECTABLE_LSB 1
#define CAP_PBM_CSR_STA_ECC_COL0_CORRECTABLE_WIDTH 1
#define CAP_PBM_CSR_STA_ECC_COL0_CORRECTABLE_READ_ACCESS 1
#define CAP_PBM_CSR_STA_ECC_COL0_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_ECC_COL0_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_STA_ECC_COL0_CORRECTABLE_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_STA_ECC_COL0_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_STA_ECC_COL0_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::sta_ecc_col0.uncorrectable                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PBM_CSR_STA_ECC_COL0_UNCORRECTABLE_MSB 0
#define CAP_PBM_CSR_STA_ECC_COL0_UNCORRECTABLE_LSB 0
#define CAP_PBM_CSR_STA_ECC_COL0_UNCORRECTABLE_WIDTH 1
#define CAP_PBM_CSR_STA_ECC_COL0_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PBM_CSR_STA_ECC_COL0_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_ECC_COL0_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_STA_ECC_COL0_UNCORRECTABLE_GET(x) ((x) & 0x00000001)
#define CAP_PBM_CSR_STA_ECC_COL0_UNCORRECTABLE_SET(x) ((x) & 0x00000001)
#define CAP_PBM_CSR_STA_ECC_COL0_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pbm_csr::sat_ecc_col0                                */
/* Register template: cap_pbm_csr::sat_ecc_col0                            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 164 */
/* Field member: cap_pbm_csr::sat_ecc_col0.count                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PBM_CSR_SAT_ECC_COL0_COUNT_MSB 7
#define CAP_PBM_CSR_SAT_ECC_COL0_COUNT_LSB 0
#define CAP_PBM_CSR_SAT_ECC_COL0_COUNT_WIDTH 8
#define CAP_PBM_CSR_SAT_ECC_COL0_COUNT_READ_ACCESS 1
#define CAP_PBM_CSR_SAT_ECC_COL0_COUNT_WRITE_ACCESS 1
#define CAP_PBM_CSR_SAT_ECC_COL0_COUNT_RESET 0x00
#define CAP_PBM_CSR_SAT_ECC_COL0_COUNT_FIELD_MASK 0x000000ff
#define CAP_PBM_CSR_SAT_ECC_COL0_COUNT_GET(x) ((x) & 0x000000ff)
#define CAP_PBM_CSR_SAT_ECC_COL0_COUNT_SET(x) ((x) & 0x000000ff)
#define CAP_PBM_CSR_SAT_ECC_COL0_COUNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Group type: cap_pbm_csr::int_ecc_col0                                   */
/* Group template: cap_pbm_csr::intgrp                                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 76 */
#define CAP_PBM_CSR_INT_ECC_COL0_SIZE 0x4
#define CAP_PBM_CSR_INT_ECC_COL0_BYTE_SIZE 0x10
/* Register member: cap_pbm_csr::intgrp.intreg                             */
/* Register type referenced: cap_pbm_csr::int_ecc_col0::intreg             */
/* Register template referenced: cap_pbm_csr::intreg                       */
#define CAP_PBM_CSR_INT_ECC_COL0_INTREG_OFFSET 0x0
#define CAP_PBM_CSR_INT_ECC_COL0_INTREG_BYTE_OFFSET 0x0
#define CAP_PBM_CSR_INT_ECC_COL0_INTREG_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL0_INTREG_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL0_INTREG_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_INT_ECC_COL0_INTREG_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL0_INTREG_READ_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL0_INTREG_WRITE_MASK 0x00000003
/* Register member: cap_pbm_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_pbm_csr::int_ecc_col0::int_test_set       */
/* Register template referenced: cap_pbm_csr::intreg                       */
#define CAP_PBM_CSR_INT_ECC_COL0_INT_TEST_SET_OFFSET 0x1
#define CAP_PBM_CSR_INT_ECC_COL0_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PBM_CSR_INT_ECC_COL0_INT_TEST_SET_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL0_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL0_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_INT_ECC_COL0_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL0_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL0_INT_TEST_SET_WRITE_MASK 0x00000003
/* Register member: cap_pbm_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_pbm_csr::int_ecc_col0::int_enable_set     */
/* Register template referenced: cap_pbm_csr::intreg_enable                */
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_SET_WRITE_MASK 0x00000003
/* Register member: cap_pbm_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_pbm_csr::int_ecc_col0::int_enable_clear   */
/* Register template referenced: cap_pbm_csr::intreg_enable                */
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_CLEAR_WRITE_MASK 0x00000003

/* Register type: cap_pbm_csr::int_ecc_col0::intreg                        */
/* Register template: cap_pbm_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 12 */
/* Field member: cap_pbm_csr::intreg.correctable_interrupt                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PBM_CSR_INT_ECC_COL0_INTREG_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_PBM_CSR_INT_ECC_COL0_INTREG_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_PBM_CSR_INT_ECC_COL0_INTREG_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL0_INTREG_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL0_INTREG_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL0_INTREG_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL0_INTREG_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_INT_ECC_COL0_INTREG_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_INT_ECC_COL0_INTREG_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_INT_ECC_COL0_INTREG_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::intreg.uncorrectable_interrupt               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PBM_CSR_INT_ECC_COL0_INTREG_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_PBM_CSR_INT_ECC_COL0_INTREG_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_PBM_CSR_INT_ECC_COL0_INTREG_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL0_INTREG_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL0_INTREG_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL0_INTREG_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL0_INTREG_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_INT_ECC_COL0_INTREG_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL0_INTREG_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL0_INTREG_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pbm_csr::int_ecc_col0::int_test_set                  */
/* Register template: cap_pbm_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 12 */
/* Field member: cap_pbm_csr::intreg.correctable_interrupt                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PBM_CSR_INT_ECC_COL0_INT_TEST_SET_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_PBM_CSR_INT_ECC_COL0_INT_TEST_SET_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_PBM_CSR_INT_ECC_COL0_INT_TEST_SET_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL0_INT_TEST_SET_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL0_INT_TEST_SET_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL0_INT_TEST_SET_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL0_INT_TEST_SET_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_INT_ECC_COL0_INT_TEST_SET_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_INT_ECC_COL0_INT_TEST_SET_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_INT_ECC_COL0_INT_TEST_SET_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::intreg.uncorrectable_interrupt               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PBM_CSR_INT_ECC_COL0_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_PBM_CSR_INT_ECC_COL0_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_PBM_CSR_INT_ECC_COL0_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL0_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL0_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL0_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL0_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_INT_ECC_COL0_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL0_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL0_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pbm_csr::int_ecc_col0::int_enable_set                */
/* Register template: cap_pbm_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 35 */
/* Field member: cap_pbm_csr::intreg_enable.correctable_enable             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_SET_CORRECTABLE_ENABLE_MSB 1
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_SET_CORRECTABLE_ENABLE_LSB 1
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_SET_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_SET_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_SET_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_SET_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_SET_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_SET_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_SET_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_SET_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::intreg_enable.uncorrectable_enable           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pbm_csr::int_ecc_col0::int_enable_clear              */
/* Register template: cap_pbm_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 35 */
/* Field member: cap_pbm_csr::intreg_enable.correctable_enable             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_MSB 1
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_LSB 1
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::intreg_enable.uncorrectable_enable           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL0_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Memory type: cap_pbm_csr::dhs_col_0                                */
/* Wide Memory template: cap_pbm_csr::dhs_col_0                            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 171 */
#define CAP_PBM_CSR_DHS_COL_0_SIZE 0x20
#define CAP_PBM_CSR_DHS_COL_0_BYTE_SIZE 0x80
#define CAP_PBM_CSR_DHS_COL_0_ENTRIES 0x1
#define CAP_PBM_CSR_DHS_COL_0_MSB 543
#define CAP_PBM_CSR_DHS_COL_0_LSB 0
#define CAP_PBM_CSR_DHS_COL_0_WIDTH 544
/* Wide Register member: cap_pbm_csr::dhs_col_0.entry                      */
/* Wide Register type referenced: cap_pbm_csr::dhs_col_0::entry            */
/* Wide Register template referenced: cap_pbm_csr::dhs_col_0::entry        */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_OFFSET 0x0
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_BYTE_OFFSET 0x0
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pbm_csr::dhs_col_0::entry.entry_0_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_0::entry::entry_0_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_0::entry::entry_0_32 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_0_32_OFFSET 0x0
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_0_32_BYTE_OFFSET 0x0
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_0_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_0_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_0_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_0_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_0::entry.entry_1_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_0::entry::entry_1_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_0::entry::entry_1_32 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_1_32_OFFSET 0x1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_1_32_BYTE_OFFSET 0x4
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_1_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_1_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_1_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_1_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_0::entry.entry_2_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_0::entry::entry_2_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_0::entry::entry_2_32 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_2_32_OFFSET 0x2
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_2_32_BYTE_OFFSET 0x8
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_2_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_2_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_2_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_2_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_0::entry.entry_3_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_0::entry::entry_3_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_0::entry::entry_3_32 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_3_32_OFFSET 0x3
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_3_32_BYTE_OFFSET 0xc
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_3_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_3_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_3_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_3_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_0::entry.entry_4_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_0::entry::entry_4_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_0::entry::entry_4_32 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_4_32_OFFSET 0x4
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_4_32_BYTE_OFFSET 0x10
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_4_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_4_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_4_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_4_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_0::entry.entry_5_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_0::entry::entry_5_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_0::entry::entry_5_32 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_5_32_OFFSET 0x5
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_5_32_BYTE_OFFSET 0x14
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_5_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_5_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_5_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_5_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_0::entry.entry_6_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_0::entry::entry_6_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_0::entry::entry_6_32 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_6_32_OFFSET 0x6
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_6_32_BYTE_OFFSET 0x18
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_6_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_6_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_6_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_6_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_0::entry.entry_7_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_0::entry::entry_7_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_0::entry::entry_7_32 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_7_32_OFFSET 0x7
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_7_32_BYTE_OFFSET 0x1c
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_7_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_7_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_7_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_7_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_0::entry.entry_8_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_0::entry::entry_8_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_0::entry::entry_8_32 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_8_32_OFFSET 0x8
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_8_32_BYTE_OFFSET 0x20
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_8_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_8_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_8_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_8_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_0::entry.entry_9_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_0::entry::entry_9_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_0::entry::entry_9_32 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_9_32_OFFSET 0x9
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_9_32_BYTE_OFFSET 0x24
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_9_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_9_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_9_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_9_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_0::entry.entry_10_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_0::entry::entry_10_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_0::entry::entry_10_32 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_10_32_OFFSET 0xa
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_10_32_BYTE_OFFSET 0x28
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_10_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_10_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_10_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_10_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_0::entry.entry_11_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_0::entry::entry_11_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_0::entry::entry_11_32 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_11_32_OFFSET 0xb
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_11_32_BYTE_OFFSET 0x2c
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_11_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_11_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_11_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_11_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_0::entry.entry_12_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_0::entry::entry_12_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_0::entry::entry_12_32 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_12_32_OFFSET 0xc
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_12_32_BYTE_OFFSET 0x30
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_12_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_12_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_12_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_12_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_0::entry.entry_13_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_0::entry::entry_13_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_0::entry::entry_13_32 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_13_32_OFFSET 0xd
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_13_32_BYTE_OFFSET 0x34
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_13_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_13_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_13_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_13_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_0::entry.entry_14_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_0::entry::entry_14_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_0::entry::entry_14_32 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_14_32_OFFSET 0xe
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_14_32_BYTE_OFFSET 0x38
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_14_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_14_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_14_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_14_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_0::entry.entry_15_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_0::entry::entry_15_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_0::entry::entry_15_32 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_15_32_OFFSET 0xf
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_15_32_BYTE_OFFSET 0x3c
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_15_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_15_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_15_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_15_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_0::entry.entry_16_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_0::entry::entry_16_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_0::entry::entry_16_32 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_OFFSET 0x10
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_BYTE_OFFSET 0x40
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_0::entry.entry_17_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_0::entry::entry_17_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_0::entry::entry_17_32 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_17_32_OFFSET 0x11
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_17_32_BYTE_OFFSET 0x44
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_17_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_17_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_17_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_17_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_17_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_17_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_0::entry.entry_18_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_0::entry::entry_18_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_0::entry::entry_18_32 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_18_32_OFFSET 0x12
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_18_32_BYTE_OFFSET 0x48
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_18_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_18_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_18_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_18_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_18_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_18_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_0::entry.entry_19_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_0::entry::entry_19_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_0::entry::entry_19_32 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_19_32_OFFSET 0x13
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_19_32_BYTE_OFFSET 0x4c
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_19_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_19_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_19_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_19_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_19_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_19_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_0::entry.entry_20_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_0::entry::entry_20_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_0::entry::entry_20_32 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_20_32_OFFSET 0x14
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_20_32_BYTE_OFFSET 0x50
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_20_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_20_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_20_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_20_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_20_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_20_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_0::entry.entry_21_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_0::entry::entry_21_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_0::entry::entry_21_32 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_21_32_OFFSET 0x15
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_21_32_BYTE_OFFSET 0x54
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_21_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_21_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_21_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_21_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_21_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_21_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_0::entry.entry_22_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_0::entry::entry_22_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_0::entry::entry_22_32 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_22_32_OFFSET 0x16
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_22_32_BYTE_OFFSET 0x58
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_22_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_22_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_22_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_22_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_22_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_22_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_0::entry.entry_23_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_0::entry::entry_23_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_0::entry::entry_23_32 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_23_32_OFFSET 0x17
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_23_32_BYTE_OFFSET 0x5c
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_23_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_23_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_23_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_23_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_23_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_23_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_0::entry.entry_24_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_0::entry::entry_24_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_0::entry::entry_24_32 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_24_32_OFFSET 0x18
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_24_32_BYTE_OFFSET 0x60
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_24_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_24_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_24_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_24_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_24_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_24_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_0::entry.entry_25_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_0::entry::entry_25_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_0::entry::entry_25_32 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_25_32_OFFSET 0x19
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_25_32_BYTE_OFFSET 0x64
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_25_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_25_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_25_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_25_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_25_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_25_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_0::entry.entry_26_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_0::entry::entry_26_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_0::entry::entry_26_32 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_26_32_OFFSET 0x1a
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_26_32_BYTE_OFFSET 0x68
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_26_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_26_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_26_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_26_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_26_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_26_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_0::entry.entry_27_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_0::entry::entry_27_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_0::entry::entry_27_32 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_27_32_OFFSET 0x1b
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_27_32_BYTE_OFFSET 0x6c
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_27_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_27_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_27_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_27_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_27_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_27_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_0::entry.entry_28_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_0::entry::entry_28_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_0::entry::entry_28_32 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_28_32_OFFSET 0x1c
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_28_32_BYTE_OFFSET 0x70
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_28_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_28_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_28_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_28_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_28_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_28_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_0::entry.entry_29_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_0::entry::entry_29_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_0::entry::entry_29_32 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_29_32_OFFSET 0x1d
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_29_32_BYTE_OFFSET 0x74
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_29_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_29_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_29_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_29_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_29_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_29_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_0::entry.entry_30_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_0::entry::entry_30_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_0::entry::entry_30_32 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_30_32_OFFSET 0x1e
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_30_32_BYTE_OFFSET 0x78
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_30_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_30_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_30_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_30_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_30_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_30_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_0::entry.entry_31_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_0::entry::entry_31_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_0::entry::entry_31_32 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_31_32_OFFSET 0x1f
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_31_32_BYTE_OFFSET 0x7c
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_31_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_31_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_31_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_31_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_31_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_31_32_WRITE_MASK 0x00000000

/* Wide Register type: cap_pbm_csr::dhs_col_0::entry                       */
/* Wide Register template: cap_pbm_csr::dhs_col_0::entry                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_SIZE 0x1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_BYTE_SIZE 0x80

/* Register type: cap_pbm_csr::dhs_col_0::entry::entry_0_32                */
/* Register template: cap_pbm_csr::dhs_col_0::entry::entry_0_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */
/* Field member: cap_pbm_csr::dhs_col_0::entry::entry_0_32.subcol0_data_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_MSB 31
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_LSB 0
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_0::entry::entry_1_32                */
/* Register template: cap_pbm_csr::dhs_col_0::entry::entry_1_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */
/* Field member: cap_pbm_csr::dhs_col_0::entry::entry_1_32.subcol0_data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_MSB 31
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_LSB 0
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_0::entry::entry_2_32                */
/* Register template: cap_pbm_csr::dhs_col_0::entry::entry_2_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */
/* Field member: cap_pbm_csr::dhs_col_0::entry::entry_2_32.subcol0_data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_MSB 31
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_LSB 0
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_0::entry::entry_3_32                */
/* Register template: cap_pbm_csr::dhs_col_0::entry::entry_3_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */
/* Field member: cap_pbm_csr::dhs_col_0::entry::entry_3_32.subcol0_data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_MSB 31
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_LSB 0
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_0::entry::entry_4_32                */
/* Register template: cap_pbm_csr::dhs_col_0::entry::entry_4_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */
/* Field member: cap_pbm_csr::dhs_col_0::entry::entry_4_32.subcol0_data_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_MSB 31
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_LSB 0
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_0::entry::entry_5_32                */
/* Register template: cap_pbm_csr::dhs_col_0::entry::entry_5_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */
/* Field member: cap_pbm_csr::dhs_col_0::entry::entry_5_32.subcol0_data_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_MSB 31
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_LSB 0
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_0::entry::entry_6_32                */
/* Register template: cap_pbm_csr::dhs_col_0::entry::entry_6_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */
/* Field member: cap_pbm_csr::dhs_col_0::entry::entry_6_32.subcol0_data_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_MSB 31
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_LSB 0
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_0::entry::entry_7_32                */
/* Register template: cap_pbm_csr::dhs_col_0::entry::entry_7_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */
/* Field member: cap_pbm_csr::dhs_col_0::entry::entry_7_32.subcol0_data_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_MSB 31
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_LSB 0
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_0::entry::entry_8_32                */
/* Register template: cap_pbm_csr::dhs_col_0::entry::entry_8_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */
/* Field member: cap_pbm_csr::dhs_col_0::entry::entry_8_32.subcol1_data_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_MSB 31
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_LSB 0
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_0::entry::entry_9_32                */
/* Register template: cap_pbm_csr::dhs_col_0::entry::entry_9_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */
/* Field member: cap_pbm_csr::dhs_col_0::entry::entry_9_32.subcol1_data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_MSB 31
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_LSB 0
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_0::entry::entry_10_32               */
/* Register template: cap_pbm_csr::dhs_col_0::entry::entry_10_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */
/* Field member: cap_pbm_csr::dhs_col_0::entry::entry_10_32.subcol1_data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_MSB 31
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_LSB 0
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_0::entry::entry_11_32               */
/* Register template: cap_pbm_csr::dhs_col_0::entry::entry_11_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */
/* Field member: cap_pbm_csr::dhs_col_0::entry::entry_11_32.subcol1_data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_MSB 31
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_LSB 0
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_0::entry::entry_12_32               */
/* Register template: cap_pbm_csr::dhs_col_0::entry::entry_12_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */
/* Field member: cap_pbm_csr::dhs_col_0::entry::entry_12_32.subcol1_data_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_MSB 31
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_LSB 0
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_0::entry::entry_13_32               */
/* Register template: cap_pbm_csr::dhs_col_0::entry::entry_13_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */
/* Field member: cap_pbm_csr::dhs_col_0::entry::entry_13_32.subcol1_data_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_MSB 31
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_LSB 0
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_0::entry::entry_14_32               */
/* Register template: cap_pbm_csr::dhs_col_0::entry::entry_14_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */
/* Field member: cap_pbm_csr::dhs_col_0::entry::entry_14_32.subcol1_data_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_MSB 31
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_LSB 0
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_0::entry::entry_15_32               */
/* Register template: cap_pbm_csr::dhs_col_0::entry::entry_15_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */
/* Field member: cap_pbm_csr::dhs_col_0::entry::entry_15_32.subcol1_data_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_MSB 31
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_LSB 0
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_0::entry::entry_16_32               */
/* Register template: cap_pbm_csr::dhs_col_0::entry::entry_16_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */
/* Field member: cap_pbm_csr::dhs_col_0::entry::entry_16_32.subcol1_sideband */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_MSB 31
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_LSB 26
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_WIDTH 6
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_FIELD_MASK 0xfc000000
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_GET(x) \
   (((x) & 0xfc000000) >> 26)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_SET(x) \
   (((x) << 26) & 0xfc000000)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_MODIFY(r, x) \
   ((((x) << 26) & 0xfc000000) | ((r) & 0x03ffffff))
/* Field member: cap_pbm_csr::dhs_col_0::entry::entry_16_32.subcol0_sideband */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_MSB 25
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_LSB 20
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_WIDTH 6
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_FIELD_MASK 0x03f00000
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_GET(x) \
   (((x) & 0x03f00000) >> 20)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_SET(x) \
   (((x) << 20) & 0x03f00000)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_MODIFY(r, x) \
   ((((x) << 20) & 0x03f00000) | ((r) & 0xfc0fffff))
/* Field member: cap_pbm_csr::dhs_col_0::entry::entry_16_32.subcol1_ecc    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL1_ECC_MSB 19
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL1_ECC_LSB 10
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL1_ECC_WIDTH 10
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL1_ECC_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL1_ECC_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL1_ECC_FIELD_MASK 0x000ffc00
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL1_ECC_GET(x) \
   (((x) & 0x000ffc00) >> 10)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL1_ECC_SET(x) \
   (((x) << 10) & 0x000ffc00)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL1_ECC_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: cap_pbm_csr::dhs_col_0::entry::entry_16_32.subcol0_ecc    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL0_ECC_MSB 9
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL0_ECC_LSB 0
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL0_ECC_WIDTH 10
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL0_ECC_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL0_ECC_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL0_ECC_FIELD_MASK 0x000003ff
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL0_ECC_GET(x) \
   ((x) & 0x000003ff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL0_ECC_SET(x) \
   ((x) & 0x000003ff)
#define CAP_PBM_CSR_DHS_COL_0_ENTRY_ENTRY_16_32_SUBCOL0_ECC_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_pbm_csr::dhs_col_0::entry::entry_17_32               */
/* Register template: cap_pbm_csr::dhs_col_0::entry::entry_17_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */

/* Register type: cap_pbm_csr::dhs_col_0::entry::entry_18_32               */
/* Register template: cap_pbm_csr::dhs_col_0::entry::entry_18_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */

/* Register type: cap_pbm_csr::dhs_col_0::entry::entry_19_32               */
/* Register template: cap_pbm_csr::dhs_col_0::entry::entry_19_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */

/* Register type: cap_pbm_csr::dhs_col_0::entry::entry_20_32               */
/* Register template: cap_pbm_csr::dhs_col_0::entry::entry_20_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */

/* Register type: cap_pbm_csr::dhs_col_0::entry::entry_21_32               */
/* Register template: cap_pbm_csr::dhs_col_0::entry::entry_21_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */

/* Register type: cap_pbm_csr::dhs_col_0::entry::entry_22_32               */
/* Register template: cap_pbm_csr::dhs_col_0::entry::entry_22_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */

/* Register type: cap_pbm_csr::dhs_col_0::entry::entry_23_32               */
/* Register template: cap_pbm_csr::dhs_col_0::entry::entry_23_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */

/* Register type: cap_pbm_csr::dhs_col_0::entry::entry_24_32               */
/* Register template: cap_pbm_csr::dhs_col_0::entry::entry_24_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */

/* Register type: cap_pbm_csr::dhs_col_0::entry::entry_25_32               */
/* Register template: cap_pbm_csr::dhs_col_0::entry::entry_25_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */

/* Register type: cap_pbm_csr::dhs_col_0::entry::entry_26_32               */
/* Register template: cap_pbm_csr::dhs_col_0::entry::entry_26_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */

/* Register type: cap_pbm_csr::dhs_col_0::entry::entry_27_32               */
/* Register template: cap_pbm_csr::dhs_col_0::entry::entry_27_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */

/* Register type: cap_pbm_csr::dhs_col_0::entry::entry_28_32               */
/* Register template: cap_pbm_csr::dhs_col_0::entry::entry_28_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */

/* Register type: cap_pbm_csr::dhs_col_0::entry::entry_29_32               */
/* Register template: cap_pbm_csr::dhs_col_0::entry::entry_29_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */

/* Register type: cap_pbm_csr::dhs_col_0::entry::entry_30_32               */
/* Register template: cap_pbm_csr::dhs_col_0::entry::entry_30_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */

/* Register type: cap_pbm_csr::dhs_col_0::entry::entry_31_32               */
/* Register template: cap_pbm_csr::dhs_col_0::entry::entry_31_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */

/* Register type: cap_pbm_csr::cfg_col_0                                   */
/* Register template: cap_pbm_csr::cfg_col_0                               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 188 */
/* Field member: cap_pbm_csr::cfg_col_0.dhs_eccbypass                      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PBM_CSR_CFG_COL_0_DHS_ECCBYPASS_MSB 2
#define CAP_PBM_CSR_CFG_COL_0_DHS_ECCBYPASS_LSB 2
#define CAP_PBM_CSR_CFG_COL_0_DHS_ECCBYPASS_WIDTH 1
#define CAP_PBM_CSR_CFG_COL_0_DHS_ECCBYPASS_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_0_DHS_ECCBYPASS_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_0_DHS_ECCBYPASS_RESET 0x0
#define CAP_PBM_CSR_CFG_COL_0_DHS_ECCBYPASS_FIELD_MASK 0x00000004
#define CAP_PBM_CSR_CFG_COL_0_DHS_ECCBYPASS_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_PBM_CSR_CFG_COL_0_DHS_ECCBYPASS_SET(x) (((x) << 2) & 0x00000004)
#define CAP_PBM_CSR_CFG_COL_0_DHS_ECCBYPASS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pbm_csr::cfg_col_0.ecc_disable_cor                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PBM_CSR_CFG_COL_0_ECC_DISABLE_COR_MSB 1
#define CAP_PBM_CSR_CFG_COL_0_ECC_DISABLE_COR_LSB 1
#define CAP_PBM_CSR_CFG_COL_0_ECC_DISABLE_COR_WIDTH 1
#define CAP_PBM_CSR_CFG_COL_0_ECC_DISABLE_COR_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_0_ECC_DISABLE_COR_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_0_ECC_DISABLE_COR_RESET 0x0
#define CAP_PBM_CSR_CFG_COL_0_ECC_DISABLE_COR_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_CFG_COL_0_ECC_DISABLE_COR_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_CFG_COL_0_ECC_DISABLE_COR_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_CFG_COL_0_ECC_DISABLE_COR_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::cfg_col_0.ecc_disable_det                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PBM_CSR_CFG_COL_0_ECC_DISABLE_DET_MSB 0
#define CAP_PBM_CSR_CFG_COL_0_ECC_DISABLE_DET_LSB 0
#define CAP_PBM_CSR_CFG_COL_0_ECC_DISABLE_DET_WIDTH 1
#define CAP_PBM_CSR_CFG_COL_0_ECC_DISABLE_DET_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_0_ECC_DISABLE_DET_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_0_ECC_DISABLE_DET_RESET 0x0
#define CAP_PBM_CSR_CFG_COL_0_ECC_DISABLE_DET_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_CFG_COL_0_ECC_DISABLE_DET_GET(x) ((x) & 0x00000001)
#define CAP_PBM_CSR_CFG_COL_0_ECC_DISABLE_DET_SET(x) ((x) & 0x00000001)
#define CAP_PBM_CSR_CFG_COL_0_ECC_DISABLE_DET_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pbm_csr::sta_ecc_col1                                */
/* Register template: cap_pbm_csr::sta_ecc_col1                            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 194 */
/* Field member: cap_pbm_csr::sta_ecc_col1.addr                            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PBM_CSR_STA_ECC_COL1_ADDR_MSB 16
#define CAP_PBM_CSR_STA_ECC_COL1_ADDR_LSB 12
#define CAP_PBM_CSR_STA_ECC_COL1_ADDR_WIDTH 5
#define CAP_PBM_CSR_STA_ECC_COL1_ADDR_READ_ACCESS 1
#define CAP_PBM_CSR_STA_ECC_COL1_ADDR_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_ECC_COL1_ADDR_FIELD_MASK 0x0001f000
#define CAP_PBM_CSR_STA_ECC_COL1_ADDR_GET(x) (((x) & 0x0001f000) >> 12)
#define CAP_PBM_CSR_STA_ECC_COL1_ADDR_SET(x) (((x) << 12) & 0x0001f000)
#define CAP_PBM_CSR_STA_ECC_COL1_ADDR_MODIFY(r, x) \
   ((((x) << 12) & 0x0001f000) | ((r) & 0xfffe0fff))
/* Field member: cap_pbm_csr::sta_ecc_col1.syndrome                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PBM_CSR_STA_ECC_COL1_SYNDROME_MSB 11
#define CAP_PBM_CSR_STA_ECC_COL1_SYNDROME_LSB 2
#define CAP_PBM_CSR_STA_ECC_COL1_SYNDROME_WIDTH 10
#define CAP_PBM_CSR_STA_ECC_COL1_SYNDROME_READ_ACCESS 1
#define CAP_PBM_CSR_STA_ECC_COL1_SYNDROME_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_ECC_COL1_SYNDROME_FIELD_MASK 0x00000ffc
#define CAP_PBM_CSR_STA_ECC_COL1_SYNDROME_GET(x) (((x) & 0x00000ffc) >> 2)
#define CAP_PBM_CSR_STA_ECC_COL1_SYNDROME_SET(x) (((x) << 2) & 0x00000ffc)
#define CAP_PBM_CSR_STA_ECC_COL1_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x00000ffc) | ((r) & 0xfffff003))
/* Field member: cap_pbm_csr::sta_ecc_col1.correctable                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PBM_CSR_STA_ECC_COL1_CORRECTABLE_MSB 1
#define CAP_PBM_CSR_STA_ECC_COL1_CORRECTABLE_LSB 1
#define CAP_PBM_CSR_STA_ECC_COL1_CORRECTABLE_WIDTH 1
#define CAP_PBM_CSR_STA_ECC_COL1_CORRECTABLE_READ_ACCESS 1
#define CAP_PBM_CSR_STA_ECC_COL1_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_ECC_COL1_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_STA_ECC_COL1_CORRECTABLE_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_STA_ECC_COL1_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_STA_ECC_COL1_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::sta_ecc_col1.uncorrectable                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PBM_CSR_STA_ECC_COL1_UNCORRECTABLE_MSB 0
#define CAP_PBM_CSR_STA_ECC_COL1_UNCORRECTABLE_LSB 0
#define CAP_PBM_CSR_STA_ECC_COL1_UNCORRECTABLE_WIDTH 1
#define CAP_PBM_CSR_STA_ECC_COL1_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PBM_CSR_STA_ECC_COL1_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_ECC_COL1_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_STA_ECC_COL1_UNCORRECTABLE_GET(x) ((x) & 0x00000001)
#define CAP_PBM_CSR_STA_ECC_COL1_UNCORRECTABLE_SET(x) ((x) & 0x00000001)
#define CAP_PBM_CSR_STA_ECC_COL1_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pbm_csr::sat_ecc_col1                                */
/* Register template: cap_pbm_csr::sat_ecc_col1                            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 202 */
/* Field member: cap_pbm_csr::sat_ecc_col1.count                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PBM_CSR_SAT_ECC_COL1_COUNT_MSB 7
#define CAP_PBM_CSR_SAT_ECC_COL1_COUNT_LSB 0
#define CAP_PBM_CSR_SAT_ECC_COL1_COUNT_WIDTH 8
#define CAP_PBM_CSR_SAT_ECC_COL1_COUNT_READ_ACCESS 1
#define CAP_PBM_CSR_SAT_ECC_COL1_COUNT_WRITE_ACCESS 1
#define CAP_PBM_CSR_SAT_ECC_COL1_COUNT_RESET 0x00
#define CAP_PBM_CSR_SAT_ECC_COL1_COUNT_FIELD_MASK 0x000000ff
#define CAP_PBM_CSR_SAT_ECC_COL1_COUNT_GET(x) ((x) & 0x000000ff)
#define CAP_PBM_CSR_SAT_ECC_COL1_COUNT_SET(x) ((x) & 0x000000ff)
#define CAP_PBM_CSR_SAT_ECC_COL1_COUNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Group type: cap_pbm_csr::int_ecc_col1                                   */
/* Group template: cap_pbm_csr::intgrp                                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 76 */
#define CAP_PBM_CSR_INT_ECC_COL1_SIZE 0x4
#define CAP_PBM_CSR_INT_ECC_COL1_BYTE_SIZE 0x10
/* Register member: cap_pbm_csr::intgrp.intreg                             */
/* Register type referenced: cap_pbm_csr::int_ecc_col1::intreg             */
/* Register template referenced: cap_pbm_csr::intreg                       */
#define CAP_PBM_CSR_INT_ECC_COL1_INTREG_OFFSET 0x0
#define CAP_PBM_CSR_INT_ECC_COL1_INTREG_BYTE_OFFSET 0x0
#define CAP_PBM_CSR_INT_ECC_COL1_INTREG_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL1_INTREG_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL1_INTREG_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_INT_ECC_COL1_INTREG_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL1_INTREG_READ_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL1_INTREG_WRITE_MASK 0x00000003
/* Register member: cap_pbm_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_pbm_csr::int_ecc_col1::int_test_set       */
/* Register template referenced: cap_pbm_csr::intreg                       */
#define CAP_PBM_CSR_INT_ECC_COL1_INT_TEST_SET_OFFSET 0x1
#define CAP_PBM_CSR_INT_ECC_COL1_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PBM_CSR_INT_ECC_COL1_INT_TEST_SET_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL1_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL1_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_INT_ECC_COL1_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL1_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL1_INT_TEST_SET_WRITE_MASK 0x00000003
/* Register member: cap_pbm_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_pbm_csr::int_ecc_col1::int_enable_set     */
/* Register template referenced: cap_pbm_csr::intreg_enable                */
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_SET_WRITE_MASK 0x00000003
/* Register member: cap_pbm_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_pbm_csr::int_ecc_col1::int_enable_clear   */
/* Register template referenced: cap_pbm_csr::intreg_enable                */
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_CLEAR_WRITE_MASK 0x00000003

/* Register type: cap_pbm_csr::int_ecc_col1::intreg                        */
/* Register template: cap_pbm_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 12 */
/* Field member: cap_pbm_csr::intreg.correctable_interrupt                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PBM_CSR_INT_ECC_COL1_INTREG_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_PBM_CSR_INT_ECC_COL1_INTREG_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_PBM_CSR_INT_ECC_COL1_INTREG_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL1_INTREG_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL1_INTREG_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL1_INTREG_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL1_INTREG_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_INT_ECC_COL1_INTREG_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_INT_ECC_COL1_INTREG_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_INT_ECC_COL1_INTREG_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::intreg.uncorrectable_interrupt               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PBM_CSR_INT_ECC_COL1_INTREG_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_PBM_CSR_INT_ECC_COL1_INTREG_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_PBM_CSR_INT_ECC_COL1_INTREG_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL1_INTREG_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL1_INTREG_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL1_INTREG_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL1_INTREG_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_INT_ECC_COL1_INTREG_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL1_INTREG_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL1_INTREG_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pbm_csr::int_ecc_col1::int_test_set                  */
/* Register template: cap_pbm_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 12 */
/* Field member: cap_pbm_csr::intreg.correctable_interrupt                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PBM_CSR_INT_ECC_COL1_INT_TEST_SET_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_PBM_CSR_INT_ECC_COL1_INT_TEST_SET_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_PBM_CSR_INT_ECC_COL1_INT_TEST_SET_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL1_INT_TEST_SET_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL1_INT_TEST_SET_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL1_INT_TEST_SET_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL1_INT_TEST_SET_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_INT_ECC_COL1_INT_TEST_SET_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_INT_ECC_COL1_INT_TEST_SET_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_INT_ECC_COL1_INT_TEST_SET_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::intreg.uncorrectable_interrupt               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PBM_CSR_INT_ECC_COL1_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_PBM_CSR_INT_ECC_COL1_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_PBM_CSR_INT_ECC_COL1_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL1_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL1_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL1_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL1_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_INT_ECC_COL1_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL1_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL1_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pbm_csr::int_ecc_col1::int_enable_set                */
/* Register template: cap_pbm_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 35 */
/* Field member: cap_pbm_csr::intreg_enable.correctable_enable             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_SET_CORRECTABLE_ENABLE_MSB 1
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_SET_CORRECTABLE_ENABLE_LSB 1
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_SET_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_SET_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_SET_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_SET_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_SET_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_SET_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_SET_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_SET_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::intreg_enable.uncorrectable_enable           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pbm_csr::int_ecc_col1::int_enable_clear              */
/* Register template: cap_pbm_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 35 */
/* Field member: cap_pbm_csr::intreg_enable.correctable_enable             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_MSB 1
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_LSB 1
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::intreg_enable.uncorrectable_enable           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL1_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Memory type: cap_pbm_csr::dhs_col_1                                */
/* Wide Memory template: cap_pbm_csr::dhs_col_1                            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 209 */
#define CAP_PBM_CSR_DHS_COL_1_SIZE 0x20
#define CAP_PBM_CSR_DHS_COL_1_BYTE_SIZE 0x80
#define CAP_PBM_CSR_DHS_COL_1_ENTRIES 0x1
#define CAP_PBM_CSR_DHS_COL_1_MSB 543
#define CAP_PBM_CSR_DHS_COL_1_LSB 0
#define CAP_PBM_CSR_DHS_COL_1_WIDTH 544
/* Wide Register member: cap_pbm_csr::dhs_col_1.entry                      */
/* Wide Register type referenced: cap_pbm_csr::dhs_col_1::entry            */
/* Wide Register template referenced: cap_pbm_csr::dhs_col_1::entry        */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_OFFSET 0x0
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_BYTE_OFFSET 0x0
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pbm_csr::dhs_col_1::entry.entry_0_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_1::entry::entry_0_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_1::entry::entry_0_32 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_0_32_OFFSET 0x0
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_0_32_BYTE_OFFSET 0x0
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_0_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_0_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_0_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_0_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_1::entry.entry_1_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_1::entry::entry_1_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_1::entry::entry_1_32 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_1_32_OFFSET 0x1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_1_32_BYTE_OFFSET 0x4
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_1_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_1_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_1_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_1_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_1::entry.entry_2_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_1::entry::entry_2_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_1::entry::entry_2_32 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_2_32_OFFSET 0x2
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_2_32_BYTE_OFFSET 0x8
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_2_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_2_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_2_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_2_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_1::entry.entry_3_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_1::entry::entry_3_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_1::entry::entry_3_32 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_3_32_OFFSET 0x3
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_3_32_BYTE_OFFSET 0xc
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_3_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_3_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_3_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_3_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_1::entry.entry_4_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_1::entry::entry_4_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_1::entry::entry_4_32 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_4_32_OFFSET 0x4
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_4_32_BYTE_OFFSET 0x10
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_4_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_4_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_4_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_4_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_1::entry.entry_5_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_1::entry::entry_5_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_1::entry::entry_5_32 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_5_32_OFFSET 0x5
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_5_32_BYTE_OFFSET 0x14
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_5_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_5_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_5_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_5_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_1::entry.entry_6_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_1::entry::entry_6_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_1::entry::entry_6_32 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_6_32_OFFSET 0x6
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_6_32_BYTE_OFFSET 0x18
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_6_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_6_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_6_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_6_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_1::entry.entry_7_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_1::entry::entry_7_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_1::entry::entry_7_32 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_7_32_OFFSET 0x7
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_7_32_BYTE_OFFSET 0x1c
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_7_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_7_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_7_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_7_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_1::entry.entry_8_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_1::entry::entry_8_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_1::entry::entry_8_32 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_8_32_OFFSET 0x8
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_8_32_BYTE_OFFSET 0x20
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_8_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_8_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_8_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_8_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_1::entry.entry_9_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_1::entry::entry_9_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_1::entry::entry_9_32 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_9_32_OFFSET 0x9
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_9_32_BYTE_OFFSET 0x24
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_9_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_9_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_9_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_9_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_1::entry.entry_10_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_1::entry::entry_10_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_1::entry::entry_10_32 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_10_32_OFFSET 0xa
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_10_32_BYTE_OFFSET 0x28
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_10_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_10_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_10_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_10_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_1::entry.entry_11_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_1::entry::entry_11_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_1::entry::entry_11_32 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_11_32_OFFSET 0xb
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_11_32_BYTE_OFFSET 0x2c
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_11_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_11_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_11_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_11_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_1::entry.entry_12_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_1::entry::entry_12_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_1::entry::entry_12_32 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_12_32_OFFSET 0xc
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_12_32_BYTE_OFFSET 0x30
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_12_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_12_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_12_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_12_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_1::entry.entry_13_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_1::entry::entry_13_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_1::entry::entry_13_32 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_13_32_OFFSET 0xd
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_13_32_BYTE_OFFSET 0x34
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_13_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_13_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_13_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_13_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_1::entry.entry_14_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_1::entry::entry_14_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_1::entry::entry_14_32 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_14_32_OFFSET 0xe
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_14_32_BYTE_OFFSET 0x38
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_14_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_14_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_14_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_14_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_1::entry.entry_15_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_1::entry::entry_15_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_1::entry::entry_15_32 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_15_32_OFFSET 0xf
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_15_32_BYTE_OFFSET 0x3c
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_15_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_15_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_15_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_15_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_1::entry.entry_16_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_1::entry::entry_16_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_1::entry::entry_16_32 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_OFFSET 0x10
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_BYTE_OFFSET 0x40
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_1::entry.entry_17_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_1::entry::entry_17_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_1::entry::entry_17_32 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_17_32_OFFSET 0x11
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_17_32_BYTE_OFFSET 0x44
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_17_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_17_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_17_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_17_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_17_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_17_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_1::entry.entry_18_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_1::entry::entry_18_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_1::entry::entry_18_32 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_18_32_OFFSET 0x12
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_18_32_BYTE_OFFSET 0x48
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_18_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_18_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_18_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_18_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_18_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_18_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_1::entry.entry_19_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_1::entry::entry_19_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_1::entry::entry_19_32 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_19_32_OFFSET 0x13
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_19_32_BYTE_OFFSET 0x4c
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_19_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_19_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_19_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_19_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_19_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_19_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_1::entry.entry_20_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_1::entry::entry_20_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_1::entry::entry_20_32 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_20_32_OFFSET 0x14
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_20_32_BYTE_OFFSET 0x50
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_20_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_20_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_20_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_20_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_20_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_20_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_1::entry.entry_21_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_1::entry::entry_21_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_1::entry::entry_21_32 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_21_32_OFFSET 0x15
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_21_32_BYTE_OFFSET 0x54
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_21_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_21_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_21_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_21_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_21_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_21_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_1::entry.entry_22_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_1::entry::entry_22_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_1::entry::entry_22_32 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_22_32_OFFSET 0x16
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_22_32_BYTE_OFFSET 0x58
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_22_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_22_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_22_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_22_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_22_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_22_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_1::entry.entry_23_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_1::entry::entry_23_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_1::entry::entry_23_32 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_23_32_OFFSET 0x17
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_23_32_BYTE_OFFSET 0x5c
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_23_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_23_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_23_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_23_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_23_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_23_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_1::entry.entry_24_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_1::entry::entry_24_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_1::entry::entry_24_32 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_24_32_OFFSET 0x18
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_24_32_BYTE_OFFSET 0x60
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_24_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_24_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_24_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_24_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_24_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_24_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_1::entry.entry_25_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_1::entry::entry_25_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_1::entry::entry_25_32 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_25_32_OFFSET 0x19
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_25_32_BYTE_OFFSET 0x64
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_25_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_25_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_25_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_25_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_25_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_25_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_1::entry.entry_26_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_1::entry::entry_26_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_1::entry::entry_26_32 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_26_32_OFFSET 0x1a
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_26_32_BYTE_OFFSET 0x68
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_26_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_26_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_26_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_26_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_26_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_26_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_1::entry.entry_27_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_1::entry::entry_27_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_1::entry::entry_27_32 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_27_32_OFFSET 0x1b
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_27_32_BYTE_OFFSET 0x6c
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_27_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_27_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_27_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_27_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_27_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_27_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_1::entry.entry_28_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_1::entry::entry_28_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_1::entry::entry_28_32 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_28_32_OFFSET 0x1c
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_28_32_BYTE_OFFSET 0x70
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_28_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_28_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_28_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_28_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_28_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_28_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_1::entry.entry_29_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_1::entry::entry_29_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_1::entry::entry_29_32 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_29_32_OFFSET 0x1d
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_29_32_BYTE_OFFSET 0x74
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_29_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_29_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_29_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_29_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_29_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_29_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_1::entry.entry_30_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_1::entry::entry_30_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_1::entry::entry_30_32 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_30_32_OFFSET 0x1e
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_30_32_BYTE_OFFSET 0x78
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_30_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_30_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_30_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_30_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_30_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_30_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_1::entry.entry_31_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_1::entry::entry_31_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_1::entry::entry_31_32 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_31_32_OFFSET 0x1f
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_31_32_BYTE_OFFSET 0x7c
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_31_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_31_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_31_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_31_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_31_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_31_32_WRITE_MASK 0x00000000

/* Wide Register type: cap_pbm_csr::dhs_col_1::entry                       */
/* Wide Register template: cap_pbm_csr::dhs_col_1::entry                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_SIZE 0x1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_BYTE_SIZE 0x80

/* Register type: cap_pbm_csr::dhs_col_1::entry::entry_0_32                */
/* Register template: cap_pbm_csr::dhs_col_1::entry::entry_0_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */
/* Field member: cap_pbm_csr::dhs_col_1::entry::entry_0_32.subcol0_data_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_MSB 31
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_LSB 0
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_1::entry::entry_1_32                */
/* Register template: cap_pbm_csr::dhs_col_1::entry::entry_1_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */
/* Field member: cap_pbm_csr::dhs_col_1::entry::entry_1_32.subcol0_data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_MSB 31
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_LSB 0
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_1::entry::entry_2_32                */
/* Register template: cap_pbm_csr::dhs_col_1::entry::entry_2_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */
/* Field member: cap_pbm_csr::dhs_col_1::entry::entry_2_32.subcol0_data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_MSB 31
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_LSB 0
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_1::entry::entry_3_32                */
/* Register template: cap_pbm_csr::dhs_col_1::entry::entry_3_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */
/* Field member: cap_pbm_csr::dhs_col_1::entry::entry_3_32.subcol0_data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_MSB 31
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_LSB 0
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_1::entry::entry_4_32                */
/* Register template: cap_pbm_csr::dhs_col_1::entry::entry_4_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */
/* Field member: cap_pbm_csr::dhs_col_1::entry::entry_4_32.subcol0_data_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_MSB 31
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_LSB 0
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_1::entry::entry_5_32                */
/* Register template: cap_pbm_csr::dhs_col_1::entry::entry_5_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */
/* Field member: cap_pbm_csr::dhs_col_1::entry::entry_5_32.subcol0_data_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_MSB 31
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_LSB 0
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_1::entry::entry_6_32                */
/* Register template: cap_pbm_csr::dhs_col_1::entry::entry_6_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */
/* Field member: cap_pbm_csr::dhs_col_1::entry::entry_6_32.subcol0_data_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_MSB 31
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_LSB 0
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_1::entry::entry_7_32                */
/* Register template: cap_pbm_csr::dhs_col_1::entry::entry_7_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */
/* Field member: cap_pbm_csr::dhs_col_1::entry::entry_7_32.subcol0_data_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_MSB 31
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_LSB 0
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_1::entry::entry_8_32                */
/* Register template: cap_pbm_csr::dhs_col_1::entry::entry_8_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */
/* Field member: cap_pbm_csr::dhs_col_1::entry::entry_8_32.subcol1_data_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_MSB 31
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_LSB 0
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_1::entry::entry_9_32                */
/* Register template: cap_pbm_csr::dhs_col_1::entry::entry_9_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */
/* Field member: cap_pbm_csr::dhs_col_1::entry::entry_9_32.subcol1_data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_MSB 31
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_LSB 0
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_1::entry::entry_10_32               */
/* Register template: cap_pbm_csr::dhs_col_1::entry::entry_10_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */
/* Field member: cap_pbm_csr::dhs_col_1::entry::entry_10_32.subcol1_data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_MSB 31
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_LSB 0
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_1::entry::entry_11_32               */
/* Register template: cap_pbm_csr::dhs_col_1::entry::entry_11_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */
/* Field member: cap_pbm_csr::dhs_col_1::entry::entry_11_32.subcol1_data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_MSB 31
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_LSB 0
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_1::entry::entry_12_32               */
/* Register template: cap_pbm_csr::dhs_col_1::entry::entry_12_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */
/* Field member: cap_pbm_csr::dhs_col_1::entry::entry_12_32.subcol1_data_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_MSB 31
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_LSB 0
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_1::entry::entry_13_32               */
/* Register template: cap_pbm_csr::dhs_col_1::entry::entry_13_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */
/* Field member: cap_pbm_csr::dhs_col_1::entry::entry_13_32.subcol1_data_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_MSB 31
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_LSB 0
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_1::entry::entry_14_32               */
/* Register template: cap_pbm_csr::dhs_col_1::entry::entry_14_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */
/* Field member: cap_pbm_csr::dhs_col_1::entry::entry_14_32.subcol1_data_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_MSB 31
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_LSB 0
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_1::entry::entry_15_32               */
/* Register template: cap_pbm_csr::dhs_col_1::entry::entry_15_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */
/* Field member: cap_pbm_csr::dhs_col_1::entry::entry_15_32.subcol1_data_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_MSB 31
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_LSB 0
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_1::entry::entry_16_32               */
/* Register template: cap_pbm_csr::dhs_col_1::entry::entry_16_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */
/* Field member: cap_pbm_csr::dhs_col_1::entry::entry_16_32.subcol1_sideband */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_MSB 31
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_LSB 26
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_WIDTH 6
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_FIELD_MASK 0xfc000000
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_GET(x) \
   (((x) & 0xfc000000) >> 26)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_SET(x) \
   (((x) << 26) & 0xfc000000)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_MODIFY(r, x) \
   ((((x) << 26) & 0xfc000000) | ((r) & 0x03ffffff))
/* Field member: cap_pbm_csr::dhs_col_1::entry::entry_16_32.subcol0_sideband */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_MSB 25
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_LSB 20
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_WIDTH 6
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_FIELD_MASK 0x03f00000
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_GET(x) \
   (((x) & 0x03f00000) >> 20)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_SET(x) \
   (((x) << 20) & 0x03f00000)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_MODIFY(r, x) \
   ((((x) << 20) & 0x03f00000) | ((r) & 0xfc0fffff))
/* Field member: cap_pbm_csr::dhs_col_1::entry::entry_16_32.subcol1_ecc    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL1_ECC_MSB 19
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL1_ECC_LSB 10
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL1_ECC_WIDTH 10
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL1_ECC_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL1_ECC_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL1_ECC_FIELD_MASK 0x000ffc00
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL1_ECC_GET(x) \
   (((x) & 0x000ffc00) >> 10)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL1_ECC_SET(x) \
   (((x) << 10) & 0x000ffc00)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL1_ECC_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: cap_pbm_csr::dhs_col_1::entry::entry_16_32.subcol0_ecc    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL0_ECC_MSB 9
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL0_ECC_LSB 0
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL0_ECC_WIDTH 10
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL0_ECC_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL0_ECC_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL0_ECC_FIELD_MASK 0x000003ff
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL0_ECC_GET(x) \
   ((x) & 0x000003ff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL0_ECC_SET(x) \
   ((x) & 0x000003ff)
#define CAP_PBM_CSR_DHS_COL_1_ENTRY_ENTRY_16_32_SUBCOL0_ECC_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_pbm_csr::dhs_col_1::entry::entry_17_32               */
/* Register template: cap_pbm_csr::dhs_col_1::entry::entry_17_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */

/* Register type: cap_pbm_csr::dhs_col_1::entry::entry_18_32               */
/* Register template: cap_pbm_csr::dhs_col_1::entry::entry_18_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */

/* Register type: cap_pbm_csr::dhs_col_1::entry::entry_19_32               */
/* Register template: cap_pbm_csr::dhs_col_1::entry::entry_19_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */

/* Register type: cap_pbm_csr::dhs_col_1::entry::entry_20_32               */
/* Register template: cap_pbm_csr::dhs_col_1::entry::entry_20_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */

/* Register type: cap_pbm_csr::dhs_col_1::entry::entry_21_32               */
/* Register template: cap_pbm_csr::dhs_col_1::entry::entry_21_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */

/* Register type: cap_pbm_csr::dhs_col_1::entry::entry_22_32               */
/* Register template: cap_pbm_csr::dhs_col_1::entry::entry_22_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */

/* Register type: cap_pbm_csr::dhs_col_1::entry::entry_23_32               */
/* Register template: cap_pbm_csr::dhs_col_1::entry::entry_23_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */

/* Register type: cap_pbm_csr::dhs_col_1::entry::entry_24_32               */
/* Register template: cap_pbm_csr::dhs_col_1::entry::entry_24_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */

/* Register type: cap_pbm_csr::dhs_col_1::entry::entry_25_32               */
/* Register template: cap_pbm_csr::dhs_col_1::entry::entry_25_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */

/* Register type: cap_pbm_csr::dhs_col_1::entry::entry_26_32               */
/* Register template: cap_pbm_csr::dhs_col_1::entry::entry_26_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */

/* Register type: cap_pbm_csr::dhs_col_1::entry::entry_27_32               */
/* Register template: cap_pbm_csr::dhs_col_1::entry::entry_27_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */

/* Register type: cap_pbm_csr::dhs_col_1::entry::entry_28_32               */
/* Register template: cap_pbm_csr::dhs_col_1::entry::entry_28_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */

/* Register type: cap_pbm_csr::dhs_col_1::entry::entry_29_32               */
/* Register template: cap_pbm_csr::dhs_col_1::entry::entry_29_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */

/* Register type: cap_pbm_csr::dhs_col_1::entry::entry_30_32               */
/* Register template: cap_pbm_csr::dhs_col_1::entry::entry_30_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */

/* Register type: cap_pbm_csr::dhs_col_1::entry::entry_31_32               */
/* Register template: cap_pbm_csr::dhs_col_1::entry::entry_31_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */

/* Register type: cap_pbm_csr::cfg_col_1                                   */
/* Register template: cap_pbm_csr::cfg_col_1                               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 226 */
/* Field member: cap_pbm_csr::cfg_col_1.dhs_eccbypass                      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PBM_CSR_CFG_COL_1_DHS_ECCBYPASS_MSB 2
#define CAP_PBM_CSR_CFG_COL_1_DHS_ECCBYPASS_LSB 2
#define CAP_PBM_CSR_CFG_COL_1_DHS_ECCBYPASS_WIDTH 1
#define CAP_PBM_CSR_CFG_COL_1_DHS_ECCBYPASS_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_1_DHS_ECCBYPASS_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_1_DHS_ECCBYPASS_RESET 0x0
#define CAP_PBM_CSR_CFG_COL_1_DHS_ECCBYPASS_FIELD_MASK 0x00000004
#define CAP_PBM_CSR_CFG_COL_1_DHS_ECCBYPASS_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_PBM_CSR_CFG_COL_1_DHS_ECCBYPASS_SET(x) (((x) << 2) & 0x00000004)
#define CAP_PBM_CSR_CFG_COL_1_DHS_ECCBYPASS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pbm_csr::cfg_col_1.ecc_disable_cor                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PBM_CSR_CFG_COL_1_ECC_DISABLE_COR_MSB 1
#define CAP_PBM_CSR_CFG_COL_1_ECC_DISABLE_COR_LSB 1
#define CAP_PBM_CSR_CFG_COL_1_ECC_DISABLE_COR_WIDTH 1
#define CAP_PBM_CSR_CFG_COL_1_ECC_DISABLE_COR_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_1_ECC_DISABLE_COR_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_1_ECC_DISABLE_COR_RESET 0x0
#define CAP_PBM_CSR_CFG_COL_1_ECC_DISABLE_COR_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_CFG_COL_1_ECC_DISABLE_COR_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_CFG_COL_1_ECC_DISABLE_COR_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_CFG_COL_1_ECC_DISABLE_COR_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::cfg_col_1.ecc_disable_det                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PBM_CSR_CFG_COL_1_ECC_DISABLE_DET_MSB 0
#define CAP_PBM_CSR_CFG_COL_1_ECC_DISABLE_DET_LSB 0
#define CAP_PBM_CSR_CFG_COL_1_ECC_DISABLE_DET_WIDTH 1
#define CAP_PBM_CSR_CFG_COL_1_ECC_DISABLE_DET_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_1_ECC_DISABLE_DET_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_1_ECC_DISABLE_DET_RESET 0x0
#define CAP_PBM_CSR_CFG_COL_1_ECC_DISABLE_DET_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_CFG_COL_1_ECC_DISABLE_DET_GET(x) ((x) & 0x00000001)
#define CAP_PBM_CSR_CFG_COL_1_ECC_DISABLE_DET_SET(x) ((x) & 0x00000001)
#define CAP_PBM_CSR_CFG_COL_1_ECC_DISABLE_DET_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pbm_csr::sta_ecc_col2                                */
/* Register template: cap_pbm_csr::sta_ecc_col2                            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 232 */
/* Field member: cap_pbm_csr::sta_ecc_col2.addr                            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PBM_CSR_STA_ECC_COL2_ADDR_MSB 16
#define CAP_PBM_CSR_STA_ECC_COL2_ADDR_LSB 12
#define CAP_PBM_CSR_STA_ECC_COL2_ADDR_WIDTH 5
#define CAP_PBM_CSR_STA_ECC_COL2_ADDR_READ_ACCESS 1
#define CAP_PBM_CSR_STA_ECC_COL2_ADDR_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_ECC_COL2_ADDR_FIELD_MASK 0x0001f000
#define CAP_PBM_CSR_STA_ECC_COL2_ADDR_GET(x) (((x) & 0x0001f000) >> 12)
#define CAP_PBM_CSR_STA_ECC_COL2_ADDR_SET(x) (((x) << 12) & 0x0001f000)
#define CAP_PBM_CSR_STA_ECC_COL2_ADDR_MODIFY(r, x) \
   ((((x) << 12) & 0x0001f000) | ((r) & 0xfffe0fff))
/* Field member: cap_pbm_csr::sta_ecc_col2.syndrome                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PBM_CSR_STA_ECC_COL2_SYNDROME_MSB 11
#define CAP_PBM_CSR_STA_ECC_COL2_SYNDROME_LSB 2
#define CAP_PBM_CSR_STA_ECC_COL2_SYNDROME_WIDTH 10
#define CAP_PBM_CSR_STA_ECC_COL2_SYNDROME_READ_ACCESS 1
#define CAP_PBM_CSR_STA_ECC_COL2_SYNDROME_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_ECC_COL2_SYNDROME_FIELD_MASK 0x00000ffc
#define CAP_PBM_CSR_STA_ECC_COL2_SYNDROME_GET(x) (((x) & 0x00000ffc) >> 2)
#define CAP_PBM_CSR_STA_ECC_COL2_SYNDROME_SET(x) (((x) << 2) & 0x00000ffc)
#define CAP_PBM_CSR_STA_ECC_COL2_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x00000ffc) | ((r) & 0xfffff003))
/* Field member: cap_pbm_csr::sta_ecc_col2.correctable                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PBM_CSR_STA_ECC_COL2_CORRECTABLE_MSB 1
#define CAP_PBM_CSR_STA_ECC_COL2_CORRECTABLE_LSB 1
#define CAP_PBM_CSR_STA_ECC_COL2_CORRECTABLE_WIDTH 1
#define CAP_PBM_CSR_STA_ECC_COL2_CORRECTABLE_READ_ACCESS 1
#define CAP_PBM_CSR_STA_ECC_COL2_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_ECC_COL2_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_STA_ECC_COL2_CORRECTABLE_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_STA_ECC_COL2_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_STA_ECC_COL2_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::sta_ecc_col2.uncorrectable                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PBM_CSR_STA_ECC_COL2_UNCORRECTABLE_MSB 0
#define CAP_PBM_CSR_STA_ECC_COL2_UNCORRECTABLE_LSB 0
#define CAP_PBM_CSR_STA_ECC_COL2_UNCORRECTABLE_WIDTH 1
#define CAP_PBM_CSR_STA_ECC_COL2_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PBM_CSR_STA_ECC_COL2_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_ECC_COL2_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_STA_ECC_COL2_UNCORRECTABLE_GET(x) ((x) & 0x00000001)
#define CAP_PBM_CSR_STA_ECC_COL2_UNCORRECTABLE_SET(x) ((x) & 0x00000001)
#define CAP_PBM_CSR_STA_ECC_COL2_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pbm_csr::sat_ecc_col2                                */
/* Register template: cap_pbm_csr::sat_ecc_col2                            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 240 */
/* Field member: cap_pbm_csr::sat_ecc_col2.count                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PBM_CSR_SAT_ECC_COL2_COUNT_MSB 7
#define CAP_PBM_CSR_SAT_ECC_COL2_COUNT_LSB 0
#define CAP_PBM_CSR_SAT_ECC_COL2_COUNT_WIDTH 8
#define CAP_PBM_CSR_SAT_ECC_COL2_COUNT_READ_ACCESS 1
#define CAP_PBM_CSR_SAT_ECC_COL2_COUNT_WRITE_ACCESS 1
#define CAP_PBM_CSR_SAT_ECC_COL2_COUNT_RESET 0x00
#define CAP_PBM_CSR_SAT_ECC_COL2_COUNT_FIELD_MASK 0x000000ff
#define CAP_PBM_CSR_SAT_ECC_COL2_COUNT_GET(x) ((x) & 0x000000ff)
#define CAP_PBM_CSR_SAT_ECC_COL2_COUNT_SET(x) ((x) & 0x000000ff)
#define CAP_PBM_CSR_SAT_ECC_COL2_COUNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Group type: cap_pbm_csr::int_ecc_col2                                   */
/* Group template: cap_pbm_csr::intgrp                                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 76 */
#define CAP_PBM_CSR_INT_ECC_COL2_SIZE 0x4
#define CAP_PBM_CSR_INT_ECC_COL2_BYTE_SIZE 0x10
/* Register member: cap_pbm_csr::intgrp.intreg                             */
/* Register type referenced: cap_pbm_csr::int_ecc_col2::intreg             */
/* Register template referenced: cap_pbm_csr::intreg                       */
#define CAP_PBM_CSR_INT_ECC_COL2_INTREG_OFFSET 0x0
#define CAP_PBM_CSR_INT_ECC_COL2_INTREG_BYTE_OFFSET 0x0
#define CAP_PBM_CSR_INT_ECC_COL2_INTREG_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL2_INTREG_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL2_INTREG_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_INT_ECC_COL2_INTREG_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL2_INTREG_READ_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL2_INTREG_WRITE_MASK 0x00000003
/* Register member: cap_pbm_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_pbm_csr::int_ecc_col2::int_test_set       */
/* Register template referenced: cap_pbm_csr::intreg                       */
#define CAP_PBM_CSR_INT_ECC_COL2_INT_TEST_SET_OFFSET 0x1
#define CAP_PBM_CSR_INT_ECC_COL2_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PBM_CSR_INT_ECC_COL2_INT_TEST_SET_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL2_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL2_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_INT_ECC_COL2_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL2_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL2_INT_TEST_SET_WRITE_MASK 0x00000003
/* Register member: cap_pbm_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_pbm_csr::int_ecc_col2::int_enable_set     */
/* Register template referenced: cap_pbm_csr::intreg_enable                */
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_SET_WRITE_MASK 0x00000003
/* Register member: cap_pbm_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_pbm_csr::int_ecc_col2::int_enable_clear   */
/* Register template referenced: cap_pbm_csr::intreg_enable                */
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_CLEAR_WRITE_MASK 0x00000003

/* Register type: cap_pbm_csr::int_ecc_col2::intreg                        */
/* Register template: cap_pbm_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 12 */
/* Field member: cap_pbm_csr::intreg.correctable_interrupt                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PBM_CSR_INT_ECC_COL2_INTREG_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_PBM_CSR_INT_ECC_COL2_INTREG_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_PBM_CSR_INT_ECC_COL2_INTREG_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL2_INTREG_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL2_INTREG_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL2_INTREG_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL2_INTREG_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_INT_ECC_COL2_INTREG_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_INT_ECC_COL2_INTREG_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_INT_ECC_COL2_INTREG_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::intreg.uncorrectable_interrupt               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PBM_CSR_INT_ECC_COL2_INTREG_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_PBM_CSR_INT_ECC_COL2_INTREG_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_PBM_CSR_INT_ECC_COL2_INTREG_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL2_INTREG_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL2_INTREG_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL2_INTREG_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL2_INTREG_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_INT_ECC_COL2_INTREG_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL2_INTREG_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL2_INTREG_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pbm_csr::int_ecc_col2::int_test_set                  */
/* Register template: cap_pbm_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 12 */
/* Field member: cap_pbm_csr::intreg.correctable_interrupt                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PBM_CSR_INT_ECC_COL2_INT_TEST_SET_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_PBM_CSR_INT_ECC_COL2_INT_TEST_SET_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_PBM_CSR_INT_ECC_COL2_INT_TEST_SET_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL2_INT_TEST_SET_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL2_INT_TEST_SET_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL2_INT_TEST_SET_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL2_INT_TEST_SET_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_INT_ECC_COL2_INT_TEST_SET_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_INT_ECC_COL2_INT_TEST_SET_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_INT_ECC_COL2_INT_TEST_SET_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::intreg.uncorrectable_interrupt               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PBM_CSR_INT_ECC_COL2_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_PBM_CSR_INT_ECC_COL2_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_PBM_CSR_INT_ECC_COL2_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL2_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL2_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL2_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL2_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_INT_ECC_COL2_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL2_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL2_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pbm_csr::int_ecc_col2::int_enable_set                */
/* Register template: cap_pbm_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 35 */
/* Field member: cap_pbm_csr::intreg_enable.correctable_enable             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_SET_CORRECTABLE_ENABLE_MSB 1
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_SET_CORRECTABLE_ENABLE_LSB 1
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_SET_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_SET_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_SET_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_SET_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_SET_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_SET_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_SET_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_SET_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::intreg_enable.uncorrectable_enable           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pbm_csr::int_ecc_col2::int_enable_clear              */
/* Register template: cap_pbm_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 35 */
/* Field member: cap_pbm_csr::intreg_enable.correctable_enable             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_MSB 1
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_LSB 1
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::intreg_enable.uncorrectable_enable           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL2_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Memory type: cap_pbm_csr::dhs_col_2                                */
/* Wide Memory template: cap_pbm_csr::dhs_col_2                            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 247 */
#define CAP_PBM_CSR_DHS_COL_2_SIZE 0x20
#define CAP_PBM_CSR_DHS_COL_2_BYTE_SIZE 0x80
#define CAP_PBM_CSR_DHS_COL_2_ENTRIES 0x1
#define CAP_PBM_CSR_DHS_COL_2_MSB 543
#define CAP_PBM_CSR_DHS_COL_2_LSB 0
#define CAP_PBM_CSR_DHS_COL_2_WIDTH 544
/* Wide Register member: cap_pbm_csr::dhs_col_2.entry                      */
/* Wide Register type referenced: cap_pbm_csr::dhs_col_2::entry            */
/* Wide Register template referenced: cap_pbm_csr::dhs_col_2::entry        */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_OFFSET 0x0
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_BYTE_OFFSET 0x0
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pbm_csr::dhs_col_2::entry.entry_0_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_2::entry::entry_0_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_2::entry::entry_0_32 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_0_32_OFFSET 0x0
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_0_32_BYTE_OFFSET 0x0
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_0_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_0_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_0_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_0_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_2::entry.entry_1_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_2::entry::entry_1_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_2::entry::entry_1_32 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_1_32_OFFSET 0x1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_1_32_BYTE_OFFSET 0x4
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_1_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_1_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_1_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_1_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_2::entry.entry_2_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_2::entry::entry_2_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_2::entry::entry_2_32 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_2_32_OFFSET 0x2
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_2_32_BYTE_OFFSET 0x8
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_2_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_2_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_2_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_2_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_2::entry.entry_3_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_2::entry::entry_3_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_2::entry::entry_3_32 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_3_32_OFFSET 0x3
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_3_32_BYTE_OFFSET 0xc
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_3_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_3_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_3_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_3_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_2::entry.entry_4_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_2::entry::entry_4_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_2::entry::entry_4_32 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_4_32_OFFSET 0x4
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_4_32_BYTE_OFFSET 0x10
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_4_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_4_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_4_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_4_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_2::entry.entry_5_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_2::entry::entry_5_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_2::entry::entry_5_32 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_5_32_OFFSET 0x5
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_5_32_BYTE_OFFSET 0x14
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_5_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_5_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_5_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_5_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_2::entry.entry_6_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_2::entry::entry_6_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_2::entry::entry_6_32 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_6_32_OFFSET 0x6
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_6_32_BYTE_OFFSET 0x18
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_6_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_6_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_6_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_6_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_2::entry.entry_7_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_2::entry::entry_7_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_2::entry::entry_7_32 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_7_32_OFFSET 0x7
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_7_32_BYTE_OFFSET 0x1c
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_7_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_7_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_7_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_7_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_2::entry.entry_8_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_2::entry::entry_8_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_2::entry::entry_8_32 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_8_32_OFFSET 0x8
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_8_32_BYTE_OFFSET 0x20
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_8_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_8_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_8_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_8_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_2::entry.entry_9_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_2::entry::entry_9_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_2::entry::entry_9_32 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_9_32_OFFSET 0x9
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_9_32_BYTE_OFFSET 0x24
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_9_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_9_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_9_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_9_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_2::entry.entry_10_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_2::entry::entry_10_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_2::entry::entry_10_32 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_10_32_OFFSET 0xa
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_10_32_BYTE_OFFSET 0x28
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_10_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_10_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_10_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_10_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_2::entry.entry_11_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_2::entry::entry_11_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_2::entry::entry_11_32 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_11_32_OFFSET 0xb
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_11_32_BYTE_OFFSET 0x2c
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_11_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_11_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_11_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_11_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_2::entry.entry_12_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_2::entry::entry_12_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_2::entry::entry_12_32 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_12_32_OFFSET 0xc
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_12_32_BYTE_OFFSET 0x30
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_12_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_12_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_12_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_12_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_2::entry.entry_13_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_2::entry::entry_13_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_2::entry::entry_13_32 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_13_32_OFFSET 0xd
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_13_32_BYTE_OFFSET 0x34
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_13_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_13_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_13_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_13_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_2::entry.entry_14_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_2::entry::entry_14_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_2::entry::entry_14_32 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_14_32_OFFSET 0xe
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_14_32_BYTE_OFFSET 0x38
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_14_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_14_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_14_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_14_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_2::entry.entry_15_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_2::entry::entry_15_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_2::entry::entry_15_32 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_15_32_OFFSET 0xf
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_15_32_BYTE_OFFSET 0x3c
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_15_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_15_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_15_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_15_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_2::entry.entry_16_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_2::entry::entry_16_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_2::entry::entry_16_32 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_OFFSET 0x10
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_BYTE_OFFSET 0x40
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_2::entry.entry_17_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_2::entry::entry_17_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_2::entry::entry_17_32 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_17_32_OFFSET 0x11
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_17_32_BYTE_OFFSET 0x44
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_17_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_17_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_17_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_17_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_17_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_17_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_2::entry.entry_18_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_2::entry::entry_18_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_2::entry::entry_18_32 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_18_32_OFFSET 0x12
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_18_32_BYTE_OFFSET 0x48
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_18_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_18_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_18_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_18_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_18_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_18_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_2::entry.entry_19_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_2::entry::entry_19_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_2::entry::entry_19_32 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_19_32_OFFSET 0x13
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_19_32_BYTE_OFFSET 0x4c
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_19_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_19_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_19_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_19_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_19_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_19_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_2::entry.entry_20_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_2::entry::entry_20_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_2::entry::entry_20_32 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_20_32_OFFSET 0x14
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_20_32_BYTE_OFFSET 0x50
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_20_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_20_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_20_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_20_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_20_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_20_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_2::entry.entry_21_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_2::entry::entry_21_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_2::entry::entry_21_32 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_21_32_OFFSET 0x15
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_21_32_BYTE_OFFSET 0x54
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_21_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_21_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_21_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_21_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_21_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_21_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_2::entry.entry_22_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_2::entry::entry_22_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_2::entry::entry_22_32 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_22_32_OFFSET 0x16
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_22_32_BYTE_OFFSET 0x58
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_22_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_22_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_22_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_22_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_22_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_22_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_2::entry.entry_23_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_2::entry::entry_23_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_2::entry::entry_23_32 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_23_32_OFFSET 0x17
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_23_32_BYTE_OFFSET 0x5c
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_23_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_23_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_23_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_23_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_23_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_23_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_2::entry.entry_24_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_2::entry::entry_24_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_2::entry::entry_24_32 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_24_32_OFFSET 0x18
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_24_32_BYTE_OFFSET 0x60
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_24_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_24_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_24_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_24_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_24_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_24_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_2::entry.entry_25_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_2::entry::entry_25_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_2::entry::entry_25_32 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_25_32_OFFSET 0x19
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_25_32_BYTE_OFFSET 0x64
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_25_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_25_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_25_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_25_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_25_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_25_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_2::entry.entry_26_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_2::entry::entry_26_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_2::entry::entry_26_32 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_26_32_OFFSET 0x1a
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_26_32_BYTE_OFFSET 0x68
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_26_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_26_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_26_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_26_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_26_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_26_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_2::entry.entry_27_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_2::entry::entry_27_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_2::entry::entry_27_32 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_27_32_OFFSET 0x1b
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_27_32_BYTE_OFFSET 0x6c
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_27_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_27_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_27_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_27_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_27_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_27_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_2::entry.entry_28_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_2::entry::entry_28_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_2::entry::entry_28_32 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_28_32_OFFSET 0x1c
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_28_32_BYTE_OFFSET 0x70
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_28_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_28_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_28_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_28_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_28_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_28_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_2::entry.entry_29_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_2::entry::entry_29_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_2::entry::entry_29_32 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_29_32_OFFSET 0x1d
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_29_32_BYTE_OFFSET 0x74
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_29_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_29_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_29_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_29_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_29_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_29_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_2::entry.entry_30_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_2::entry::entry_30_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_2::entry::entry_30_32 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_30_32_OFFSET 0x1e
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_30_32_BYTE_OFFSET 0x78
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_30_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_30_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_30_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_30_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_30_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_30_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_2::entry.entry_31_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_2::entry::entry_31_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_2::entry::entry_31_32 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_31_32_OFFSET 0x1f
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_31_32_BYTE_OFFSET 0x7c
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_31_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_31_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_31_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_31_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_31_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_31_32_WRITE_MASK 0x00000000

/* Wide Register type: cap_pbm_csr::dhs_col_2::entry                       */
/* Wide Register template: cap_pbm_csr::dhs_col_2::entry                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_SIZE 0x1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_BYTE_SIZE 0x80

/* Register type: cap_pbm_csr::dhs_col_2::entry::entry_0_32                */
/* Register template: cap_pbm_csr::dhs_col_2::entry::entry_0_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */
/* Field member: cap_pbm_csr::dhs_col_2::entry::entry_0_32.subcol0_data_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_MSB 31
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_LSB 0
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_2::entry::entry_1_32                */
/* Register template: cap_pbm_csr::dhs_col_2::entry::entry_1_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */
/* Field member: cap_pbm_csr::dhs_col_2::entry::entry_1_32.subcol0_data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_MSB 31
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_LSB 0
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_2::entry::entry_2_32                */
/* Register template: cap_pbm_csr::dhs_col_2::entry::entry_2_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */
/* Field member: cap_pbm_csr::dhs_col_2::entry::entry_2_32.subcol0_data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_MSB 31
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_LSB 0
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_2::entry::entry_3_32                */
/* Register template: cap_pbm_csr::dhs_col_2::entry::entry_3_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */
/* Field member: cap_pbm_csr::dhs_col_2::entry::entry_3_32.subcol0_data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_MSB 31
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_LSB 0
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_2::entry::entry_4_32                */
/* Register template: cap_pbm_csr::dhs_col_2::entry::entry_4_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */
/* Field member: cap_pbm_csr::dhs_col_2::entry::entry_4_32.subcol0_data_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_MSB 31
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_LSB 0
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_2::entry::entry_5_32                */
/* Register template: cap_pbm_csr::dhs_col_2::entry::entry_5_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */
/* Field member: cap_pbm_csr::dhs_col_2::entry::entry_5_32.subcol0_data_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_MSB 31
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_LSB 0
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_2::entry::entry_6_32                */
/* Register template: cap_pbm_csr::dhs_col_2::entry::entry_6_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */
/* Field member: cap_pbm_csr::dhs_col_2::entry::entry_6_32.subcol0_data_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_MSB 31
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_LSB 0
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_2::entry::entry_7_32                */
/* Register template: cap_pbm_csr::dhs_col_2::entry::entry_7_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */
/* Field member: cap_pbm_csr::dhs_col_2::entry::entry_7_32.subcol0_data_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_MSB 31
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_LSB 0
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_2::entry::entry_8_32                */
/* Register template: cap_pbm_csr::dhs_col_2::entry::entry_8_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */
/* Field member: cap_pbm_csr::dhs_col_2::entry::entry_8_32.subcol1_data_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_MSB 31
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_LSB 0
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_2::entry::entry_9_32                */
/* Register template: cap_pbm_csr::dhs_col_2::entry::entry_9_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */
/* Field member: cap_pbm_csr::dhs_col_2::entry::entry_9_32.subcol1_data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_MSB 31
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_LSB 0
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_2::entry::entry_10_32               */
/* Register template: cap_pbm_csr::dhs_col_2::entry::entry_10_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */
/* Field member: cap_pbm_csr::dhs_col_2::entry::entry_10_32.subcol1_data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_MSB 31
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_LSB 0
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_2::entry::entry_11_32               */
/* Register template: cap_pbm_csr::dhs_col_2::entry::entry_11_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */
/* Field member: cap_pbm_csr::dhs_col_2::entry::entry_11_32.subcol1_data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_MSB 31
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_LSB 0
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_2::entry::entry_12_32               */
/* Register template: cap_pbm_csr::dhs_col_2::entry::entry_12_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */
/* Field member: cap_pbm_csr::dhs_col_2::entry::entry_12_32.subcol1_data_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_MSB 31
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_LSB 0
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_2::entry::entry_13_32               */
/* Register template: cap_pbm_csr::dhs_col_2::entry::entry_13_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */
/* Field member: cap_pbm_csr::dhs_col_2::entry::entry_13_32.subcol1_data_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_MSB 31
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_LSB 0
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_2::entry::entry_14_32               */
/* Register template: cap_pbm_csr::dhs_col_2::entry::entry_14_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */
/* Field member: cap_pbm_csr::dhs_col_2::entry::entry_14_32.subcol1_data_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_MSB 31
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_LSB 0
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_2::entry::entry_15_32               */
/* Register template: cap_pbm_csr::dhs_col_2::entry::entry_15_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */
/* Field member: cap_pbm_csr::dhs_col_2::entry::entry_15_32.subcol1_data_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_MSB 31
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_LSB 0
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_2::entry::entry_16_32               */
/* Register template: cap_pbm_csr::dhs_col_2::entry::entry_16_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */
/* Field member: cap_pbm_csr::dhs_col_2::entry::entry_16_32.subcol1_sideband */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_MSB 31
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_LSB 26
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_WIDTH 6
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_FIELD_MASK 0xfc000000
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_GET(x) \
   (((x) & 0xfc000000) >> 26)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_SET(x) \
   (((x) << 26) & 0xfc000000)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_MODIFY(r, x) \
   ((((x) << 26) & 0xfc000000) | ((r) & 0x03ffffff))
/* Field member: cap_pbm_csr::dhs_col_2::entry::entry_16_32.subcol0_sideband */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_MSB 25
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_LSB 20
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_WIDTH 6
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_FIELD_MASK 0x03f00000
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_GET(x) \
   (((x) & 0x03f00000) >> 20)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_SET(x) \
   (((x) << 20) & 0x03f00000)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_MODIFY(r, x) \
   ((((x) << 20) & 0x03f00000) | ((r) & 0xfc0fffff))
/* Field member: cap_pbm_csr::dhs_col_2::entry::entry_16_32.subcol1_ecc    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL1_ECC_MSB 19
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL1_ECC_LSB 10
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL1_ECC_WIDTH 10
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL1_ECC_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL1_ECC_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL1_ECC_FIELD_MASK 0x000ffc00
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL1_ECC_GET(x) \
   (((x) & 0x000ffc00) >> 10)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL1_ECC_SET(x) \
   (((x) << 10) & 0x000ffc00)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL1_ECC_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: cap_pbm_csr::dhs_col_2::entry::entry_16_32.subcol0_ecc    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL0_ECC_MSB 9
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL0_ECC_LSB 0
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL0_ECC_WIDTH 10
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL0_ECC_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL0_ECC_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL0_ECC_FIELD_MASK 0x000003ff
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL0_ECC_GET(x) \
   ((x) & 0x000003ff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL0_ECC_SET(x) \
   ((x) & 0x000003ff)
#define CAP_PBM_CSR_DHS_COL_2_ENTRY_ENTRY_16_32_SUBCOL0_ECC_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_pbm_csr::dhs_col_2::entry::entry_17_32               */
/* Register template: cap_pbm_csr::dhs_col_2::entry::entry_17_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */

/* Register type: cap_pbm_csr::dhs_col_2::entry::entry_18_32               */
/* Register template: cap_pbm_csr::dhs_col_2::entry::entry_18_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */

/* Register type: cap_pbm_csr::dhs_col_2::entry::entry_19_32               */
/* Register template: cap_pbm_csr::dhs_col_2::entry::entry_19_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */

/* Register type: cap_pbm_csr::dhs_col_2::entry::entry_20_32               */
/* Register template: cap_pbm_csr::dhs_col_2::entry::entry_20_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */

/* Register type: cap_pbm_csr::dhs_col_2::entry::entry_21_32               */
/* Register template: cap_pbm_csr::dhs_col_2::entry::entry_21_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */

/* Register type: cap_pbm_csr::dhs_col_2::entry::entry_22_32               */
/* Register template: cap_pbm_csr::dhs_col_2::entry::entry_22_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */

/* Register type: cap_pbm_csr::dhs_col_2::entry::entry_23_32               */
/* Register template: cap_pbm_csr::dhs_col_2::entry::entry_23_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */

/* Register type: cap_pbm_csr::dhs_col_2::entry::entry_24_32               */
/* Register template: cap_pbm_csr::dhs_col_2::entry::entry_24_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */

/* Register type: cap_pbm_csr::dhs_col_2::entry::entry_25_32               */
/* Register template: cap_pbm_csr::dhs_col_2::entry::entry_25_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */

/* Register type: cap_pbm_csr::dhs_col_2::entry::entry_26_32               */
/* Register template: cap_pbm_csr::dhs_col_2::entry::entry_26_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */

/* Register type: cap_pbm_csr::dhs_col_2::entry::entry_27_32               */
/* Register template: cap_pbm_csr::dhs_col_2::entry::entry_27_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */

/* Register type: cap_pbm_csr::dhs_col_2::entry::entry_28_32               */
/* Register template: cap_pbm_csr::dhs_col_2::entry::entry_28_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */

/* Register type: cap_pbm_csr::dhs_col_2::entry::entry_29_32               */
/* Register template: cap_pbm_csr::dhs_col_2::entry::entry_29_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */

/* Register type: cap_pbm_csr::dhs_col_2::entry::entry_30_32               */
/* Register template: cap_pbm_csr::dhs_col_2::entry::entry_30_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */

/* Register type: cap_pbm_csr::dhs_col_2::entry::entry_31_32               */
/* Register template: cap_pbm_csr::dhs_col_2::entry::entry_31_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */

/* Register type: cap_pbm_csr::cfg_col_2                                   */
/* Register template: cap_pbm_csr::cfg_col_2                               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 264 */
/* Field member: cap_pbm_csr::cfg_col_2.dhs_eccbypass                      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PBM_CSR_CFG_COL_2_DHS_ECCBYPASS_MSB 2
#define CAP_PBM_CSR_CFG_COL_2_DHS_ECCBYPASS_LSB 2
#define CAP_PBM_CSR_CFG_COL_2_DHS_ECCBYPASS_WIDTH 1
#define CAP_PBM_CSR_CFG_COL_2_DHS_ECCBYPASS_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_2_DHS_ECCBYPASS_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_2_DHS_ECCBYPASS_RESET 0x0
#define CAP_PBM_CSR_CFG_COL_2_DHS_ECCBYPASS_FIELD_MASK 0x00000004
#define CAP_PBM_CSR_CFG_COL_2_DHS_ECCBYPASS_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_PBM_CSR_CFG_COL_2_DHS_ECCBYPASS_SET(x) (((x) << 2) & 0x00000004)
#define CAP_PBM_CSR_CFG_COL_2_DHS_ECCBYPASS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pbm_csr::cfg_col_2.ecc_disable_cor                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PBM_CSR_CFG_COL_2_ECC_DISABLE_COR_MSB 1
#define CAP_PBM_CSR_CFG_COL_2_ECC_DISABLE_COR_LSB 1
#define CAP_PBM_CSR_CFG_COL_2_ECC_DISABLE_COR_WIDTH 1
#define CAP_PBM_CSR_CFG_COL_2_ECC_DISABLE_COR_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_2_ECC_DISABLE_COR_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_2_ECC_DISABLE_COR_RESET 0x0
#define CAP_PBM_CSR_CFG_COL_2_ECC_DISABLE_COR_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_CFG_COL_2_ECC_DISABLE_COR_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_CFG_COL_2_ECC_DISABLE_COR_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_CFG_COL_2_ECC_DISABLE_COR_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::cfg_col_2.ecc_disable_det                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PBM_CSR_CFG_COL_2_ECC_DISABLE_DET_MSB 0
#define CAP_PBM_CSR_CFG_COL_2_ECC_DISABLE_DET_LSB 0
#define CAP_PBM_CSR_CFG_COL_2_ECC_DISABLE_DET_WIDTH 1
#define CAP_PBM_CSR_CFG_COL_2_ECC_DISABLE_DET_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_2_ECC_DISABLE_DET_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_2_ECC_DISABLE_DET_RESET 0x0
#define CAP_PBM_CSR_CFG_COL_2_ECC_DISABLE_DET_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_CFG_COL_2_ECC_DISABLE_DET_GET(x) ((x) & 0x00000001)
#define CAP_PBM_CSR_CFG_COL_2_ECC_DISABLE_DET_SET(x) ((x) & 0x00000001)
#define CAP_PBM_CSR_CFG_COL_2_ECC_DISABLE_DET_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pbm_csr::sta_ecc_col3                                */
/* Register template: cap_pbm_csr::sta_ecc_col3                            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 270 */
/* Field member: cap_pbm_csr::sta_ecc_col3.addr                            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PBM_CSR_STA_ECC_COL3_ADDR_MSB 16
#define CAP_PBM_CSR_STA_ECC_COL3_ADDR_LSB 12
#define CAP_PBM_CSR_STA_ECC_COL3_ADDR_WIDTH 5
#define CAP_PBM_CSR_STA_ECC_COL3_ADDR_READ_ACCESS 1
#define CAP_PBM_CSR_STA_ECC_COL3_ADDR_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_ECC_COL3_ADDR_FIELD_MASK 0x0001f000
#define CAP_PBM_CSR_STA_ECC_COL3_ADDR_GET(x) (((x) & 0x0001f000) >> 12)
#define CAP_PBM_CSR_STA_ECC_COL3_ADDR_SET(x) (((x) << 12) & 0x0001f000)
#define CAP_PBM_CSR_STA_ECC_COL3_ADDR_MODIFY(r, x) \
   ((((x) << 12) & 0x0001f000) | ((r) & 0xfffe0fff))
/* Field member: cap_pbm_csr::sta_ecc_col3.syndrome                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PBM_CSR_STA_ECC_COL3_SYNDROME_MSB 11
#define CAP_PBM_CSR_STA_ECC_COL3_SYNDROME_LSB 2
#define CAP_PBM_CSR_STA_ECC_COL3_SYNDROME_WIDTH 10
#define CAP_PBM_CSR_STA_ECC_COL3_SYNDROME_READ_ACCESS 1
#define CAP_PBM_CSR_STA_ECC_COL3_SYNDROME_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_ECC_COL3_SYNDROME_FIELD_MASK 0x00000ffc
#define CAP_PBM_CSR_STA_ECC_COL3_SYNDROME_GET(x) (((x) & 0x00000ffc) >> 2)
#define CAP_PBM_CSR_STA_ECC_COL3_SYNDROME_SET(x) (((x) << 2) & 0x00000ffc)
#define CAP_PBM_CSR_STA_ECC_COL3_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x00000ffc) | ((r) & 0xfffff003))
/* Field member: cap_pbm_csr::sta_ecc_col3.correctable                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PBM_CSR_STA_ECC_COL3_CORRECTABLE_MSB 1
#define CAP_PBM_CSR_STA_ECC_COL3_CORRECTABLE_LSB 1
#define CAP_PBM_CSR_STA_ECC_COL3_CORRECTABLE_WIDTH 1
#define CAP_PBM_CSR_STA_ECC_COL3_CORRECTABLE_READ_ACCESS 1
#define CAP_PBM_CSR_STA_ECC_COL3_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_ECC_COL3_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_STA_ECC_COL3_CORRECTABLE_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_STA_ECC_COL3_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_STA_ECC_COL3_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::sta_ecc_col3.uncorrectable                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PBM_CSR_STA_ECC_COL3_UNCORRECTABLE_MSB 0
#define CAP_PBM_CSR_STA_ECC_COL3_UNCORRECTABLE_LSB 0
#define CAP_PBM_CSR_STA_ECC_COL3_UNCORRECTABLE_WIDTH 1
#define CAP_PBM_CSR_STA_ECC_COL3_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PBM_CSR_STA_ECC_COL3_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_ECC_COL3_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_STA_ECC_COL3_UNCORRECTABLE_GET(x) ((x) & 0x00000001)
#define CAP_PBM_CSR_STA_ECC_COL3_UNCORRECTABLE_SET(x) ((x) & 0x00000001)
#define CAP_PBM_CSR_STA_ECC_COL3_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pbm_csr::sat_ecc_col3                                */
/* Register template: cap_pbm_csr::sat_ecc_col3                            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 278 */
/* Field member: cap_pbm_csr::sat_ecc_col3.count                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PBM_CSR_SAT_ECC_COL3_COUNT_MSB 7
#define CAP_PBM_CSR_SAT_ECC_COL3_COUNT_LSB 0
#define CAP_PBM_CSR_SAT_ECC_COL3_COUNT_WIDTH 8
#define CAP_PBM_CSR_SAT_ECC_COL3_COUNT_READ_ACCESS 1
#define CAP_PBM_CSR_SAT_ECC_COL3_COUNT_WRITE_ACCESS 1
#define CAP_PBM_CSR_SAT_ECC_COL3_COUNT_RESET 0x00
#define CAP_PBM_CSR_SAT_ECC_COL3_COUNT_FIELD_MASK 0x000000ff
#define CAP_PBM_CSR_SAT_ECC_COL3_COUNT_GET(x) ((x) & 0x000000ff)
#define CAP_PBM_CSR_SAT_ECC_COL3_COUNT_SET(x) ((x) & 0x000000ff)
#define CAP_PBM_CSR_SAT_ECC_COL3_COUNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Group type: cap_pbm_csr::int_ecc_col3                                   */
/* Group template: cap_pbm_csr::intgrp                                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 76 */
#define CAP_PBM_CSR_INT_ECC_COL3_SIZE 0x4
#define CAP_PBM_CSR_INT_ECC_COL3_BYTE_SIZE 0x10
/* Register member: cap_pbm_csr::intgrp.intreg                             */
/* Register type referenced: cap_pbm_csr::int_ecc_col3::intreg             */
/* Register template referenced: cap_pbm_csr::intreg                       */
#define CAP_PBM_CSR_INT_ECC_COL3_INTREG_OFFSET 0x0
#define CAP_PBM_CSR_INT_ECC_COL3_INTREG_BYTE_OFFSET 0x0
#define CAP_PBM_CSR_INT_ECC_COL3_INTREG_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL3_INTREG_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL3_INTREG_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_INT_ECC_COL3_INTREG_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL3_INTREG_READ_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL3_INTREG_WRITE_MASK 0x00000003
/* Register member: cap_pbm_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_pbm_csr::int_ecc_col3::int_test_set       */
/* Register template referenced: cap_pbm_csr::intreg                       */
#define CAP_PBM_CSR_INT_ECC_COL3_INT_TEST_SET_OFFSET 0x1
#define CAP_PBM_CSR_INT_ECC_COL3_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PBM_CSR_INT_ECC_COL3_INT_TEST_SET_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL3_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL3_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_INT_ECC_COL3_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL3_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL3_INT_TEST_SET_WRITE_MASK 0x00000003
/* Register member: cap_pbm_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_pbm_csr::int_ecc_col3::int_enable_set     */
/* Register template referenced: cap_pbm_csr::intreg_enable                */
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_SET_WRITE_MASK 0x00000003
/* Register member: cap_pbm_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_pbm_csr::int_ecc_col3::int_enable_clear   */
/* Register template referenced: cap_pbm_csr::intreg_enable                */
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_CLEAR_WRITE_MASK 0x00000003

/* Register type: cap_pbm_csr::int_ecc_col3::intreg                        */
/* Register template: cap_pbm_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 12 */
/* Field member: cap_pbm_csr::intreg.correctable_interrupt                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PBM_CSR_INT_ECC_COL3_INTREG_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_PBM_CSR_INT_ECC_COL3_INTREG_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_PBM_CSR_INT_ECC_COL3_INTREG_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL3_INTREG_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL3_INTREG_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL3_INTREG_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL3_INTREG_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_INT_ECC_COL3_INTREG_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_INT_ECC_COL3_INTREG_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_INT_ECC_COL3_INTREG_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::intreg.uncorrectable_interrupt               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PBM_CSR_INT_ECC_COL3_INTREG_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_PBM_CSR_INT_ECC_COL3_INTREG_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_PBM_CSR_INT_ECC_COL3_INTREG_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL3_INTREG_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL3_INTREG_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL3_INTREG_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL3_INTREG_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_INT_ECC_COL3_INTREG_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL3_INTREG_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL3_INTREG_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pbm_csr::int_ecc_col3::int_test_set                  */
/* Register template: cap_pbm_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 12 */
/* Field member: cap_pbm_csr::intreg.correctable_interrupt                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PBM_CSR_INT_ECC_COL3_INT_TEST_SET_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_PBM_CSR_INT_ECC_COL3_INT_TEST_SET_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_PBM_CSR_INT_ECC_COL3_INT_TEST_SET_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL3_INT_TEST_SET_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL3_INT_TEST_SET_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL3_INT_TEST_SET_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL3_INT_TEST_SET_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_INT_ECC_COL3_INT_TEST_SET_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_INT_ECC_COL3_INT_TEST_SET_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_INT_ECC_COL3_INT_TEST_SET_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::intreg.uncorrectable_interrupt               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PBM_CSR_INT_ECC_COL3_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_PBM_CSR_INT_ECC_COL3_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_PBM_CSR_INT_ECC_COL3_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL3_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL3_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL3_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL3_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_INT_ECC_COL3_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL3_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL3_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pbm_csr::int_ecc_col3::int_enable_set                */
/* Register template: cap_pbm_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 35 */
/* Field member: cap_pbm_csr::intreg_enable.correctable_enable             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_SET_CORRECTABLE_ENABLE_MSB 1
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_SET_CORRECTABLE_ENABLE_LSB 1
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_SET_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_SET_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_SET_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_SET_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_SET_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_SET_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_SET_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_SET_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::intreg_enable.uncorrectable_enable           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pbm_csr::int_ecc_col3::int_enable_clear              */
/* Register template: cap_pbm_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 35 */
/* Field member: cap_pbm_csr::intreg_enable.correctable_enable             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_MSB 1
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_LSB 1
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::intreg_enable.uncorrectable_enable           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL3_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Memory type: cap_pbm_csr::dhs_col_3                                */
/* Wide Memory template: cap_pbm_csr::dhs_col_3                            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 285 */
#define CAP_PBM_CSR_DHS_COL_3_SIZE 0x20
#define CAP_PBM_CSR_DHS_COL_3_BYTE_SIZE 0x80
#define CAP_PBM_CSR_DHS_COL_3_ENTRIES 0x1
#define CAP_PBM_CSR_DHS_COL_3_MSB 543
#define CAP_PBM_CSR_DHS_COL_3_LSB 0
#define CAP_PBM_CSR_DHS_COL_3_WIDTH 544
/* Wide Register member: cap_pbm_csr::dhs_col_3.entry                      */
/* Wide Register type referenced: cap_pbm_csr::dhs_col_3::entry            */
/* Wide Register template referenced: cap_pbm_csr::dhs_col_3::entry        */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_OFFSET 0x0
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_BYTE_OFFSET 0x0
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pbm_csr::dhs_col_3::entry.entry_0_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_3::entry::entry_0_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_3::entry::entry_0_32 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_0_32_OFFSET 0x0
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_0_32_BYTE_OFFSET 0x0
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_0_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_0_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_0_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_0_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_3::entry.entry_1_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_3::entry::entry_1_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_3::entry::entry_1_32 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_1_32_OFFSET 0x1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_1_32_BYTE_OFFSET 0x4
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_1_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_1_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_1_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_1_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_3::entry.entry_2_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_3::entry::entry_2_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_3::entry::entry_2_32 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_2_32_OFFSET 0x2
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_2_32_BYTE_OFFSET 0x8
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_2_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_2_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_2_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_2_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_3::entry.entry_3_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_3::entry::entry_3_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_3::entry::entry_3_32 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_3_32_OFFSET 0x3
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_3_32_BYTE_OFFSET 0xc
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_3_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_3_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_3_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_3_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_3::entry.entry_4_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_3::entry::entry_4_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_3::entry::entry_4_32 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_4_32_OFFSET 0x4
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_4_32_BYTE_OFFSET 0x10
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_4_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_4_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_4_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_4_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_3::entry.entry_5_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_3::entry::entry_5_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_3::entry::entry_5_32 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_5_32_OFFSET 0x5
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_5_32_BYTE_OFFSET 0x14
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_5_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_5_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_5_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_5_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_3::entry.entry_6_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_3::entry::entry_6_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_3::entry::entry_6_32 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_6_32_OFFSET 0x6
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_6_32_BYTE_OFFSET 0x18
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_6_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_6_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_6_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_6_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_3::entry.entry_7_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_3::entry::entry_7_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_3::entry::entry_7_32 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_7_32_OFFSET 0x7
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_7_32_BYTE_OFFSET 0x1c
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_7_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_7_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_7_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_7_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_3::entry.entry_8_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_3::entry::entry_8_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_3::entry::entry_8_32 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_8_32_OFFSET 0x8
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_8_32_BYTE_OFFSET 0x20
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_8_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_8_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_8_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_8_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_3::entry.entry_9_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_3::entry::entry_9_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_3::entry::entry_9_32 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_9_32_OFFSET 0x9
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_9_32_BYTE_OFFSET 0x24
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_9_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_9_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_9_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_9_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_3::entry.entry_10_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_3::entry::entry_10_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_3::entry::entry_10_32 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_10_32_OFFSET 0xa
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_10_32_BYTE_OFFSET 0x28
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_10_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_10_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_10_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_10_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_3::entry.entry_11_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_3::entry::entry_11_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_3::entry::entry_11_32 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_11_32_OFFSET 0xb
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_11_32_BYTE_OFFSET 0x2c
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_11_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_11_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_11_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_11_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_3::entry.entry_12_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_3::entry::entry_12_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_3::entry::entry_12_32 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_12_32_OFFSET 0xc
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_12_32_BYTE_OFFSET 0x30
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_12_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_12_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_12_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_12_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_3::entry.entry_13_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_3::entry::entry_13_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_3::entry::entry_13_32 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_13_32_OFFSET 0xd
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_13_32_BYTE_OFFSET 0x34
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_13_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_13_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_13_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_13_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_3::entry.entry_14_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_3::entry::entry_14_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_3::entry::entry_14_32 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_14_32_OFFSET 0xe
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_14_32_BYTE_OFFSET 0x38
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_14_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_14_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_14_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_14_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_3::entry.entry_15_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_3::entry::entry_15_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_3::entry::entry_15_32 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_15_32_OFFSET 0xf
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_15_32_BYTE_OFFSET 0x3c
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_15_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_15_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_15_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_15_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_3::entry.entry_16_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_3::entry::entry_16_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_3::entry::entry_16_32 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_OFFSET 0x10
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_BYTE_OFFSET 0x40
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_3::entry.entry_17_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_3::entry::entry_17_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_3::entry::entry_17_32 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_17_32_OFFSET 0x11
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_17_32_BYTE_OFFSET 0x44
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_17_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_17_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_17_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_17_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_17_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_17_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_3::entry.entry_18_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_3::entry::entry_18_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_3::entry::entry_18_32 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_18_32_OFFSET 0x12
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_18_32_BYTE_OFFSET 0x48
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_18_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_18_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_18_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_18_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_18_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_18_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_3::entry.entry_19_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_3::entry::entry_19_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_3::entry::entry_19_32 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_19_32_OFFSET 0x13
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_19_32_BYTE_OFFSET 0x4c
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_19_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_19_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_19_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_19_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_19_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_19_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_3::entry.entry_20_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_3::entry::entry_20_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_3::entry::entry_20_32 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_20_32_OFFSET 0x14
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_20_32_BYTE_OFFSET 0x50
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_20_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_20_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_20_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_20_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_20_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_20_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_3::entry.entry_21_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_3::entry::entry_21_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_3::entry::entry_21_32 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_21_32_OFFSET 0x15
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_21_32_BYTE_OFFSET 0x54
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_21_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_21_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_21_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_21_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_21_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_21_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_3::entry.entry_22_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_3::entry::entry_22_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_3::entry::entry_22_32 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_22_32_OFFSET 0x16
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_22_32_BYTE_OFFSET 0x58
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_22_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_22_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_22_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_22_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_22_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_22_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_3::entry.entry_23_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_3::entry::entry_23_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_3::entry::entry_23_32 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_23_32_OFFSET 0x17
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_23_32_BYTE_OFFSET 0x5c
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_23_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_23_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_23_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_23_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_23_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_23_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_3::entry.entry_24_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_3::entry::entry_24_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_3::entry::entry_24_32 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_24_32_OFFSET 0x18
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_24_32_BYTE_OFFSET 0x60
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_24_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_24_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_24_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_24_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_24_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_24_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_3::entry.entry_25_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_3::entry::entry_25_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_3::entry::entry_25_32 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_25_32_OFFSET 0x19
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_25_32_BYTE_OFFSET 0x64
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_25_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_25_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_25_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_25_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_25_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_25_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_3::entry.entry_26_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_3::entry::entry_26_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_3::entry::entry_26_32 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_26_32_OFFSET 0x1a
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_26_32_BYTE_OFFSET 0x68
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_26_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_26_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_26_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_26_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_26_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_26_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_3::entry.entry_27_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_3::entry::entry_27_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_3::entry::entry_27_32 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_27_32_OFFSET 0x1b
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_27_32_BYTE_OFFSET 0x6c
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_27_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_27_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_27_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_27_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_27_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_27_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_3::entry.entry_28_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_3::entry::entry_28_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_3::entry::entry_28_32 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_28_32_OFFSET 0x1c
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_28_32_BYTE_OFFSET 0x70
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_28_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_28_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_28_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_28_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_28_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_28_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_3::entry.entry_29_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_3::entry::entry_29_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_3::entry::entry_29_32 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_29_32_OFFSET 0x1d
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_29_32_BYTE_OFFSET 0x74
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_29_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_29_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_29_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_29_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_29_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_29_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_3::entry.entry_30_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_3::entry::entry_30_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_3::entry::entry_30_32 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_30_32_OFFSET 0x1e
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_30_32_BYTE_OFFSET 0x78
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_30_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_30_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_30_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_30_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_30_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_30_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_3::entry.entry_31_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_3::entry::entry_31_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_3::entry::entry_31_32 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_31_32_OFFSET 0x1f
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_31_32_BYTE_OFFSET 0x7c
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_31_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_31_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_31_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_31_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_31_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_31_32_WRITE_MASK 0x00000000

/* Wide Register type: cap_pbm_csr::dhs_col_3::entry                       */
/* Wide Register template: cap_pbm_csr::dhs_col_3::entry                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_SIZE 0x1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_BYTE_SIZE 0x80

/* Register type: cap_pbm_csr::dhs_col_3::entry::entry_0_32                */
/* Register template: cap_pbm_csr::dhs_col_3::entry::entry_0_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */
/* Field member: cap_pbm_csr::dhs_col_3::entry::entry_0_32.subcol0_data_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_MSB 31
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_LSB 0
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_3::entry::entry_1_32                */
/* Register template: cap_pbm_csr::dhs_col_3::entry::entry_1_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */
/* Field member: cap_pbm_csr::dhs_col_3::entry::entry_1_32.subcol0_data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_MSB 31
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_LSB 0
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_3::entry::entry_2_32                */
/* Register template: cap_pbm_csr::dhs_col_3::entry::entry_2_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */
/* Field member: cap_pbm_csr::dhs_col_3::entry::entry_2_32.subcol0_data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_MSB 31
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_LSB 0
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_3::entry::entry_3_32                */
/* Register template: cap_pbm_csr::dhs_col_3::entry::entry_3_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */
/* Field member: cap_pbm_csr::dhs_col_3::entry::entry_3_32.subcol0_data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_MSB 31
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_LSB 0
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_3::entry::entry_4_32                */
/* Register template: cap_pbm_csr::dhs_col_3::entry::entry_4_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */
/* Field member: cap_pbm_csr::dhs_col_3::entry::entry_4_32.subcol0_data_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_MSB 31
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_LSB 0
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_3::entry::entry_5_32                */
/* Register template: cap_pbm_csr::dhs_col_3::entry::entry_5_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */
/* Field member: cap_pbm_csr::dhs_col_3::entry::entry_5_32.subcol0_data_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_MSB 31
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_LSB 0
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_3::entry::entry_6_32                */
/* Register template: cap_pbm_csr::dhs_col_3::entry::entry_6_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */
/* Field member: cap_pbm_csr::dhs_col_3::entry::entry_6_32.subcol0_data_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_MSB 31
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_LSB 0
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_3::entry::entry_7_32                */
/* Register template: cap_pbm_csr::dhs_col_3::entry::entry_7_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */
/* Field member: cap_pbm_csr::dhs_col_3::entry::entry_7_32.subcol0_data_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_MSB 31
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_LSB 0
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_3::entry::entry_8_32                */
/* Register template: cap_pbm_csr::dhs_col_3::entry::entry_8_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */
/* Field member: cap_pbm_csr::dhs_col_3::entry::entry_8_32.subcol1_data_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_MSB 31
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_LSB 0
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_3::entry::entry_9_32                */
/* Register template: cap_pbm_csr::dhs_col_3::entry::entry_9_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */
/* Field member: cap_pbm_csr::dhs_col_3::entry::entry_9_32.subcol1_data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_MSB 31
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_LSB 0
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_3::entry::entry_10_32               */
/* Register template: cap_pbm_csr::dhs_col_3::entry::entry_10_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */
/* Field member: cap_pbm_csr::dhs_col_3::entry::entry_10_32.subcol1_data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_MSB 31
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_LSB 0
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_3::entry::entry_11_32               */
/* Register template: cap_pbm_csr::dhs_col_3::entry::entry_11_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */
/* Field member: cap_pbm_csr::dhs_col_3::entry::entry_11_32.subcol1_data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_MSB 31
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_LSB 0
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_3::entry::entry_12_32               */
/* Register template: cap_pbm_csr::dhs_col_3::entry::entry_12_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */
/* Field member: cap_pbm_csr::dhs_col_3::entry::entry_12_32.subcol1_data_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_MSB 31
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_LSB 0
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_3::entry::entry_13_32               */
/* Register template: cap_pbm_csr::dhs_col_3::entry::entry_13_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */
/* Field member: cap_pbm_csr::dhs_col_3::entry::entry_13_32.subcol1_data_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_MSB 31
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_LSB 0
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_3::entry::entry_14_32               */
/* Register template: cap_pbm_csr::dhs_col_3::entry::entry_14_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */
/* Field member: cap_pbm_csr::dhs_col_3::entry::entry_14_32.subcol1_data_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_MSB 31
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_LSB 0
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_3::entry::entry_15_32               */
/* Register template: cap_pbm_csr::dhs_col_3::entry::entry_15_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */
/* Field member: cap_pbm_csr::dhs_col_3::entry::entry_15_32.subcol1_data_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_MSB 31
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_LSB 0
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_3::entry::entry_16_32               */
/* Register template: cap_pbm_csr::dhs_col_3::entry::entry_16_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */
/* Field member: cap_pbm_csr::dhs_col_3::entry::entry_16_32.subcol1_sideband */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_MSB 31
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_LSB 26
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_WIDTH 6
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_FIELD_MASK 0xfc000000
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_GET(x) \
   (((x) & 0xfc000000) >> 26)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_SET(x) \
   (((x) << 26) & 0xfc000000)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_MODIFY(r, x) \
   ((((x) << 26) & 0xfc000000) | ((r) & 0x03ffffff))
/* Field member: cap_pbm_csr::dhs_col_3::entry::entry_16_32.subcol0_sideband */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_MSB 25
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_LSB 20
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_WIDTH 6
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_FIELD_MASK 0x03f00000
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_GET(x) \
   (((x) & 0x03f00000) >> 20)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_SET(x) \
   (((x) << 20) & 0x03f00000)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_MODIFY(r, x) \
   ((((x) << 20) & 0x03f00000) | ((r) & 0xfc0fffff))
/* Field member: cap_pbm_csr::dhs_col_3::entry::entry_16_32.subcol1_ecc    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL1_ECC_MSB 19
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL1_ECC_LSB 10
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL1_ECC_WIDTH 10
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL1_ECC_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL1_ECC_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL1_ECC_FIELD_MASK 0x000ffc00
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL1_ECC_GET(x) \
   (((x) & 0x000ffc00) >> 10)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL1_ECC_SET(x) \
   (((x) << 10) & 0x000ffc00)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL1_ECC_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: cap_pbm_csr::dhs_col_3::entry::entry_16_32.subcol0_ecc    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL0_ECC_MSB 9
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL0_ECC_LSB 0
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL0_ECC_WIDTH 10
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL0_ECC_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL0_ECC_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL0_ECC_FIELD_MASK 0x000003ff
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL0_ECC_GET(x) \
   ((x) & 0x000003ff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL0_ECC_SET(x) \
   ((x) & 0x000003ff)
#define CAP_PBM_CSR_DHS_COL_3_ENTRY_ENTRY_16_32_SUBCOL0_ECC_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_pbm_csr::dhs_col_3::entry::entry_17_32               */
/* Register template: cap_pbm_csr::dhs_col_3::entry::entry_17_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */

/* Register type: cap_pbm_csr::dhs_col_3::entry::entry_18_32               */
/* Register template: cap_pbm_csr::dhs_col_3::entry::entry_18_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */

/* Register type: cap_pbm_csr::dhs_col_3::entry::entry_19_32               */
/* Register template: cap_pbm_csr::dhs_col_3::entry::entry_19_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */

/* Register type: cap_pbm_csr::dhs_col_3::entry::entry_20_32               */
/* Register template: cap_pbm_csr::dhs_col_3::entry::entry_20_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */

/* Register type: cap_pbm_csr::dhs_col_3::entry::entry_21_32               */
/* Register template: cap_pbm_csr::dhs_col_3::entry::entry_21_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */

/* Register type: cap_pbm_csr::dhs_col_3::entry::entry_22_32               */
/* Register template: cap_pbm_csr::dhs_col_3::entry::entry_22_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */

/* Register type: cap_pbm_csr::dhs_col_3::entry::entry_23_32               */
/* Register template: cap_pbm_csr::dhs_col_3::entry::entry_23_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */

/* Register type: cap_pbm_csr::dhs_col_3::entry::entry_24_32               */
/* Register template: cap_pbm_csr::dhs_col_3::entry::entry_24_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */

/* Register type: cap_pbm_csr::dhs_col_3::entry::entry_25_32               */
/* Register template: cap_pbm_csr::dhs_col_3::entry::entry_25_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */

/* Register type: cap_pbm_csr::dhs_col_3::entry::entry_26_32               */
/* Register template: cap_pbm_csr::dhs_col_3::entry::entry_26_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */

/* Register type: cap_pbm_csr::dhs_col_3::entry::entry_27_32               */
/* Register template: cap_pbm_csr::dhs_col_3::entry::entry_27_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */

/* Register type: cap_pbm_csr::dhs_col_3::entry::entry_28_32               */
/* Register template: cap_pbm_csr::dhs_col_3::entry::entry_28_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */

/* Register type: cap_pbm_csr::dhs_col_3::entry::entry_29_32               */
/* Register template: cap_pbm_csr::dhs_col_3::entry::entry_29_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */

/* Register type: cap_pbm_csr::dhs_col_3::entry::entry_30_32               */
/* Register template: cap_pbm_csr::dhs_col_3::entry::entry_30_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */

/* Register type: cap_pbm_csr::dhs_col_3::entry::entry_31_32               */
/* Register template: cap_pbm_csr::dhs_col_3::entry::entry_31_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */

/* Register type: cap_pbm_csr::cfg_col_3                                   */
/* Register template: cap_pbm_csr::cfg_col_3                               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 302 */
/* Field member: cap_pbm_csr::cfg_col_3.dhs_eccbypass                      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PBM_CSR_CFG_COL_3_DHS_ECCBYPASS_MSB 2
#define CAP_PBM_CSR_CFG_COL_3_DHS_ECCBYPASS_LSB 2
#define CAP_PBM_CSR_CFG_COL_3_DHS_ECCBYPASS_WIDTH 1
#define CAP_PBM_CSR_CFG_COL_3_DHS_ECCBYPASS_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_3_DHS_ECCBYPASS_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_3_DHS_ECCBYPASS_RESET 0x0
#define CAP_PBM_CSR_CFG_COL_3_DHS_ECCBYPASS_FIELD_MASK 0x00000004
#define CAP_PBM_CSR_CFG_COL_3_DHS_ECCBYPASS_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_PBM_CSR_CFG_COL_3_DHS_ECCBYPASS_SET(x) (((x) << 2) & 0x00000004)
#define CAP_PBM_CSR_CFG_COL_3_DHS_ECCBYPASS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pbm_csr::cfg_col_3.ecc_disable_cor                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PBM_CSR_CFG_COL_3_ECC_DISABLE_COR_MSB 1
#define CAP_PBM_CSR_CFG_COL_3_ECC_DISABLE_COR_LSB 1
#define CAP_PBM_CSR_CFG_COL_3_ECC_DISABLE_COR_WIDTH 1
#define CAP_PBM_CSR_CFG_COL_3_ECC_DISABLE_COR_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_3_ECC_DISABLE_COR_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_3_ECC_DISABLE_COR_RESET 0x0
#define CAP_PBM_CSR_CFG_COL_3_ECC_DISABLE_COR_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_CFG_COL_3_ECC_DISABLE_COR_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_CFG_COL_3_ECC_DISABLE_COR_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_CFG_COL_3_ECC_DISABLE_COR_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::cfg_col_3.ecc_disable_det                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PBM_CSR_CFG_COL_3_ECC_DISABLE_DET_MSB 0
#define CAP_PBM_CSR_CFG_COL_3_ECC_DISABLE_DET_LSB 0
#define CAP_PBM_CSR_CFG_COL_3_ECC_DISABLE_DET_WIDTH 1
#define CAP_PBM_CSR_CFG_COL_3_ECC_DISABLE_DET_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_3_ECC_DISABLE_DET_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_3_ECC_DISABLE_DET_RESET 0x0
#define CAP_PBM_CSR_CFG_COL_3_ECC_DISABLE_DET_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_CFG_COL_3_ECC_DISABLE_DET_GET(x) ((x) & 0x00000001)
#define CAP_PBM_CSR_CFG_COL_3_ECC_DISABLE_DET_SET(x) ((x) & 0x00000001)
#define CAP_PBM_CSR_CFG_COL_3_ECC_DISABLE_DET_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pbm_csr::sta_ecc_col4                                */
/* Register template: cap_pbm_csr::sta_ecc_col4                            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 308 */
/* Field member: cap_pbm_csr::sta_ecc_col4.addr                            */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PBM_CSR_STA_ECC_COL4_ADDR_MSB 16
#define CAP_PBM_CSR_STA_ECC_COL4_ADDR_LSB 12
#define CAP_PBM_CSR_STA_ECC_COL4_ADDR_WIDTH 5
#define CAP_PBM_CSR_STA_ECC_COL4_ADDR_READ_ACCESS 1
#define CAP_PBM_CSR_STA_ECC_COL4_ADDR_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_ECC_COL4_ADDR_FIELD_MASK 0x0001f000
#define CAP_PBM_CSR_STA_ECC_COL4_ADDR_GET(x) (((x) & 0x0001f000) >> 12)
#define CAP_PBM_CSR_STA_ECC_COL4_ADDR_SET(x) (((x) << 12) & 0x0001f000)
#define CAP_PBM_CSR_STA_ECC_COL4_ADDR_MODIFY(r, x) \
   ((((x) << 12) & 0x0001f000) | ((r) & 0xfffe0fff))
/* Field member: cap_pbm_csr::sta_ecc_col4.syndrome                        */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PBM_CSR_STA_ECC_COL4_SYNDROME_MSB 11
#define CAP_PBM_CSR_STA_ECC_COL4_SYNDROME_LSB 2
#define CAP_PBM_CSR_STA_ECC_COL4_SYNDROME_WIDTH 10
#define CAP_PBM_CSR_STA_ECC_COL4_SYNDROME_READ_ACCESS 1
#define CAP_PBM_CSR_STA_ECC_COL4_SYNDROME_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_ECC_COL4_SYNDROME_FIELD_MASK 0x00000ffc
#define CAP_PBM_CSR_STA_ECC_COL4_SYNDROME_GET(x) (((x) & 0x00000ffc) >> 2)
#define CAP_PBM_CSR_STA_ECC_COL4_SYNDROME_SET(x) (((x) << 2) & 0x00000ffc)
#define CAP_PBM_CSR_STA_ECC_COL4_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x00000ffc) | ((r) & 0xfffff003))
/* Field member: cap_pbm_csr::sta_ecc_col4.correctable                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PBM_CSR_STA_ECC_COL4_CORRECTABLE_MSB 1
#define CAP_PBM_CSR_STA_ECC_COL4_CORRECTABLE_LSB 1
#define CAP_PBM_CSR_STA_ECC_COL4_CORRECTABLE_WIDTH 1
#define CAP_PBM_CSR_STA_ECC_COL4_CORRECTABLE_READ_ACCESS 1
#define CAP_PBM_CSR_STA_ECC_COL4_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_ECC_COL4_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_STA_ECC_COL4_CORRECTABLE_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_STA_ECC_COL4_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_STA_ECC_COL4_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::sta_ecc_col4.uncorrectable                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PBM_CSR_STA_ECC_COL4_UNCORRECTABLE_MSB 0
#define CAP_PBM_CSR_STA_ECC_COL4_UNCORRECTABLE_LSB 0
#define CAP_PBM_CSR_STA_ECC_COL4_UNCORRECTABLE_WIDTH 1
#define CAP_PBM_CSR_STA_ECC_COL4_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PBM_CSR_STA_ECC_COL4_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_ECC_COL4_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_STA_ECC_COL4_UNCORRECTABLE_GET(x) ((x) & 0x00000001)
#define CAP_PBM_CSR_STA_ECC_COL4_UNCORRECTABLE_SET(x) ((x) & 0x00000001)
#define CAP_PBM_CSR_STA_ECC_COL4_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pbm_csr::sat_ecc_col4                                */
/* Register template: cap_pbm_csr::sat_ecc_col4                            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 316 */
/* Field member: cap_pbm_csr::sat_ecc_col4.count                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PBM_CSR_SAT_ECC_COL4_COUNT_MSB 7
#define CAP_PBM_CSR_SAT_ECC_COL4_COUNT_LSB 0
#define CAP_PBM_CSR_SAT_ECC_COL4_COUNT_WIDTH 8
#define CAP_PBM_CSR_SAT_ECC_COL4_COUNT_READ_ACCESS 1
#define CAP_PBM_CSR_SAT_ECC_COL4_COUNT_WRITE_ACCESS 1
#define CAP_PBM_CSR_SAT_ECC_COL4_COUNT_RESET 0x00
#define CAP_PBM_CSR_SAT_ECC_COL4_COUNT_FIELD_MASK 0x000000ff
#define CAP_PBM_CSR_SAT_ECC_COL4_COUNT_GET(x) ((x) & 0x000000ff)
#define CAP_PBM_CSR_SAT_ECC_COL4_COUNT_SET(x) ((x) & 0x000000ff)
#define CAP_PBM_CSR_SAT_ECC_COL4_COUNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Group type: cap_pbm_csr::int_ecc_col4                                   */
/* Group template: cap_pbm_csr::intgrp                                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 76 */
#define CAP_PBM_CSR_INT_ECC_COL4_SIZE 0x4
#define CAP_PBM_CSR_INT_ECC_COL4_BYTE_SIZE 0x10
/* Register member: cap_pbm_csr::intgrp.intreg                             */
/* Register type referenced: cap_pbm_csr::int_ecc_col4::intreg             */
/* Register template referenced: cap_pbm_csr::intreg                       */
#define CAP_PBM_CSR_INT_ECC_COL4_INTREG_OFFSET 0x0
#define CAP_PBM_CSR_INT_ECC_COL4_INTREG_BYTE_OFFSET 0x0
#define CAP_PBM_CSR_INT_ECC_COL4_INTREG_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL4_INTREG_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL4_INTREG_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_INT_ECC_COL4_INTREG_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL4_INTREG_READ_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL4_INTREG_WRITE_MASK 0x00000003
/* Register member: cap_pbm_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_pbm_csr::int_ecc_col4::int_test_set       */
/* Register template referenced: cap_pbm_csr::intreg                       */
#define CAP_PBM_CSR_INT_ECC_COL4_INT_TEST_SET_OFFSET 0x1
#define CAP_PBM_CSR_INT_ECC_COL4_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PBM_CSR_INT_ECC_COL4_INT_TEST_SET_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL4_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL4_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_INT_ECC_COL4_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL4_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL4_INT_TEST_SET_WRITE_MASK 0x00000003
/* Register member: cap_pbm_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_pbm_csr::int_ecc_col4::int_enable_set     */
/* Register template referenced: cap_pbm_csr::intreg_enable                */
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_SET_WRITE_MASK 0x00000003
/* Register member: cap_pbm_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_pbm_csr::int_ecc_col4::int_enable_clear   */
/* Register template referenced: cap_pbm_csr::intreg_enable                */
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_CLEAR_WRITE_MASK 0x00000003

/* Register type: cap_pbm_csr::int_ecc_col4::intreg                        */
/* Register template: cap_pbm_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 12 */
/* Field member: cap_pbm_csr::intreg.correctable_interrupt                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PBM_CSR_INT_ECC_COL4_INTREG_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_PBM_CSR_INT_ECC_COL4_INTREG_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_PBM_CSR_INT_ECC_COL4_INTREG_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL4_INTREG_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL4_INTREG_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL4_INTREG_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL4_INTREG_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_INT_ECC_COL4_INTREG_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_INT_ECC_COL4_INTREG_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_INT_ECC_COL4_INTREG_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::intreg.uncorrectable_interrupt               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PBM_CSR_INT_ECC_COL4_INTREG_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_PBM_CSR_INT_ECC_COL4_INTREG_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_PBM_CSR_INT_ECC_COL4_INTREG_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL4_INTREG_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL4_INTREG_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL4_INTREG_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL4_INTREG_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_INT_ECC_COL4_INTREG_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL4_INTREG_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL4_INTREG_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pbm_csr::int_ecc_col4::int_test_set                  */
/* Register template: cap_pbm_csr::intreg                                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 12 */
/* Field member: cap_pbm_csr::intreg.correctable_interrupt                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PBM_CSR_INT_ECC_COL4_INT_TEST_SET_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_PBM_CSR_INT_ECC_COL4_INT_TEST_SET_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_PBM_CSR_INT_ECC_COL4_INT_TEST_SET_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL4_INT_TEST_SET_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL4_INT_TEST_SET_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL4_INT_TEST_SET_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL4_INT_TEST_SET_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_INT_ECC_COL4_INT_TEST_SET_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_INT_ECC_COL4_INT_TEST_SET_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_INT_ECC_COL4_INT_TEST_SET_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::intreg.uncorrectable_interrupt               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PBM_CSR_INT_ECC_COL4_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_PBM_CSR_INT_ECC_COL4_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_PBM_CSR_INT_ECC_COL4_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL4_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL4_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL4_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL4_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_INT_ECC_COL4_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL4_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL4_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pbm_csr::int_ecc_col4::int_enable_set                */
/* Register template: cap_pbm_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 35 */
/* Field member: cap_pbm_csr::intreg_enable.correctable_enable             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_SET_CORRECTABLE_ENABLE_MSB 1
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_SET_CORRECTABLE_ENABLE_LSB 1
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_SET_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_SET_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_SET_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_SET_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_SET_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_SET_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_SET_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_SET_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::intreg_enable.uncorrectable_enable           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pbm_csr::int_ecc_col4::int_enable_clear              */
/* Register template: cap_pbm_csr::intreg_enable                           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 35 */
/* Field member: cap_pbm_csr::intreg_enable.correctable_enable             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_MSB 1
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_LSB 1
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::intreg_enable.uncorrectable_enable           */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PBM_CSR_INT_ECC_COL4_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Memory type: cap_pbm_csr::dhs_col_4                                */
/* Wide Memory template: cap_pbm_csr::dhs_col_4                            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 323 */
#define CAP_PBM_CSR_DHS_COL_4_SIZE 0x20
#define CAP_PBM_CSR_DHS_COL_4_BYTE_SIZE 0x80
#define CAP_PBM_CSR_DHS_COL_4_ENTRIES 0x1
#define CAP_PBM_CSR_DHS_COL_4_MSB 543
#define CAP_PBM_CSR_DHS_COL_4_LSB 0
#define CAP_PBM_CSR_DHS_COL_4_WIDTH 544
/* Wide Register member: cap_pbm_csr::dhs_col_4.entry                      */
/* Wide Register type referenced: cap_pbm_csr::dhs_col_4::entry            */
/* Wide Register template referenced: cap_pbm_csr::dhs_col_4::entry        */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_OFFSET 0x0
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_BYTE_OFFSET 0x0
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_WRITE_ACCESS 1
/* Register member: cap_pbm_csr::dhs_col_4::entry.entry_0_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_4::entry::entry_0_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_4::entry::entry_0_32 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_0_32_OFFSET 0x0
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_0_32_BYTE_OFFSET 0x0
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_0_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_0_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_0_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_0_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_4::entry.entry_1_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_4::entry::entry_1_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_4::entry::entry_1_32 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_1_32_OFFSET 0x1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_1_32_BYTE_OFFSET 0x4
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_1_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_1_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_1_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_1_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_4::entry.entry_2_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_4::entry::entry_2_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_4::entry::entry_2_32 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_2_32_OFFSET 0x2
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_2_32_BYTE_OFFSET 0x8
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_2_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_2_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_2_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_2_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_4::entry.entry_3_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_4::entry::entry_3_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_4::entry::entry_3_32 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_3_32_OFFSET 0x3
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_3_32_BYTE_OFFSET 0xc
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_3_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_3_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_3_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_3_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_4::entry.entry_4_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_4::entry::entry_4_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_4::entry::entry_4_32 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_4_32_OFFSET 0x4
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_4_32_BYTE_OFFSET 0x10
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_4_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_4_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_4_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_4_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_4::entry.entry_5_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_4::entry::entry_5_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_4::entry::entry_5_32 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_5_32_OFFSET 0x5
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_5_32_BYTE_OFFSET 0x14
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_5_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_5_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_5_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_5_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_4::entry.entry_6_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_4::entry::entry_6_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_4::entry::entry_6_32 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_6_32_OFFSET 0x6
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_6_32_BYTE_OFFSET 0x18
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_6_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_6_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_6_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_6_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_4::entry.entry_7_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_4::entry::entry_7_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_4::entry::entry_7_32 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_7_32_OFFSET 0x7
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_7_32_BYTE_OFFSET 0x1c
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_7_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_7_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_7_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_7_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_4::entry.entry_8_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_4::entry::entry_8_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_4::entry::entry_8_32 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_8_32_OFFSET 0x8
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_8_32_BYTE_OFFSET 0x20
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_8_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_8_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_8_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_8_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_4::entry.entry_9_32               */
/* Register type referenced: cap_pbm_csr::dhs_col_4::entry::entry_9_32     */
/* Register template referenced: cap_pbm_csr::dhs_col_4::entry::entry_9_32 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_9_32_OFFSET 0x9
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_9_32_BYTE_OFFSET 0x24
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_9_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_9_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_9_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_9_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_4::entry.entry_10_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_4::entry::entry_10_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_4::entry::entry_10_32 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_10_32_OFFSET 0xa
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_10_32_BYTE_OFFSET 0x28
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_10_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_10_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_10_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_10_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_4::entry.entry_11_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_4::entry::entry_11_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_4::entry::entry_11_32 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_11_32_OFFSET 0xb
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_11_32_BYTE_OFFSET 0x2c
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_11_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_11_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_11_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_11_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_4::entry.entry_12_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_4::entry::entry_12_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_4::entry::entry_12_32 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_12_32_OFFSET 0xc
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_12_32_BYTE_OFFSET 0x30
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_12_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_12_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_12_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_12_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_4::entry.entry_13_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_4::entry::entry_13_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_4::entry::entry_13_32 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_13_32_OFFSET 0xd
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_13_32_BYTE_OFFSET 0x34
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_13_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_13_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_13_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_13_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_4::entry.entry_14_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_4::entry::entry_14_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_4::entry::entry_14_32 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_14_32_OFFSET 0xe
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_14_32_BYTE_OFFSET 0x38
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_14_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_14_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_14_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_14_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_4::entry.entry_15_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_4::entry::entry_15_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_4::entry::entry_15_32 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_15_32_OFFSET 0xf
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_15_32_BYTE_OFFSET 0x3c
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_15_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_15_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_15_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_15_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_4::entry.entry_16_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_4::entry::entry_16_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_4::entry::entry_16_32 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_OFFSET 0x10
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_BYTE_OFFSET 0x40
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_WRITE_MASK 0xffffffff
/* Register member: cap_pbm_csr::dhs_col_4::entry.entry_17_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_4::entry::entry_17_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_4::entry::entry_17_32 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_17_32_OFFSET 0x11
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_17_32_BYTE_OFFSET 0x44
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_17_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_17_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_17_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_17_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_17_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_17_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_4::entry.entry_18_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_4::entry::entry_18_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_4::entry::entry_18_32 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_18_32_OFFSET 0x12
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_18_32_BYTE_OFFSET 0x48
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_18_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_18_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_18_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_18_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_18_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_18_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_4::entry.entry_19_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_4::entry::entry_19_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_4::entry::entry_19_32 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_19_32_OFFSET 0x13
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_19_32_BYTE_OFFSET 0x4c
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_19_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_19_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_19_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_19_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_19_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_19_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_4::entry.entry_20_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_4::entry::entry_20_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_4::entry::entry_20_32 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_20_32_OFFSET 0x14
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_20_32_BYTE_OFFSET 0x50
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_20_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_20_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_20_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_20_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_20_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_20_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_4::entry.entry_21_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_4::entry::entry_21_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_4::entry::entry_21_32 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_21_32_OFFSET 0x15
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_21_32_BYTE_OFFSET 0x54
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_21_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_21_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_21_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_21_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_21_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_21_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_4::entry.entry_22_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_4::entry::entry_22_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_4::entry::entry_22_32 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_22_32_OFFSET 0x16
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_22_32_BYTE_OFFSET 0x58
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_22_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_22_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_22_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_22_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_22_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_22_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_4::entry.entry_23_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_4::entry::entry_23_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_4::entry::entry_23_32 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_23_32_OFFSET 0x17
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_23_32_BYTE_OFFSET 0x5c
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_23_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_23_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_23_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_23_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_23_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_23_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_4::entry.entry_24_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_4::entry::entry_24_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_4::entry::entry_24_32 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_24_32_OFFSET 0x18
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_24_32_BYTE_OFFSET 0x60
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_24_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_24_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_24_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_24_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_24_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_24_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_4::entry.entry_25_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_4::entry::entry_25_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_4::entry::entry_25_32 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_25_32_OFFSET 0x19
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_25_32_BYTE_OFFSET 0x64
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_25_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_25_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_25_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_25_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_25_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_25_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_4::entry.entry_26_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_4::entry::entry_26_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_4::entry::entry_26_32 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_26_32_OFFSET 0x1a
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_26_32_BYTE_OFFSET 0x68
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_26_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_26_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_26_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_26_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_26_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_26_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_4::entry.entry_27_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_4::entry::entry_27_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_4::entry::entry_27_32 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_27_32_OFFSET 0x1b
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_27_32_BYTE_OFFSET 0x6c
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_27_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_27_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_27_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_27_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_27_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_27_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_4::entry.entry_28_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_4::entry::entry_28_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_4::entry::entry_28_32 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_28_32_OFFSET 0x1c
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_28_32_BYTE_OFFSET 0x70
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_28_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_28_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_28_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_28_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_28_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_28_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_4::entry.entry_29_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_4::entry::entry_29_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_4::entry::entry_29_32 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_29_32_OFFSET 0x1d
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_29_32_BYTE_OFFSET 0x74
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_29_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_29_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_29_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_29_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_29_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_29_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_4::entry.entry_30_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_4::entry::entry_30_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_4::entry::entry_30_32 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_30_32_OFFSET 0x1e
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_30_32_BYTE_OFFSET 0x78
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_30_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_30_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_30_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_30_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_30_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_30_32_WRITE_MASK 0x00000000
/* Register member: cap_pbm_csr::dhs_col_4::entry.entry_31_32              */
/* Register type referenced: cap_pbm_csr::dhs_col_4::entry::entry_31_32    */
/* Register template referenced: cap_pbm_csr::dhs_col_4::entry::entry_31_32 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_31_32_OFFSET 0x1f
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_31_32_BYTE_OFFSET 0x7c
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_31_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_31_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_31_32_RESET_VALUE 0x00000000
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_31_32_RESET_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_31_32_READ_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_31_32_WRITE_MASK 0x00000000

/* Wide Register type: cap_pbm_csr::dhs_col_4::entry                       */
/* Wide Register template: cap_pbm_csr::dhs_col_4::entry                   */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_SIZE 0x1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_BYTE_SIZE 0x80

/* Register type: cap_pbm_csr::dhs_col_4::entry::entry_0_32                */
/* Register template: cap_pbm_csr::dhs_col_4::entry::entry_0_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */
/* Field member: cap_pbm_csr::dhs_col_4::entry::entry_0_32.subcol0_data_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_MSB 31
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_LSB 0
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_0_32_SUBCOL0_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_4::entry::entry_1_32                */
/* Register template: cap_pbm_csr::dhs_col_4::entry::entry_1_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */
/* Field member: cap_pbm_csr::dhs_col_4::entry::entry_1_32.subcol0_data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_MSB 31
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_LSB 0
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_1_32_SUBCOL0_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_4::entry::entry_2_32                */
/* Register template: cap_pbm_csr::dhs_col_4::entry::entry_2_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */
/* Field member: cap_pbm_csr::dhs_col_4::entry::entry_2_32.subcol0_data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_MSB 31
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_LSB 0
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_2_32_SUBCOL0_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_4::entry::entry_3_32                */
/* Register template: cap_pbm_csr::dhs_col_4::entry::entry_3_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */
/* Field member: cap_pbm_csr::dhs_col_4::entry::entry_3_32.subcol0_data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_MSB 31
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_LSB 0
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_3_32_SUBCOL0_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_4::entry::entry_4_32                */
/* Register template: cap_pbm_csr::dhs_col_4::entry::entry_4_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */
/* Field member: cap_pbm_csr::dhs_col_4::entry::entry_4_32.subcol0_data_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_MSB 31
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_LSB 0
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_4_32_SUBCOL0_DATA_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_4::entry::entry_5_32                */
/* Register template: cap_pbm_csr::dhs_col_4::entry::entry_5_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */
/* Field member: cap_pbm_csr::dhs_col_4::entry::entry_5_32.subcol0_data_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_MSB 31
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_LSB 0
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_5_32_SUBCOL0_DATA_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_4::entry::entry_6_32                */
/* Register template: cap_pbm_csr::dhs_col_4::entry::entry_6_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */
/* Field member: cap_pbm_csr::dhs_col_4::entry::entry_6_32.subcol0_data_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_MSB 31
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_LSB 0
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_6_32_SUBCOL0_DATA_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_4::entry::entry_7_32                */
/* Register template: cap_pbm_csr::dhs_col_4::entry::entry_7_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */
/* Field member: cap_pbm_csr::dhs_col_4::entry::entry_7_32.subcol0_data_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_MSB 31
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_LSB 0
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_7_32_SUBCOL0_DATA_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_4::entry::entry_8_32                */
/* Register template: cap_pbm_csr::dhs_col_4::entry::entry_8_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */
/* Field member: cap_pbm_csr::dhs_col_4::entry::entry_8_32.subcol1_data_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_MSB 31
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_LSB 0
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_8_32_SUBCOL1_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_4::entry::entry_9_32                */
/* Register template: cap_pbm_csr::dhs_col_4::entry::entry_9_32            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */
/* Field member: cap_pbm_csr::dhs_col_4::entry::entry_9_32.subcol1_data_63_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_MSB 31
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_LSB 0
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_9_32_SUBCOL1_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_4::entry::entry_10_32               */
/* Register template: cap_pbm_csr::dhs_col_4::entry::entry_10_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */
/* Field member: cap_pbm_csr::dhs_col_4::entry::entry_10_32.subcol1_data_95_64 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_MSB 31
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_LSB 0
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_10_32_SUBCOL1_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_4::entry::entry_11_32               */
/* Register template: cap_pbm_csr::dhs_col_4::entry::entry_11_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */
/* Field member: cap_pbm_csr::dhs_col_4::entry::entry_11_32.subcol1_data_127_96 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_MSB 31
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_LSB 0
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_11_32_SUBCOL1_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_4::entry::entry_12_32               */
/* Register template: cap_pbm_csr::dhs_col_4::entry::entry_12_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */
/* Field member: cap_pbm_csr::dhs_col_4::entry::entry_12_32.subcol1_data_159_128 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_MSB 31
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_LSB 0
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_12_32_SUBCOL1_DATA_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_4::entry::entry_13_32               */
/* Register template: cap_pbm_csr::dhs_col_4::entry::entry_13_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */
/* Field member: cap_pbm_csr::dhs_col_4::entry::entry_13_32.subcol1_data_191_160 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_MSB 31
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_LSB 0
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_13_32_SUBCOL1_DATA_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_4::entry::entry_14_32               */
/* Register template: cap_pbm_csr::dhs_col_4::entry::entry_14_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */
/* Field member: cap_pbm_csr::dhs_col_4::entry::entry_14_32.subcol1_data_223_192 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_MSB 31
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_LSB 0
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_14_32_SUBCOL1_DATA_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_4::entry::entry_15_32               */
/* Register template: cap_pbm_csr::dhs_col_4::entry::entry_15_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */
/* Field member: cap_pbm_csr::dhs_col_4::entry::entry_15_32.subcol1_data_255_224 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_MSB 31
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_LSB 0
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_WIDTH 32
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_15_32_SUBCOL1_DATA_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::dhs_col_4::entry::entry_16_32               */
/* Register template: cap_pbm_csr::dhs_col_4::entry::entry_16_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */
/* Field member: cap_pbm_csr::dhs_col_4::entry::entry_16_32.subcol1_sideband */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_MSB 31
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_LSB 26
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_WIDTH 6
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_FIELD_MASK 0xfc000000
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_GET(x) \
   (((x) & 0xfc000000) >> 26)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_SET(x) \
   (((x) << 26) & 0xfc000000)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL1_SIDEBAND_MODIFY(r, x) \
   ((((x) << 26) & 0xfc000000) | ((r) & 0x03ffffff))
/* Field member: cap_pbm_csr::dhs_col_4::entry::entry_16_32.subcol0_sideband */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_MSB 25
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_LSB 20
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_WIDTH 6
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_FIELD_MASK 0x03f00000
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_GET(x) \
   (((x) & 0x03f00000) >> 20)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_SET(x) \
   (((x) << 20) & 0x03f00000)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL0_SIDEBAND_MODIFY(r, x) \
   ((((x) << 20) & 0x03f00000) | ((r) & 0xfc0fffff))
/* Field member: cap_pbm_csr::dhs_col_4::entry::entry_16_32.subcol1_ecc    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL1_ECC_MSB 19
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL1_ECC_LSB 10
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL1_ECC_WIDTH 10
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL1_ECC_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL1_ECC_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL1_ECC_FIELD_MASK 0x000ffc00
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL1_ECC_GET(x) \
   (((x) & 0x000ffc00) >> 10)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL1_ECC_SET(x) \
   (((x) << 10) & 0x000ffc00)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL1_ECC_MODIFY(r, x) \
   ((((x) << 10) & 0x000ffc00) | ((r) & 0xfff003ff))
/* Field member: cap_pbm_csr::dhs_col_4::entry::entry_16_32.subcol0_ecc    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL0_ECC_MSB 9
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL0_ECC_LSB 0
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL0_ECC_WIDTH 10
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL0_ECC_READ_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL0_ECC_WRITE_ACCESS 1
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL0_ECC_FIELD_MASK 0x000003ff
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL0_ECC_GET(x) \
   ((x) & 0x000003ff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL0_ECC_SET(x) \
   ((x) & 0x000003ff)
#define CAP_PBM_CSR_DHS_COL_4_ENTRY_ENTRY_16_32_SUBCOL0_ECC_MODIFY(r, x) \
   (((x) & 0x000003ff) | ((r) & 0xfffffc00))

/* Register type: cap_pbm_csr::dhs_col_4::entry::entry_17_32               */
/* Register template: cap_pbm_csr::dhs_col_4::entry::entry_17_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */

/* Register type: cap_pbm_csr::dhs_col_4::entry::entry_18_32               */
/* Register template: cap_pbm_csr::dhs_col_4::entry::entry_18_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */

/* Register type: cap_pbm_csr::dhs_col_4::entry::entry_19_32               */
/* Register template: cap_pbm_csr::dhs_col_4::entry::entry_19_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */

/* Register type: cap_pbm_csr::dhs_col_4::entry::entry_20_32               */
/* Register template: cap_pbm_csr::dhs_col_4::entry::entry_20_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */

/* Register type: cap_pbm_csr::dhs_col_4::entry::entry_21_32               */
/* Register template: cap_pbm_csr::dhs_col_4::entry::entry_21_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */

/* Register type: cap_pbm_csr::dhs_col_4::entry::entry_22_32               */
/* Register template: cap_pbm_csr::dhs_col_4::entry::entry_22_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */

/* Register type: cap_pbm_csr::dhs_col_4::entry::entry_23_32               */
/* Register template: cap_pbm_csr::dhs_col_4::entry::entry_23_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */

/* Register type: cap_pbm_csr::dhs_col_4::entry::entry_24_32               */
/* Register template: cap_pbm_csr::dhs_col_4::entry::entry_24_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */

/* Register type: cap_pbm_csr::dhs_col_4::entry::entry_25_32               */
/* Register template: cap_pbm_csr::dhs_col_4::entry::entry_25_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */

/* Register type: cap_pbm_csr::dhs_col_4::entry::entry_26_32               */
/* Register template: cap_pbm_csr::dhs_col_4::entry::entry_26_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */

/* Register type: cap_pbm_csr::dhs_col_4::entry::entry_27_32               */
/* Register template: cap_pbm_csr::dhs_col_4::entry::entry_27_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */

/* Register type: cap_pbm_csr::dhs_col_4::entry::entry_28_32               */
/* Register template: cap_pbm_csr::dhs_col_4::entry::entry_28_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */

/* Register type: cap_pbm_csr::dhs_col_4::entry::entry_29_32               */
/* Register template: cap_pbm_csr::dhs_col_4::entry::entry_29_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */

/* Register type: cap_pbm_csr::dhs_col_4::entry::entry_30_32               */
/* Register template: cap_pbm_csr::dhs_col_4::entry::entry_30_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */

/* Register type: cap_pbm_csr::dhs_col_4::entry::entry_31_32               */
/* Register template: cap_pbm_csr::dhs_col_4::entry::entry_31_32           */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */

/* Register type: cap_pbm_csr::cfg_col_4                                   */
/* Register template: cap_pbm_csr::cfg_col_4                               */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 340 */
/* Field member: cap_pbm_csr::cfg_col_4.dhs_eccbypass                      */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PBM_CSR_CFG_COL_4_DHS_ECCBYPASS_MSB 2
#define CAP_PBM_CSR_CFG_COL_4_DHS_ECCBYPASS_LSB 2
#define CAP_PBM_CSR_CFG_COL_4_DHS_ECCBYPASS_WIDTH 1
#define CAP_PBM_CSR_CFG_COL_4_DHS_ECCBYPASS_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_4_DHS_ECCBYPASS_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_4_DHS_ECCBYPASS_RESET 0x0
#define CAP_PBM_CSR_CFG_COL_4_DHS_ECCBYPASS_FIELD_MASK 0x00000004
#define CAP_PBM_CSR_CFG_COL_4_DHS_ECCBYPASS_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_PBM_CSR_CFG_COL_4_DHS_ECCBYPASS_SET(x) (((x) << 2) & 0x00000004)
#define CAP_PBM_CSR_CFG_COL_4_DHS_ECCBYPASS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pbm_csr::cfg_col_4.ecc_disable_cor                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PBM_CSR_CFG_COL_4_ECC_DISABLE_COR_MSB 1
#define CAP_PBM_CSR_CFG_COL_4_ECC_DISABLE_COR_LSB 1
#define CAP_PBM_CSR_CFG_COL_4_ECC_DISABLE_COR_WIDTH 1
#define CAP_PBM_CSR_CFG_COL_4_ECC_DISABLE_COR_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_4_ECC_DISABLE_COR_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_4_ECC_DISABLE_COR_RESET 0x0
#define CAP_PBM_CSR_CFG_COL_4_ECC_DISABLE_COR_FIELD_MASK 0x00000002
#define CAP_PBM_CSR_CFG_COL_4_ECC_DISABLE_COR_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PBM_CSR_CFG_COL_4_ECC_DISABLE_COR_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PBM_CSR_CFG_COL_4_ECC_DISABLE_COR_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pbm_csr::cfg_col_4.ecc_disable_det                    */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PBM_CSR_CFG_COL_4_ECC_DISABLE_DET_MSB 0
#define CAP_PBM_CSR_CFG_COL_4_ECC_DISABLE_DET_LSB 0
#define CAP_PBM_CSR_CFG_COL_4_ECC_DISABLE_DET_WIDTH 1
#define CAP_PBM_CSR_CFG_COL_4_ECC_DISABLE_DET_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_4_ECC_DISABLE_DET_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_COL_4_ECC_DISABLE_DET_RESET 0x0
#define CAP_PBM_CSR_CFG_COL_4_ECC_DISABLE_DET_FIELD_MASK 0x00000001
#define CAP_PBM_CSR_CFG_COL_4_ECC_DISABLE_DET_GET(x) ((x) & 0x00000001)
#define CAP_PBM_CSR_CFG_COL_4_ECC_DISABLE_DET_SET(x) ((x) & 0x00000001)
#define CAP_PBM_CSR_CFG_COL_4_ECC_DISABLE_DET_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pbm_csr::cnt_write0                                  */
/* Register template: cap_pbm_csr::cnt_write0                              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 346 */
/* Field member: cap_pbm_csr::cnt_write0.count                             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PBM_CSR_CNT_WRITE0_COUNT_MSB 7
#define CAP_PBM_CSR_CNT_WRITE0_COUNT_LSB 0
#define CAP_PBM_CSR_CNT_WRITE0_COUNT_WIDTH 8
#define CAP_PBM_CSR_CNT_WRITE0_COUNT_READ_ACCESS 1
#define CAP_PBM_CSR_CNT_WRITE0_COUNT_WRITE_ACCESS 1
#define CAP_PBM_CSR_CNT_WRITE0_COUNT_RESET 0x00
#define CAP_PBM_CSR_CNT_WRITE0_COUNT_FIELD_MASK 0x000000ff
#define CAP_PBM_CSR_CNT_WRITE0_COUNT_GET(x) ((x) & 0x000000ff)
#define CAP_PBM_CSR_CNT_WRITE0_COUNT_SET(x) ((x) & 0x000000ff)
#define CAP_PBM_CSR_CNT_WRITE0_COUNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pbm_csr::cnt_write1                                  */
/* Register template: cap_pbm_csr::cnt_write1                              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 351 */
/* Field member: cap_pbm_csr::cnt_write1.count                             */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PBM_CSR_CNT_WRITE1_COUNT_MSB 7
#define CAP_PBM_CSR_CNT_WRITE1_COUNT_LSB 0
#define CAP_PBM_CSR_CNT_WRITE1_COUNT_WIDTH 8
#define CAP_PBM_CSR_CNT_WRITE1_COUNT_READ_ACCESS 1
#define CAP_PBM_CSR_CNT_WRITE1_COUNT_WRITE_ACCESS 1
#define CAP_PBM_CSR_CNT_WRITE1_COUNT_RESET 0x00
#define CAP_PBM_CSR_CNT_WRITE1_COUNT_FIELD_MASK 0x000000ff
#define CAP_PBM_CSR_CNT_WRITE1_COUNT_GET(x) ((x) & 0x000000ff)
#define CAP_PBM_CSR_CNT_WRITE1_COUNT_SET(x) ((x) & 0x000000ff)
#define CAP_PBM_CSR_CNT_WRITE1_COUNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pbm_csr::cnt_read                                    */
/* Register template: cap_pbm_csr::cnt_read                                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 356 */
/* Field member: cap_pbm_csr::cnt_read.count                               */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PBM_CSR_CNT_READ_COUNT_MSB 7
#define CAP_PBM_CSR_CNT_READ_COUNT_LSB 0
#define CAP_PBM_CSR_CNT_READ_COUNT_WIDTH 8
#define CAP_PBM_CSR_CNT_READ_COUNT_READ_ACCESS 1
#define CAP_PBM_CSR_CNT_READ_COUNT_WRITE_ACCESS 1
#define CAP_PBM_CSR_CNT_READ_COUNT_RESET 0x00
#define CAP_PBM_CSR_CNT_READ_COUNT_FIELD_MASK 0x000000ff
#define CAP_PBM_CSR_CNT_READ_COUNT_GET(x) ((x) & 0x000000ff)
#define CAP_PBM_CSR_CNT_READ_COUNT_SET(x) ((x) & 0x000000ff)
#define CAP_PBM_CSR_CNT_READ_COUNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pbm_csr::cfg_bist_row_0                         */
/* Wide Register template: cap_pbm_csr::cfg_bist_row_0                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 361 */
#define CAP_PBM_CSR_CFG_BIST_ROW_0_SIZE 0x2
#define CAP_PBM_CSR_CFG_BIST_ROW_0_BYTE_SIZE 0x8

/* Register type: cap_pbm_csr::cfg_bist_row_0::cfg_bist_row_0_0_2          */
/* Register template: cap_pbm_csr::cfg_bist_row_0::cfg_bist_row_0_0_2      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 361 */
/* Field member: cap_pbm_csr::cfg_bist_row_0::cfg_bist_row_0_0_2.run_31_0  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_0_2_RUN_31_0_MSB 31
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_0_2_RUN_31_0_LSB 0
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_0_2_RUN_31_0_WIDTH 32
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_0_2_RUN_31_0_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_0_2_RUN_31_0_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_0_2_RUN_31_0_RESET 0x00000000
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_0_2_RUN_31_0_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_0_2_RUN_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_0_2_RUN_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_0_2_RUN_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::cfg_bist_row_0::cfg_bist_row_0_1_2          */
/* Register template: cap_pbm_csr::cfg_bist_row_0::cfg_bist_row_0_1_2      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 361 */
/* Field member: cap_pbm_csr::cfg_bist_row_0::cfg_bist_row_0_1_2.run_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_1_2_RUN_39_32_MSB 7
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_1_2_RUN_39_32_LSB 0
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_1_2_RUN_39_32_WIDTH 8
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_1_2_RUN_39_32_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_1_2_RUN_39_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_1_2_RUN_39_32_RESET 0x00
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_1_2_RUN_39_32_FIELD_MASK 0x000000ff
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_1_2_RUN_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_1_2_RUN_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PBM_CSR_CFG_BIST_ROW_0_CFG_BIST_ROW_0_1_2_RUN_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pbm_csr::sta_bist_row_0                         */
/* Wide Register template: cap_pbm_csr::sta_bist_row_0                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 366 */
#define CAP_PBM_CSR_STA_BIST_ROW_0_SIZE 0x4
#define CAP_PBM_CSR_STA_BIST_ROW_0_BYTE_SIZE 0x10

/* Register type: cap_pbm_csr::sta_bist_row_0::sta_bist_row_0_0_3          */
/* Register template: cap_pbm_csr::sta_bist_row_0::sta_bist_row_0_0_3      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 366 */
/* Field member: cap_pbm_csr::sta_bist_row_0::sta_bist_row_0_0_3.done_pass_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_0_3_DONE_PASS_31_0_MSB 31
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_0_3_DONE_PASS_31_0_LSB 0
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_0_3_DONE_PASS_31_0_WIDTH 32
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_0_3_DONE_PASS_31_0_READ_ACCESS 1
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_0_3_DONE_PASS_31_0_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_0_3_DONE_PASS_31_0_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_0_3_DONE_PASS_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_0_3_DONE_PASS_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_0_3_DONE_PASS_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::sta_bist_row_0::sta_bist_row_0_1_3          */
/* Register template: cap_pbm_csr::sta_bist_row_0::sta_bist_row_0_1_3      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 366 */
/* Field member: cap_pbm_csr::sta_bist_row_0::sta_bist_row_0_1_3.done_fail_23_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_1_3_DONE_FAIL_23_0_MSB 31
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_1_3_DONE_FAIL_23_0_LSB 8
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_1_3_DONE_FAIL_23_0_WIDTH 24
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_1_3_DONE_FAIL_23_0_READ_ACCESS 1
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_1_3_DONE_FAIL_23_0_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_1_3_DONE_FAIL_23_0_FIELD_MASK 0xffffff00
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_1_3_DONE_FAIL_23_0_GET(x) \
   (((x) & 0xffffff00) >> 8)
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_1_3_DONE_FAIL_23_0_SET(x) \
   (((x) << 8) & 0xffffff00)
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_1_3_DONE_FAIL_23_0_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00) | ((r) & 0x000000ff))
/* Field member: cap_pbm_csr::sta_bist_row_0::sta_bist_row_0_1_3.done_pass_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_1_3_DONE_PASS_39_32_MSB 7
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_1_3_DONE_PASS_39_32_LSB 0
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_1_3_DONE_PASS_39_32_WIDTH 8
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_1_3_DONE_PASS_39_32_READ_ACCESS 1
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_1_3_DONE_PASS_39_32_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_1_3_DONE_PASS_39_32_FIELD_MASK 0x000000ff
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_1_3_DONE_PASS_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_1_3_DONE_PASS_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_1_3_DONE_PASS_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pbm_csr::sta_bist_row_0::sta_bist_row_0_2_3          */
/* Register template: cap_pbm_csr::sta_bist_row_0::sta_bist_row_0_2_3      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 366 */
/* Field member: cap_pbm_csr::sta_bist_row_0::sta_bist_row_0_2_3.done_fail_39_24 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_2_3_DONE_FAIL_39_24_MSB 15
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_2_3_DONE_FAIL_39_24_LSB 0
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_2_3_DONE_FAIL_39_24_WIDTH 16
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_2_3_DONE_FAIL_39_24_READ_ACCESS 1
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_2_3_DONE_FAIL_39_24_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_2_3_DONE_FAIL_39_24_FIELD_MASK 0x0000ffff
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_2_3_DONE_FAIL_39_24_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_2_3_DONE_FAIL_39_24_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PBM_CSR_STA_BIST_ROW_0_STA_BIST_ROW_0_2_3_DONE_FAIL_39_24_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Register type: cap_pbm_csr::cfg_bist_row_1                         */
/* Wide Register template: cap_pbm_csr::cfg_bist_row_1                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 372 */
#define CAP_PBM_CSR_CFG_BIST_ROW_1_SIZE 0x2
#define CAP_PBM_CSR_CFG_BIST_ROW_1_BYTE_SIZE 0x8

/* Register type: cap_pbm_csr::cfg_bist_row_1::cfg_bist_row_1_0_2          */
/* Register template: cap_pbm_csr::cfg_bist_row_1::cfg_bist_row_1_0_2      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 372 */
/* Field member: cap_pbm_csr::cfg_bist_row_1::cfg_bist_row_1_0_2.run_31_0  */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_0_2_RUN_31_0_MSB 31
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_0_2_RUN_31_0_LSB 0
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_0_2_RUN_31_0_WIDTH 32
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_0_2_RUN_31_0_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_0_2_RUN_31_0_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_0_2_RUN_31_0_RESET 0x00000000
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_0_2_RUN_31_0_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_0_2_RUN_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_0_2_RUN_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_0_2_RUN_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::cfg_bist_row_1::cfg_bist_row_1_1_2          */
/* Register template: cap_pbm_csr::cfg_bist_row_1::cfg_bist_row_1_1_2      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 372 */
/* Field member: cap_pbm_csr::cfg_bist_row_1::cfg_bist_row_1_1_2.run_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_1_2_RUN_39_32_MSB 7
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_1_2_RUN_39_32_LSB 0
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_1_2_RUN_39_32_WIDTH 8
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_1_2_RUN_39_32_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_1_2_RUN_39_32_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_1_2_RUN_39_32_RESET 0x00
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_1_2_RUN_39_32_FIELD_MASK 0x000000ff
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_1_2_RUN_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_1_2_RUN_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PBM_CSR_CFG_BIST_ROW_1_CFG_BIST_ROW_1_1_2_RUN_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pbm_csr::sta_bist_row_1                         */
/* Wide Register template: cap_pbm_csr::sta_bist_row_1                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 377 */
#define CAP_PBM_CSR_STA_BIST_ROW_1_SIZE 0x4
#define CAP_PBM_CSR_STA_BIST_ROW_1_BYTE_SIZE 0x10

/* Register type: cap_pbm_csr::sta_bist_row_1::sta_bist_row_1_0_3          */
/* Register template: cap_pbm_csr::sta_bist_row_1::sta_bist_row_1_0_3      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 377 */
/* Field member: cap_pbm_csr::sta_bist_row_1::sta_bist_row_1_0_3.done_pass_31_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_0_3_DONE_PASS_31_0_MSB 31
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_0_3_DONE_PASS_31_0_LSB 0
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_0_3_DONE_PASS_31_0_WIDTH 32
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_0_3_DONE_PASS_31_0_READ_ACCESS 1
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_0_3_DONE_PASS_31_0_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_0_3_DONE_PASS_31_0_FIELD_MASK 0xffffffff
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_0_3_DONE_PASS_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_0_3_DONE_PASS_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_0_3_DONE_PASS_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pbm_csr::sta_bist_row_1::sta_bist_row_1_1_3          */
/* Register template: cap_pbm_csr::sta_bist_row_1::sta_bist_row_1_1_3      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 377 */
/* Field member: cap_pbm_csr::sta_bist_row_1::sta_bist_row_1_1_3.done_fail_23_0 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_1_3_DONE_FAIL_23_0_MSB 31
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_1_3_DONE_FAIL_23_0_LSB 8
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_1_3_DONE_FAIL_23_0_WIDTH 24
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_1_3_DONE_FAIL_23_0_READ_ACCESS 1
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_1_3_DONE_FAIL_23_0_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_1_3_DONE_FAIL_23_0_FIELD_MASK 0xffffff00
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_1_3_DONE_FAIL_23_0_GET(x) \
   (((x) & 0xffffff00) >> 8)
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_1_3_DONE_FAIL_23_0_SET(x) \
   (((x) << 8) & 0xffffff00)
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_1_3_DONE_FAIL_23_0_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00) | ((r) & 0x000000ff))
/* Field member: cap_pbm_csr::sta_bist_row_1::sta_bist_row_1_1_3.done_pass_39_32 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_1_3_DONE_PASS_39_32_MSB 7
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_1_3_DONE_PASS_39_32_LSB 0
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_1_3_DONE_PASS_39_32_WIDTH 8
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_1_3_DONE_PASS_39_32_READ_ACCESS 1
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_1_3_DONE_PASS_39_32_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_1_3_DONE_PASS_39_32_FIELD_MASK 0x000000ff
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_1_3_DONE_PASS_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_1_3_DONE_PASS_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_1_3_DONE_PASS_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pbm_csr::sta_bist_row_1::sta_bist_row_1_2_3          */
/* Register template: cap_pbm_csr::sta_bist_row_1::sta_bist_row_1_2_3      */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 377 */
/* Field member: cap_pbm_csr::sta_bist_row_1::sta_bist_row_1_2_3.done_fail_39_24 */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_2_3_DONE_FAIL_39_24_MSB 15
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_2_3_DONE_FAIL_39_24_LSB 0
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_2_3_DONE_FAIL_39_24_WIDTH 16
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_2_3_DONE_FAIL_39_24_READ_ACCESS 1
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_2_3_DONE_FAIL_39_24_WRITE_ACCESS 0
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_2_3_DONE_FAIL_39_24_FIELD_MASK 0x0000ffff
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_2_3_DONE_FAIL_39_24_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_2_3_DONE_FAIL_39_24_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PBM_CSR_STA_BIST_ROW_1_STA_BIST_ROW_1_2_3_DONE_FAIL_39_24_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pbm_csr::cfg_dhs                                     */
/* Register template: cap_pbm_csr::cfg_dhs                                 */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 383 */
/* Field member: cap_pbm_csr::cfg_dhs.address                              */
/* Source filename: /home/kinjal/pen_src/asic/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PBM_CSR_CFG_DHS_ADDRESS_MSB 13
#define CAP_PBM_CSR_CFG_DHS_ADDRESS_LSB 0
#define CAP_PBM_CSR_CFG_DHS_ADDRESS_WIDTH 14
#define CAP_PBM_CSR_CFG_DHS_ADDRESS_READ_ACCESS 1
#define CAP_PBM_CSR_CFG_DHS_ADDRESS_WRITE_ACCESS 1
#define CAP_PBM_CSR_CFG_DHS_ADDRESS_RESET 0x0000
#define CAP_PBM_CSR_CFG_DHS_ADDRESS_FIELD_MASK 0x00003fff
#define CAP_PBM_CSR_CFG_DHS_ADDRESS_GET(x) ((x) & 0x00003fff)
#define CAP_PBM_CSR_CFG_DHS_ADDRESS_SET(x) ((x) & 0x00003fff)
#define CAP_PBM_CSR_CFG_DHS_ADDRESS_MODIFY(r, x) \
   (((x) & 0x00003fff) | ((r) & 0xffffc000))

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */
#ifndef __ASSEMBLY__

/* Typedef for Group: cap_pbm_csr::int_groups                              */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 135 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_pbm_csr_int_groups, *PTR_Cap_pbm_csr_int_groups;

/* Typedef for Group: cap_pbm_csr::int_ecc_col0                            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 169 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_pbm_csr_int_ecc_col0, *PTR_Cap_pbm_csr_int_ecc_col0;

/* Typedef for Wide Register: cap_pbm_csr::dhs_col_0::entry                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 177 */
typedef struct {
   volatile uint32_t entry_0_32; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_32; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_32; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_32; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_32; /**< Offset 0x10 (R/W) */
   volatile uint32_t entry_5_32; /**< Offset 0x14 (R/W) */
   volatile uint32_t entry_6_32; /**< Offset 0x18 (R/W) */
   volatile uint32_t entry_7_32; /**< Offset 0x1c (R/W) */
   volatile uint32_t entry_8_32; /**< Offset 0x20 (R/W) */
   volatile uint32_t entry_9_32; /**< Offset 0x24 (R/W) */
   volatile uint32_t entry_10_32; /**< Offset 0x28 (R/W) */
   volatile uint32_t entry_11_32; /**< Offset 0x2c (R/W) */
   volatile uint32_t entry_12_32; /**< Offset 0x30 (R/W) */
   volatile uint32_t entry_13_32; /**< Offset 0x34 (R/W) */
   volatile uint32_t entry_14_32; /**< Offset 0x38 (R/W) */
   volatile uint32_t entry_15_32; /**< Offset 0x3c (R/W) */
   volatile uint32_t entry_16_32; /**< Offset 0x40 (R/W) */
   uint32_t entry_17_32; /**< Offset 0x44 (R/W) */
   uint32_t entry_18_32; /**< Offset 0x48 (R/W) */
   uint32_t entry_19_32; /**< Offset 0x4c (R/W) */
   uint32_t entry_20_32; /**< Offset 0x50 (R/W) */
   uint32_t entry_21_32; /**< Offset 0x54 (R/W) */
   uint32_t entry_22_32; /**< Offset 0x58 (R/W) */
   uint32_t entry_23_32; /**< Offset 0x5c (R/W) */
   uint32_t entry_24_32; /**< Offset 0x60 (R/W) */
   uint32_t entry_25_32; /**< Offset 0x64 (R/W) */
   uint32_t entry_26_32; /**< Offset 0x68 (R/W) */
   uint32_t entry_27_32; /**< Offset 0x6c (R/W) */
   uint32_t entry_28_32; /**< Offset 0x70 (R/W) */
   uint32_t entry_29_32; /**< Offset 0x74 (R/W) */
   uint32_t entry_30_32; /**< Offset 0x78 (R/W) */
   uint32_t entry_31_32; /**< Offset 0x7c (R/W) */
} Cap_pbm_csr_dhs_col_0_entry, *PTR_Cap_pbm_csr_dhs_col_0_entry;

/* Typedef for Wide Memory: cap_pbm_csr::dhs_col_0                         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 171 */
typedef struct {
   volatile Cap_pbm_csr_dhs_col_0_entry entry; /**< Offset 0x0 (R/W) */
} Cap_pbm_csr_dhs_col_0, *PTR_Cap_pbm_csr_dhs_col_0;

/* Typedef for Group: cap_pbm_csr::int_ecc_col1                            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 207 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_pbm_csr_int_ecc_col1, *PTR_Cap_pbm_csr_int_ecc_col1;

/* Typedef for Wide Register: cap_pbm_csr::dhs_col_1::entry                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 215 */
typedef struct {
   volatile uint32_t entry_0_32; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_32; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_32; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_32; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_32; /**< Offset 0x10 (R/W) */
   volatile uint32_t entry_5_32; /**< Offset 0x14 (R/W) */
   volatile uint32_t entry_6_32; /**< Offset 0x18 (R/W) */
   volatile uint32_t entry_7_32; /**< Offset 0x1c (R/W) */
   volatile uint32_t entry_8_32; /**< Offset 0x20 (R/W) */
   volatile uint32_t entry_9_32; /**< Offset 0x24 (R/W) */
   volatile uint32_t entry_10_32; /**< Offset 0x28 (R/W) */
   volatile uint32_t entry_11_32; /**< Offset 0x2c (R/W) */
   volatile uint32_t entry_12_32; /**< Offset 0x30 (R/W) */
   volatile uint32_t entry_13_32; /**< Offset 0x34 (R/W) */
   volatile uint32_t entry_14_32; /**< Offset 0x38 (R/W) */
   volatile uint32_t entry_15_32; /**< Offset 0x3c (R/W) */
   volatile uint32_t entry_16_32; /**< Offset 0x40 (R/W) */
   uint32_t entry_17_32; /**< Offset 0x44 (R/W) */
   uint32_t entry_18_32; /**< Offset 0x48 (R/W) */
   uint32_t entry_19_32; /**< Offset 0x4c (R/W) */
   uint32_t entry_20_32; /**< Offset 0x50 (R/W) */
   uint32_t entry_21_32; /**< Offset 0x54 (R/W) */
   uint32_t entry_22_32; /**< Offset 0x58 (R/W) */
   uint32_t entry_23_32; /**< Offset 0x5c (R/W) */
   uint32_t entry_24_32; /**< Offset 0x60 (R/W) */
   uint32_t entry_25_32; /**< Offset 0x64 (R/W) */
   uint32_t entry_26_32; /**< Offset 0x68 (R/W) */
   uint32_t entry_27_32; /**< Offset 0x6c (R/W) */
   uint32_t entry_28_32; /**< Offset 0x70 (R/W) */
   uint32_t entry_29_32; /**< Offset 0x74 (R/W) */
   uint32_t entry_30_32; /**< Offset 0x78 (R/W) */
   uint32_t entry_31_32; /**< Offset 0x7c (R/W) */
} Cap_pbm_csr_dhs_col_1_entry, *PTR_Cap_pbm_csr_dhs_col_1_entry;

/* Typedef for Wide Memory: cap_pbm_csr::dhs_col_1                         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 209 */
typedef struct {
   volatile Cap_pbm_csr_dhs_col_1_entry entry; /**< Offset 0x0 (R/W) */
} Cap_pbm_csr_dhs_col_1, *PTR_Cap_pbm_csr_dhs_col_1;

/* Typedef for Group: cap_pbm_csr::int_ecc_col2                            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 245 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_pbm_csr_int_ecc_col2, *PTR_Cap_pbm_csr_int_ecc_col2;

/* Typedef for Wide Register: cap_pbm_csr::dhs_col_2::entry                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 253 */
typedef struct {
   volatile uint32_t entry_0_32; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_32; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_32; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_32; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_32; /**< Offset 0x10 (R/W) */
   volatile uint32_t entry_5_32; /**< Offset 0x14 (R/W) */
   volatile uint32_t entry_6_32; /**< Offset 0x18 (R/W) */
   volatile uint32_t entry_7_32; /**< Offset 0x1c (R/W) */
   volatile uint32_t entry_8_32; /**< Offset 0x20 (R/W) */
   volatile uint32_t entry_9_32; /**< Offset 0x24 (R/W) */
   volatile uint32_t entry_10_32; /**< Offset 0x28 (R/W) */
   volatile uint32_t entry_11_32; /**< Offset 0x2c (R/W) */
   volatile uint32_t entry_12_32; /**< Offset 0x30 (R/W) */
   volatile uint32_t entry_13_32; /**< Offset 0x34 (R/W) */
   volatile uint32_t entry_14_32; /**< Offset 0x38 (R/W) */
   volatile uint32_t entry_15_32; /**< Offset 0x3c (R/W) */
   volatile uint32_t entry_16_32; /**< Offset 0x40 (R/W) */
   uint32_t entry_17_32; /**< Offset 0x44 (R/W) */
   uint32_t entry_18_32; /**< Offset 0x48 (R/W) */
   uint32_t entry_19_32; /**< Offset 0x4c (R/W) */
   uint32_t entry_20_32; /**< Offset 0x50 (R/W) */
   uint32_t entry_21_32; /**< Offset 0x54 (R/W) */
   uint32_t entry_22_32; /**< Offset 0x58 (R/W) */
   uint32_t entry_23_32; /**< Offset 0x5c (R/W) */
   uint32_t entry_24_32; /**< Offset 0x60 (R/W) */
   uint32_t entry_25_32; /**< Offset 0x64 (R/W) */
   uint32_t entry_26_32; /**< Offset 0x68 (R/W) */
   uint32_t entry_27_32; /**< Offset 0x6c (R/W) */
   uint32_t entry_28_32; /**< Offset 0x70 (R/W) */
   uint32_t entry_29_32; /**< Offset 0x74 (R/W) */
   uint32_t entry_30_32; /**< Offset 0x78 (R/W) */
   uint32_t entry_31_32; /**< Offset 0x7c (R/W) */
} Cap_pbm_csr_dhs_col_2_entry, *PTR_Cap_pbm_csr_dhs_col_2_entry;

/* Typedef for Wide Memory: cap_pbm_csr::dhs_col_2                         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 247 */
typedef struct {
   volatile Cap_pbm_csr_dhs_col_2_entry entry; /**< Offset 0x0 (R/W) */
} Cap_pbm_csr_dhs_col_2, *PTR_Cap_pbm_csr_dhs_col_2;

/* Typedef for Group: cap_pbm_csr::int_ecc_col3                            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 283 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_pbm_csr_int_ecc_col3, *PTR_Cap_pbm_csr_int_ecc_col3;

/* Typedef for Wide Register: cap_pbm_csr::dhs_col_3::entry                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 291 */
typedef struct {
   volatile uint32_t entry_0_32; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_32; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_32; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_32; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_32; /**< Offset 0x10 (R/W) */
   volatile uint32_t entry_5_32; /**< Offset 0x14 (R/W) */
   volatile uint32_t entry_6_32; /**< Offset 0x18 (R/W) */
   volatile uint32_t entry_7_32; /**< Offset 0x1c (R/W) */
   volatile uint32_t entry_8_32; /**< Offset 0x20 (R/W) */
   volatile uint32_t entry_9_32; /**< Offset 0x24 (R/W) */
   volatile uint32_t entry_10_32; /**< Offset 0x28 (R/W) */
   volatile uint32_t entry_11_32; /**< Offset 0x2c (R/W) */
   volatile uint32_t entry_12_32; /**< Offset 0x30 (R/W) */
   volatile uint32_t entry_13_32; /**< Offset 0x34 (R/W) */
   volatile uint32_t entry_14_32; /**< Offset 0x38 (R/W) */
   volatile uint32_t entry_15_32; /**< Offset 0x3c (R/W) */
   volatile uint32_t entry_16_32; /**< Offset 0x40 (R/W) */
   uint32_t entry_17_32; /**< Offset 0x44 (R/W) */
   uint32_t entry_18_32; /**< Offset 0x48 (R/W) */
   uint32_t entry_19_32; /**< Offset 0x4c (R/W) */
   uint32_t entry_20_32; /**< Offset 0x50 (R/W) */
   uint32_t entry_21_32; /**< Offset 0x54 (R/W) */
   uint32_t entry_22_32; /**< Offset 0x58 (R/W) */
   uint32_t entry_23_32; /**< Offset 0x5c (R/W) */
   uint32_t entry_24_32; /**< Offset 0x60 (R/W) */
   uint32_t entry_25_32; /**< Offset 0x64 (R/W) */
   uint32_t entry_26_32; /**< Offset 0x68 (R/W) */
   uint32_t entry_27_32; /**< Offset 0x6c (R/W) */
   uint32_t entry_28_32; /**< Offset 0x70 (R/W) */
   uint32_t entry_29_32; /**< Offset 0x74 (R/W) */
   uint32_t entry_30_32; /**< Offset 0x78 (R/W) */
   uint32_t entry_31_32; /**< Offset 0x7c (R/W) */
} Cap_pbm_csr_dhs_col_3_entry, *PTR_Cap_pbm_csr_dhs_col_3_entry;

/* Typedef for Wide Memory: cap_pbm_csr::dhs_col_3                         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 285 */
typedef struct {
   volatile Cap_pbm_csr_dhs_col_3_entry entry; /**< Offset 0x0 (R/W) */
} Cap_pbm_csr_dhs_col_3, *PTR_Cap_pbm_csr_dhs_col_3;

/* Typedef for Group: cap_pbm_csr::int_ecc_col4                            */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 321 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_pbm_csr_int_ecc_col4, *PTR_Cap_pbm_csr_int_ecc_col4;

/* Typedef for Wide Register: cap_pbm_csr::dhs_col_4::entry                */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 329 */
typedef struct {
   volatile uint32_t entry_0_32; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_32; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_32; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_32; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_32; /**< Offset 0x10 (R/W) */
   volatile uint32_t entry_5_32; /**< Offset 0x14 (R/W) */
   volatile uint32_t entry_6_32; /**< Offset 0x18 (R/W) */
   volatile uint32_t entry_7_32; /**< Offset 0x1c (R/W) */
   volatile uint32_t entry_8_32; /**< Offset 0x20 (R/W) */
   volatile uint32_t entry_9_32; /**< Offset 0x24 (R/W) */
   volatile uint32_t entry_10_32; /**< Offset 0x28 (R/W) */
   volatile uint32_t entry_11_32; /**< Offset 0x2c (R/W) */
   volatile uint32_t entry_12_32; /**< Offset 0x30 (R/W) */
   volatile uint32_t entry_13_32; /**< Offset 0x34 (R/W) */
   volatile uint32_t entry_14_32; /**< Offset 0x38 (R/W) */
   volatile uint32_t entry_15_32; /**< Offset 0x3c (R/W) */
   volatile uint32_t entry_16_32; /**< Offset 0x40 (R/W) */
   uint32_t entry_17_32; /**< Offset 0x44 (R/W) */
   uint32_t entry_18_32; /**< Offset 0x48 (R/W) */
   uint32_t entry_19_32; /**< Offset 0x4c (R/W) */
   uint32_t entry_20_32; /**< Offset 0x50 (R/W) */
   uint32_t entry_21_32; /**< Offset 0x54 (R/W) */
   uint32_t entry_22_32; /**< Offset 0x58 (R/W) */
   uint32_t entry_23_32; /**< Offset 0x5c (R/W) */
   uint32_t entry_24_32; /**< Offset 0x60 (R/W) */
   uint32_t entry_25_32; /**< Offset 0x64 (R/W) */
   uint32_t entry_26_32; /**< Offset 0x68 (R/W) */
   uint32_t entry_27_32; /**< Offset 0x6c (R/W) */
   uint32_t entry_28_32; /**< Offset 0x70 (R/W) */
   uint32_t entry_29_32; /**< Offset 0x74 (R/W) */
   uint32_t entry_30_32; /**< Offset 0x78 (R/W) */
   uint32_t entry_31_32; /**< Offset 0x7c (R/W) */
} Cap_pbm_csr_dhs_col_4_entry, *PTR_Cap_pbm_csr_dhs_col_4_entry;

/* Typedef for Wide Memory: cap_pbm_csr::dhs_col_4                         */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 323 */
typedef struct {
   volatile Cap_pbm_csr_dhs_col_4_entry entry; /**< Offset 0x0 (R/W) */
} Cap_pbm_csr_dhs_col_4, *PTR_Cap_pbm_csr_dhs_col_4;

/* Typedef for Wide Register: cap_pbm_csr::cfg_bist_row_0                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 361 */
typedef struct {
   volatile uint32_t cfg_bist_row_0_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_bist_row_0_1_2; /**< Offset 0x4 (R/W) */
} Cap_pbm_csr_cfg_bist_row_0, *PTR_Cap_pbm_csr_cfg_bist_row_0;

/* Typedef for Wide Register: cap_pbm_csr::sta_bist_row_0                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 366 */
typedef struct {
   volatile uint32_t sta_bist_row_0_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t sta_bist_row_0_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t sta_bist_row_0_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_pbm_csr_sta_bist_row_0, *PTR_Cap_pbm_csr_sta_bist_row_0;

/* Typedef for Wide Register: cap_pbm_csr::cfg_bist_row_1                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 372 */
typedef struct {
   volatile uint32_t cfg_bist_row_1_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_bist_row_1_1_2; /**< Offset 0x4 (R/W) */
} Cap_pbm_csr_cfg_bist_row_1, *PTR_Cap_pbm_csr_cfg_bist_row_1;

/* Typedef for Wide Register: cap_pbm_csr::sta_bist_row_1                  */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 377 */
typedef struct {
   volatile uint32_t sta_bist_row_1_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t sta_bist_row_1_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t sta_bist_row_1_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_pbm_csr_sta_bist_row_1, *PTR_Cap_pbm_csr_sta_bist_row_1;

/* Typedef for Addressmap: cap_pbm_csr                                     */
/* Source filename: /home/kinjal/pen_src/asic/capri/verif/common/csr_gen/pbm.gcsr, line: 388 */
typedef struct {
   volatile uint32_t base; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_control; /**< Offset 0x4 (R/W) */
   volatile uint32_t csr_intr; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
   Cap_pbm_csr_int_groups int_groups; /**< Offset 0x10 (R/W) */
   volatile uint32_t cfg_debug_port; /**< Offset 0x20 (R/W) */
   volatile uint32_t cfg_spare; /**< Offset 0x24 (R/W) */
   volatile uint32_t sta_ecc_col0; /**< Offset 0x28 (R) */
   volatile uint32_t sat_ecc_col0; /**< Offset 0x2c (R/W) */
   Cap_pbm_csr_int_ecc_col0 int_ecc_col0; /**< Offset 0x30 (R/W) */
   uint8_t _pad1[0x40];
   Cap_pbm_csr_dhs_col_0 dhs_col_0; /**< Offset 0x80 (R/W) */
   volatile uint32_t cfg_col_0; /**< Offset 0x100 (R/W) */
   volatile uint32_t sta_ecc_col1; /**< Offset 0x104 (R) */
   volatile uint32_t sat_ecc_col1; /**< Offset 0x108 (R/W) */
   uint8_t _pad2[0x4];
   Cap_pbm_csr_int_ecc_col1 int_ecc_col1; /**< Offset 0x110 (R/W) */
   uint8_t _pad3[0x60];
   Cap_pbm_csr_dhs_col_1 dhs_col_1; /**< Offset 0x180 (R/W) */
   volatile uint32_t cfg_col_1; /**< Offset 0x200 (R/W) */
   volatile uint32_t sta_ecc_col2; /**< Offset 0x204 (R) */
   volatile uint32_t sat_ecc_col2; /**< Offset 0x208 (R/W) */
   uint8_t _pad4[0x4];
   Cap_pbm_csr_int_ecc_col2 int_ecc_col2; /**< Offset 0x210 (R/W) */
   uint8_t _pad5[0x60];
   Cap_pbm_csr_dhs_col_2 dhs_col_2; /**< Offset 0x280 (R/W) */
   volatile uint32_t cfg_col_2; /**< Offset 0x300 (R/W) */
   volatile uint32_t sta_ecc_col3; /**< Offset 0x304 (R) */
   volatile uint32_t sat_ecc_col3; /**< Offset 0x308 (R/W) */
   uint8_t _pad6[0x4];
   Cap_pbm_csr_int_ecc_col3 int_ecc_col3; /**< Offset 0x310 (R/W) */
   uint8_t _pad7[0x60];
   Cap_pbm_csr_dhs_col_3 dhs_col_3; /**< Offset 0x380 (R/W) */
   volatile uint32_t cfg_col_3; /**< Offset 0x400 (R/W) */
   volatile uint32_t sta_ecc_col4; /**< Offset 0x404 (R) */
   volatile uint32_t sat_ecc_col4; /**< Offset 0x408 (R/W) */
   uint8_t _pad8[0x4];
   Cap_pbm_csr_int_ecc_col4 int_ecc_col4; /**< Offset 0x410 (R/W) */
   uint8_t _pad9[0x60];
   Cap_pbm_csr_dhs_col_4 dhs_col_4; /**< Offset 0x480 (R/W) */
   volatile uint32_t cfg_col_4; /**< Offset 0x500 (R/W) */
   volatile uint32_t cnt_write0; /**< Offset 0x504 (R/W) */
   volatile uint32_t cnt_write1; /**< Offset 0x508 (R/W) */
   volatile uint32_t cnt_read; /**< Offset 0x50c (R/W) */
   volatile Cap_pbm_csr_cfg_bist_row_0 cfg_bist_row_0; /**< Offset 0x510 (R/W) */
   uint8_t _pad10[0x8];
   volatile Cap_pbm_csr_sta_bist_row_0 sta_bist_row_0; /**< Offset 0x520 (R) */
   volatile Cap_pbm_csr_cfg_bist_row_1 cfg_bist_row_1; /**< Offset 0x530 (R/W) */
   uint8_t _pad11[0x8];
   volatile Cap_pbm_csr_sta_bist_row_1 sta_bist_row_1; /**< Offset 0x540 (R) */
   volatile uint32_t cfg_dhs; /**< Offset 0x550 (R/W) */
   uint8_t _pad12[0x2ac];
} Cap_pbm_csr, *PTR_Cap_pbm_csr;
#endif

#endif
