##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_Echo
		4.2::Critical Path Report for Clock_OLED
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for UART_1_IntClock
		4.5::Critical Path Report for UART_TOESP_IntClock
		4.6::Critical Path Report for debouncerClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_OLED:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_TOESP_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
		5.4::Critical Path Report for (Clock_OLED:R vs. Clock_OLED:R)
		5.5::Critical Path Report for (UART_TOESP_IntClock:R vs. UART_TOESP_IntClock:R)
		5.6::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
		5.7::Critical Path Report for (Clock_Echo:R vs. Clock_Echo:R)
		5.8::Critical Path Report for (debouncerClock:R vs. debouncerClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 20
Clock: Clock_1                            | N/A                   | Target: 0.25 MHz    | 
Clock: Clock_1(routed)                    | N/A                   | Target: 0.25 MHz    | 
Clock: Clock_2                            | N/A                   | Target: 0.25 MHz    | 
Clock: Clock_2(routed)                    | N/A                   | Target: 0.25 MHz    | 
Clock: Clock_Echo                         | Frequency: 63.08 MHz  | Target: 0.10 MHz    | 
Clock: Clock_Echo(fixed-function)         | N/A                   | Target: 0.10 MHz    | 
Clock: Clock_OLED                         | Frequency: 29.55 MHz  | Target: 1.60 MHz    | 
Clock: CyBUS_CLK                          | Frequency: 58.07 MHz  | Target: 24.00 MHz   | 
Clock: CyILO                              | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                              | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                       | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                          | N/A                   | Target: 24.00 MHz   | 
Clock: UART_1_IntClock                    | Frequency: 59.42 MHz  | Target: 0.92 MHz    | 
Clock: UART_TOESP_IntClock                | Frequency: 54.59 MHz  | Target: 0.92 MHz    | 
Clock: \analogADC:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 
Clock: analogADC_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: analogADC_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: analogADC_theACLK                  | N/A                   | Target: 0.13 MHz    | 
Clock: analogADC_theACLK(fixed-function)  | N/A                   | Target: 0.13 MHz    | 
Clock: debouncerClock                     | Frequency: 76.71 MHz  | Target: 0.00 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_Echo           Clock_Echo           1e+007           9984146      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_OLED           Clock_OLED           625000           591163       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            Clock_OLED           41666.7          29985        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            UART_1_IntClock      41666.7          25647        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            UART_TOESP_IntClock  41666.7          24445        N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock      UART_1_IntClock      1.08333e+006     1066505      N/A              N/A         N/A              N/A         N/A              N/A         
UART_TOESP_IntClock  UART_TOESP_IntClock  1.08333e+006     1065015      N/A              N/A         N/A              N/A         N/A              N/A         
debouncerClock       debouncerClock       1e+010           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name              Setup to Clk  Clock Name:Phase  
---------------------  ------------  ----------------  
Pin_EchoReturn(0)_PAD  21975         Clock_Echo:R      
analogBut(0)_PAD       15818         debouncerClock:R  
but1(0)_PAD            18465         debouncerClock:R  
but2(0)_PAD            17790         debouncerClock:R  
but3(0)_PAD            17006         debouncerClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase       
----------------  ------------  ---------------------  
SCL_1(0)_PAD:out  23968         Clock_OLED:R           
SDA_1(0)_PAD:out  23853         Clock_OLED:R           
Tx_1(0)_PAD       30237         UART_1_IntClock:R      
Tx_2(0)_PAD       28513         UART_TOESP_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_Echo
****************************************
Clock: Clock_Echo
Frequency: 63.08 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 9984146p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Echo:R#1 vs. Clock_Echo:R#2)   10000000
- Setup time                                            -4230
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11624
-------------------------------------   ----- 
End-of-path arrival time (ps)           11624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  9984146  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  9984146  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  9984146  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   2994   6494  9984146  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   5130  11624  9984146  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  11624  9984146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell5       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_OLED
****************************************
Clock: Clock_OLED
Frequency: 29.55 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_0\/q
Path End       : \I2COLED:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2COLED:bI2C_UDB:Shifter:u0\/clock
Path slack     : 591163p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -6010
--------------------------------------------------   ------ 
End-of-path required time (ps)                       618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27827
-------------------------------------   ----- 
End-of-path arrival time (ps)           27827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_0\/q               macrocell63     1250   1250  591163  RISE       1
\I2COLED:bI2C_UDB:cnt_reset\/main_4          macrocell13    12082  13332  591163  RISE       1
\I2COLED:bI2C_UDB:cnt_reset\/q               macrocell13     3350  16682  591163  RISE       1
\I2COLED:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell17     4859  21541  591163  RISE       1
\I2COLED:bI2C_UDB:cs_addr_shifter_0\/q       macrocell17     3350  24891  591163  RISE       1
\I2COLED:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell6   2936  27827  591163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:Shifter:u0\/clock                        datapathcell6       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 58.07 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_TOESP:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_TOESP:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24445p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_TOESP_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13752
-------------------------------------   ----- 
End-of-path arrival time (ps)           13752
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell18            0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                    iocell18         2155   2155  24445  RISE       1
\UART_TOESP:BUART:rx_postpoll\/main_0         macrocell23      5957   8112  24445  RISE       1
\UART_TOESP:BUART:rx_postpoll\/q              macrocell23      3350  11462  24445  RISE       1
\UART_TOESP:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2290  13752  24445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxShifter:u0\/clock                  datapathcell10      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 59.42 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066505p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10639
-------------------------------------   ----- 
End-of-path arrival time (ps)           10639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                      macrocell29     1250   1250  1066505  RISE       1
\UART_1:BUART:counter_load_not\/main_1           macrocell3      3747   4997  1066505  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell3      3350   8347  1066505  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2292  10639  1066505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_TOESP_IntClock
*************************************************
Clock: UART_TOESP_IntClock
Frequency: 54.59 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TOESP:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_TOESP:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065015p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12959
-------------------------------------   ----- 
End-of-path arrival time (ps)           12959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_ctrl_mark_last\/clock_0               macrocell86         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_ctrl_mark_last\/q     macrocell86   1250   1250  1065015  RISE       1
\UART_TOESP:BUART:rx_counter_load\/main_0  macrocell22   5417   6667  1065015  RISE       1
\UART_TOESP:BUART:rx_counter_load\/q       macrocell22   3350  10017  1065015  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/load   count7cell    2942  12959  1065015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for debouncerClock
********************************************
Clock: debouncerClock
Frequency: 76.71 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_3:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_245/main_0
Capture Clock  : Net_245/clock_0
Path slack     : 9999986965p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9525
-------------------------------------   ---- 
End-of-path arrival time (ps)           9525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_3:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_3:DEBOUNCER[0]:d_sync_0\/q  macrocell50   1250   1250  9999986965  RISE       1
Net_245/main_0                         macrocell48   8275   9525  9999986965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_245/clock_0                                            macrocell48         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_OLED:R)
************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)/fb
Path End       : \I2COLED:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 29985p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Clock_OLED:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8172
-------------------------------------   ---- 
End-of-path arrival time (ps)           8172
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)/in_clock                                           iocell16            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)/fb                           iocell16      2030   2030  29985  RISE       1
\I2COLED:bI2C_UDB:sda_in_reg\/main_0  macrocell58   6142   8172  29985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:sda_in_reg\/clock_0                      macrocell58         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_TOESP_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_TOESP:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_TOESP:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24445p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_TOESP_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13752
-------------------------------------   ----- 
End-of-path arrival time (ps)           13752
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell18            0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                    iocell18         2155   2155  24445  RISE       1
\UART_TOESP:BUART:rx_postpoll\/main_0         macrocell23      5957   8112  24445  RISE       1
\UART_TOESP:BUART:rx_postpoll\/q              macrocell23      3350  11462  24445  RISE       1
\UART_TOESP:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2290  13752  24445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxShifter:u0\/clock                  datapathcell10      0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25647p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12549
-------------------------------------   ----- 
End-of-path arrival time (ps)           12549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell5         2009   2009  25647  RISE       1
\UART_1:BUART:rx_postpoll\/main_0         macrocell7      4933   6942  25647  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350  10292  25647  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2257  12549  25647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (Clock_OLED:R vs. Clock_OLED:R)
*************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_0\/q
Path End       : \I2COLED:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2COLED:bI2C_UDB:Shifter:u0\/clock
Path slack     : 591163p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -6010
--------------------------------------------------   ------ 
End-of-path required time (ps)                       618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27827
-------------------------------------   ----- 
End-of-path arrival time (ps)           27827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_0\/q               macrocell63     1250   1250  591163  RISE       1
\I2COLED:bI2C_UDB:cnt_reset\/main_4          macrocell13    12082  13332  591163  RISE       1
\I2COLED:bI2C_UDB:cnt_reset\/q               macrocell13     3350  16682  591163  RISE       1
\I2COLED:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell17     4859  21541  591163  RISE       1
\I2COLED:bI2C_UDB:cs_addr_shifter_0\/q       macrocell17     3350  24891  591163  RISE       1
\I2COLED:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell6   2936  27827  591163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:Shifter:u0\/clock                        datapathcell6       0      0  RISE       1


5.5::Critical Path Report for (UART_TOESP_IntClock:R vs. UART_TOESP_IntClock:R)
*******************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TOESP:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_TOESP:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065015p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12959
-------------------------------------   ----- 
End-of-path arrival time (ps)           12959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_ctrl_mark_last\/clock_0               macrocell86         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_ctrl_mark_last\/q     macrocell86   1250   1250  1065015  RISE       1
\UART_TOESP:BUART:rx_counter_load\/main_0  macrocell22   5417   6667  1065015  RISE       1
\UART_TOESP:BUART:rx_counter_load\/q       macrocell22   3350  10017  1065015  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/load   count7cell    2942  12959  1065015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1


5.6::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066505p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10639
-------------------------------------   ----- 
End-of-path arrival time (ps)           10639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                      macrocell29     1250   1250  1066505  RISE       1
\UART_1:BUART:counter_load_not\/main_1           macrocell3      3747   4997  1066505  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell3      3350   8347  1066505  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2292  10639  1066505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1


5.7::Critical Path Report for (Clock_Echo:R vs. Clock_Echo:R)
*************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 9984146p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Echo:R#1 vs. Clock_Echo:R#2)   10000000
- Setup time                                            -4230
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11624
-------------------------------------   ----- 
End-of-path arrival time (ps)           11624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  9984146  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  9984146  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  9984146  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   2994   6494  9984146  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   5130  11624  9984146  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  11624  9984146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell5       0      0  RISE       1


5.8::Critical Path Report for (debouncerClock:R vs. debouncerClock:R)
*********************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_3:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_245/main_0
Capture Clock  : Net_245/clock_0
Path slack     : 9999986965p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9525
-------------------------------------   ---- 
End-of-path arrival time (ps)           9525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_3:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_3:DEBOUNCER[0]:d_sync_0\/q  macrocell50   1250   1250  9999986965  RISE       1
Net_245/main_0                         macrocell48   8275   9525  9999986965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_245/clock_0                                            macrocell48         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_TOESP:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_TOESP:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24445p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_TOESP_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13752
-------------------------------------   ----- 
End-of-path arrival time (ps)           13752
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell18            0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                    iocell18         2155   2155  24445  RISE       1
\UART_TOESP:BUART:rx_postpoll\/main_0         macrocell23      5957   8112  24445  RISE       1
\UART_TOESP:BUART:rx_postpoll\/q              macrocell23      3350  11462  24445  RISE       1
\UART_TOESP:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2290  13752  24445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxShifter:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25647p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12549
-------------------------------------   ----- 
End-of-path arrival time (ps)           12549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell5         2009   2009  25647  RISE       1
\UART_1:BUART:rx_postpoll\/main_0         macrocell7      4933   6942  25647  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350  10292  25647  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2257  12549  25647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_TOESP:BUART:pollcount_1\/main_0
Capture Clock  : \UART_TOESP:BUART:pollcount_1\/clock_0
Path slack     : 28506p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_TOESP_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9650
-------------------------------------   ---- 
End-of-path arrival time (ps)           9650
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell18            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                             iocell18      2155   2155  24445  RISE       1
\UART_TOESP:BUART:pollcount_1\/main_0  macrocell93   7495   9650  28506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:pollcount_1\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_TOESP:BUART:pollcount_0\/main_0
Capture Clock  : \UART_TOESP:BUART:pollcount_0\/clock_0
Path slack     : 28506p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_TOESP_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9650
-------------------------------------   ---- 
End-of-path arrival time (ps)           9650
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell18            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                             iocell18      2155   2155  24445  RISE       1
\UART_TOESP:BUART:pollcount_0\/main_0  macrocell94   7495   9650  28506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:pollcount_0\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_TOESP:BUART:rx_state_0\/main_0
Capture Clock  : \UART_TOESP:BUART:rx_state_0\/clock_0
Path slack     : 29421p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_TOESP_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8735
-------------------------------------   ---- 
End-of-path arrival time (ps)           8735
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell18            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                            iocell18      2155   2155  24445  RISE       1
\UART_TOESP:BUART:rx_state_0\/main_0  macrocell87   6580   8735  29421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell87         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_TOESP:BUART:rx_status_3\/main_0
Capture Clock  : \UART_TOESP:BUART:rx_status_3\/clock_0
Path slack     : 29421p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_TOESP_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8735
-------------------------------------   ---- 
End-of-path arrival time (ps)           8735
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell18            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                             iocell18      2155   2155  24445  RISE       1
\UART_TOESP:BUART:rx_status_3\/main_0  macrocell96   6580   8735  29421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_status_3\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)/fb
Path End       : \I2COLED:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 29985p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Clock_OLED:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8172
-------------------------------------   ---- 
End-of-path arrival time (ps)           8172
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)/in_clock                                           iocell16            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)/fb                           iocell16      2030   2030  29985  RISE       1
\I2COLED:bI2C_UDB:sda_in_reg\/main_0  macrocell58   6142   8172  29985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:sda_in_reg\/clock_0                      macrocell58         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 30360p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7797
-------------------------------------   ---- 
End-of-path arrival time (ps)           7797
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb       iocell5       2009   2009  25647  RISE       1
MODIN1_1/main_0  macrocell39   5788   7797  30360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 30360p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7797
-------------------------------------   ---- 
End-of-path arrival time (ps)           7797
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb       iocell5       2009   2009  25647  RISE       1
MODIN1_0/main_0  macrocell40   5788   7797  30360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 30360p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7797
-------------------------------------   ---- 
End-of-path arrival time (ps)           7797
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell5       2009   2009  25647  RISE       1
\UART_1:BUART:rx_last\/main_0  macrocell42   5788   7797  30360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)/fb
Path End       : \I2COLED:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2COLED:bI2C_UDB:status_1\/clock_0
Path slack     : 30825p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Clock_OLED:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7332
-------------------------------------   ---- 
End-of-path arrival time (ps)           7332
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)/in_clock                                           iocell16            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)/fb                         iocell16      2030   2030  29985  RISE       1
\I2COLED:bI2C_UDB:status_1\/main_6  macrocell66   5302   7332  30825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_1\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_TOESP:BUART:rx_state_2\/main_0
Capture Clock  : \UART_TOESP:BUART:rx_state_2\/clock_0
Path slack     : 30932p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_TOESP_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7225
-------------------------------------   ---- 
End-of-path arrival time (ps)           7225
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell18            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                            iocell18      2155   2155  24445  RISE       1
\UART_TOESP:BUART:rx_state_2\/main_0  macrocell90   5070   7225  30932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_2\/clock_0                      macrocell90         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_TOESP:BUART:rx_last\/main_0
Capture Clock  : \UART_TOESP:BUART:rx_last\/clock_0
Path slack     : 30932p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_TOESP_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7225
-------------------------------------   ---- 
End-of-path arrival time (ps)           7225
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell18            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                         iocell18      2155   2155  24445  RISE       1
\UART_TOESP:BUART:rx_last\/main_0  macrocell97   5070   7225  30932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_last\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 31207p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6949
-------------------------------------   ---- 
End-of-path arrival time (ps)           6949
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell5       2009   2009  25647  RISE       1
\UART_1:BUART:rx_state_0\/main_0  macrocell33   4940   6949  31207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 31207p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6949
-------------------------------------   ---- 
End-of-path arrival time (ps)           6949
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell5       2009   2009  25647  RISE       1
\UART_1:BUART:rx_status_3\/main_0  macrocell41   4940   6949  31207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 31215p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6942
-------------------------------------   ---- 
End-of-path arrival time (ps)           6942
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell5             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell5       2009   2009  25647  RISE       1
\UART_1:BUART:rx_state_2\/main_0  macrocell36   4933   6942  31215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)/fb
Path End       : \I2COLED:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 31307p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Clock_OLED:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6850
-------------------------------------   ---- 
End-of-path arrival time (ps)           6850
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)/in_clock                                           iocell17            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)/fb                           iocell17      2183   2183  31307  RISE       1
\I2COLED:bI2C_UDB:scl_in_reg\/main_0  macrocell68   4667   6850  31307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:scl_in_reg\/clock_0                      macrocell68         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)/fb
Path End       : \I2COLED:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 31307p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#15 vs. Clock_OLED:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6850
-------------------------------------   ---- 
End-of-path arrival time (ps)           6850
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)/in_clock                                           iocell17            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)/fb                           iocell17      2183   2183  31307  RISE       1
\I2COLED:bI2C_UDB:clk_eq_reg\/main_0  macrocell77   4667   6850  31307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clk_eq_reg\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_0\/q
Path End       : \I2COLED:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2COLED:bI2C_UDB:Shifter:u0\/clock
Path slack     : 591163p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -6010
--------------------------------------------------   ------ 
End-of-path required time (ps)                       618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27827
-------------------------------------   ----- 
End-of-path arrival time (ps)           27827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_0\/q               macrocell63     1250   1250  591163  RISE       1
\I2COLED:bI2C_UDB:cnt_reset\/main_4          macrocell13    12082  13332  591163  RISE       1
\I2COLED:bI2C_UDB:cnt_reset\/q               macrocell13     3350  16682  591163  RISE       1
\I2COLED:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell17     4859  21541  591163  RISE       1
\I2COLED:bI2C_UDB:cs_addr_shifter_0\/q       macrocell17     3350  24891  591163  RISE       1
\I2COLED:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell6   2936  27827  591163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:Shifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_0\/q
Path End       : \I2COLED:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2COLED:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 594362p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -4130
--------------------------------------------------   ------ 
End-of-path required time (ps)                       620870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26508
-------------------------------------   ----- 
End-of-path arrival time (ps)           26508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_0\/q                 macrocell63     1250   1250  591163  RISE       1
\I2COLED:bI2C_UDB:cnt_reset\/main_4            macrocell13    12082  13332  591163  RISE       1
\I2COLED:bI2C_UDB:cnt_reset\/q                 macrocell13     3350  16682  591163  RISE       1
\I2COLED:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell14     4163  20845  594362  RISE       1
\I2COLED:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell14     3350  24195  594362  RISE       1
\I2COLED:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell7   2313  26508  594362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:Master:ClkGen:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2COLED:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2COLED:bI2C_UDB:Shifter:u0\/clock
Path slack     : 596253p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -6010
--------------------------------------------------   ------ 
End-of-path required time (ps)                       618990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22737
-------------------------------------   ----- 
End-of-path arrival time (ps)           22737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:Shifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell6   3580   3580  596253  RISE       1
\I2COLED:bI2C_UDB:cs_addr_shifter_1\/main_0     macrocell16     9006  12586  596253  RISE       1
\I2COLED:bI2C_UDB:cs_addr_shifter_1\/q          macrocell16     3350  15936  596253  RISE       1
\I2COLED:bI2C_UDB:Shifter:u0\/cs_addr_1         datapathcell6   6801  22737  596253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:Shifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2COLED:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2COLED:bI2C_UDB:status_3\/clock_0
Path slack     : 596480p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25010
-------------------------------------   ----- 
End-of-path arrival time (ps)           25010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:Shifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell6   3580   3580  596253  RISE       1
\I2COLED:bI2C_UDB:cs_addr_shifter_1\/main_0     macrocell16     9006  12586  596253  RISE       1
\I2COLED:bI2C_UDB:cs_addr_shifter_1\/q          macrocell16     3350  15936  596253  RISE       1
\I2COLED:bI2C_UDB:status_3\/main_1              macrocell64     9075  25010  596480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_3\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_4\/q
Path End       : \I2COLED:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2COLED:bI2C_UDB:m_state_2\/clock_0
Path slack     : 596873p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24617
-------------------------------------   ----- 
End-of-path arrival time (ps)           24617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_4\/q             macrocell59   1250   1250  596614  RISE       1
\I2COLED:bI2C_UDB:m_state_2_split\/main_4  macrocell98  13196  14446  596873  RISE       1
\I2COLED:bI2C_UDB:m_state_2_split\/q       macrocell98   3350  17796  596873  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/main_5        macrocell61   6821  24617  596873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2COLED:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2COLED:bI2C_UDB:status_0\/clock_0
Path slack     : 597044p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24446
-------------------------------------   ----- 
End-of-path arrival time (ps)           24446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:Shifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell6   3580   3580  596253  RISE       1
\I2COLED:bI2C_UDB:cs_addr_shifter_1\/main_0     macrocell16     9006  12586  596253  RISE       1
\I2COLED:bI2C_UDB:cs_addr_shifter_1\/q          macrocell16     3350  15936  596253  RISE       1
\I2COLED:bI2C_UDB:status_0\/main_1              macrocell67     8511  24446  597044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_0\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_0\/q
Path End       : \I2COLED:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2COLED:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 599430p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -4130
--------------------------------------------------   ------ 
End-of-path required time (ps)                       620870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21440
-------------------------------------   ----- 
End-of-path arrival time (ps)           21440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_0\/q                 macrocell63     1250   1250  591163  RISE       1
\I2COLED:bI2C_UDB:cs_addr_clkgen_0\/main_5     macrocell15    13911  15161  599430  RISE       1
\I2COLED:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell15     3350  18511  599430  RISE       1
\I2COLED:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell7   2929  21440  599430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:Master:ClkGen:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_0\/q
Path End       : \I2COLED:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2COLED:bI2C_UDB:m_state_4\/clock_0
Path slack     : 599773p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21717
-------------------------------------   ----- 
End-of-path arrival time (ps)           21717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_0\/q             macrocell63   1250   1250  591163  RISE       1
\I2COLED:bI2C_UDB:m_state_4_split\/main_8  macrocell1   14213  15463  599773  RISE       1
\I2COLED:bI2C_UDB:m_state_4_split\/q       macrocell1    3350  18813  599773  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/main_6        macrocell59   2904  21717  599773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_0\/q
Path End       : \I2COLED:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2COLED:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 600645p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20845
-------------------------------------   ----- 
End-of-path arrival time (ps)           20845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_0\/q            macrocell63   1250   1250  591163  RISE       1
\I2COLED:bI2C_UDB:cnt_reset\/main_4       macrocell13  12082  13332  591163  RISE       1
\I2COLED:bI2C_UDB:cnt_reset\/q            macrocell13   3350  16682  591163  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell73   4163  20845  600645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_0\/q
Path End       : \I2COLED:Net_643_3\/main_8
Capture Clock  : \I2COLED:Net_643_3\/clock_0
Path slack     : 600645p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20845
-------------------------------------   ----- 
End-of-path arrival time (ps)           20845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_0\/q       macrocell63   1250   1250  591163  RISE       1
\I2COLED:bI2C_UDB:cnt_reset\/main_4  macrocell13  12082  13332  591163  RISE       1
\I2COLED:bI2C_UDB:cnt_reset\/q       macrocell13   3350  16682  591163  RISE       1
\I2COLED:Net_643_3\/main_8           macrocell78   4163  20845  600645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:Net_643_3\/clock_0                                macrocell78         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2COLED:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 600899p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20591
-------------------------------------   ----- 
End-of-path arrival time (ps)           20591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:Shifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell6   3580   3580  596253  RISE       1
\I2COLED:bI2C_UDB:cs_addr_shifter_1\/main_0     macrocell16     9006  12586  596253  RISE       1
\I2COLED:bI2C_UDB:cs_addr_shifter_1\/q          macrocell16     3350  15936  596253  RISE       1
\I2COLED:bI2C_UDB:lost_arb_reg\/main_0          macrocell74     4655  20591  600899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:lost_arb_reg\/clock_0                    macrocell74         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_4\/q
Path End       : \I2COLED:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2COLED:bI2C_UDB:m_state_0\/clock_0
Path slack     : 603044p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18446
-------------------------------------   ----- 
End-of-path arrival time (ps)           18446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_4\/q             macrocell59   1250   1250  596614  RISE       1
\I2COLED:bI2C_UDB:m_state_0_split\/main_4  macrocell95  11529  12779  603044  RISE       1
\I2COLED:bI2C_UDB:m_state_0_split\/q       macrocell95   3350  16129  603044  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/main_8        macrocell63   2316  18446  603044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_0\/q
Path End       : \I2COLED:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2COLED:bI2C_UDB:status_1\/clock_0
Path slack     : 604514p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16976
-------------------------------------   ----- 
End-of-path arrival time (ps)           16976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_0\/q      macrocell63   1250   1250  591163  RISE       1
\I2COLED:bI2C_UDB:status_1\/main_5  macrocell66  15726  16976  604514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_1\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_0\/q
Path End       : \I2COLED:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2COLED:bI2C_UDB:status_3\/clock_0
Path slack     : 604522p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16968
-------------------------------------   ----- 
End-of-path arrival time (ps)           16968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_0\/q      macrocell63   1250   1250  591163  RISE       1
\I2COLED:bI2C_UDB:status_3\/main_6  macrocell64  15718  16968  604522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_3\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_0\/q
Path End       : \I2COLED:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2COLED:bI2C_UDB:status_2\/clock_0
Path slack     : 604522p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16968
-------------------------------------   ----- 
End-of-path arrival time (ps)           16968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_0\/q      macrocell63   1250   1250  591163  RISE       1
\I2COLED:bI2C_UDB:status_2\/main_5  macrocell65  15718  16968  604522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_2\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_4\/q
Path End       : \I2COLED:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:m_state_2\/clock_0
Path slack     : 607120p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14370
-------------------------------------   ----- 
End-of-path arrival time (ps)           14370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_4\/q       macrocell59   1250   1250  596614  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/main_0  macrocell61  13120  14370  607120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_4\/q
Path End       : \I2COLED:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2COLED:bI2C_UDB:status_1\/clock_0
Path slack     : 607120p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14370
-------------------------------------   ----- 
End-of-path arrival time (ps)           14370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_4\/q      macrocell59   1250   1250  596614  RISE       1
\I2COLED:bI2C_UDB:status_1\/main_1  macrocell66  13120  14370  607120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_1\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_4\/q
Path End       : \I2COLED:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2COLED:bI2C_UDB:status_0\/clock_0
Path slack     : 607120p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14370
-------------------------------------   ----- 
End-of-path arrival time (ps)           14370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_4\/q      macrocell59   1250   1250  596614  RISE       1
\I2COLED:bI2C_UDB:status_0\/main_2  macrocell67  13120  14370  607120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_0\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_4\/q
Path End       : \I2COLED:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2COLED:bI2C_UDB:status_3\/clock_0
Path slack     : 607132p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14358
-------------------------------------   ----- 
End-of-path arrival time (ps)           14358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_4\/q      macrocell59   1250   1250  596614  RISE       1
\I2COLED:bI2C_UDB:status_3\/main_2  macrocell64  13108  14358  607132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_3\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_4\/q
Path End       : \I2COLED:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2COLED:bI2C_UDB:status_2\/clock_0
Path slack     : 607132p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14358
-------------------------------------   ----- 
End-of-path arrival time (ps)           14358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_4\/q      macrocell59   1250   1250  596614  RISE       1
\I2COLED:bI2C_UDB:status_2\/main_1  macrocell65  13108  14358  607132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_2\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_3\/q
Path End       : \I2COLED:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2COLED:bI2C_UDB:m_state_2\/clock_0
Path slack     : 607346p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14144
-------------------------------------   ----- 
End-of-path arrival time (ps)           14144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_3\/q       macrocell60   1250   1250  593144  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/main_1  macrocell61  12894  14144  607346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_3\/q
Path End       : \I2COLED:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2COLED:bI2C_UDB:status_1\/clock_0
Path slack     : 607346p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14144
-------------------------------------   ----- 
End-of-path arrival time (ps)           14144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_3\/q      macrocell60   1250   1250  593144  RISE       1
\I2COLED:bI2C_UDB:status_1\/main_2  macrocell66  12894  14144  607346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_1\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_3\/q
Path End       : \I2COLED:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2COLED:bI2C_UDB:status_0\/clock_0
Path slack     : 607346p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14144
-------------------------------------   ----- 
End-of-path arrival time (ps)           14144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_3\/q      macrocell60   1250   1250  593144  RISE       1
\I2COLED:bI2C_UDB:status_0\/main_3  macrocell67  12894  14144  607346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_0\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_3\/q
Path End       : \I2COLED:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2COLED:bI2C_UDB:status_3\/clock_0
Path slack     : 607355p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14135
-------------------------------------   ----- 
End-of-path arrival time (ps)           14135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_3\/q      macrocell60   1250   1250  593144  RISE       1
\I2COLED:bI2C_UDB:status_3\/main_3  macrocell64  12885  14135  607355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_3\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_3\/q
Path End       : \I2COLED:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2COLED:bI2C_UDB:status_2\/clock_0
Path slack     : 607355p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14135
-------------------------------------   ----- 
End-of-path arrival time (ps)           14135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_3\/q      macrocell60   1250   1250  593144  RISE       1
\I2COLED:bI2C_UDB:status_2\/main_2  macrocell65  12885  14135  607355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_2\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_0\/q
Path End       : \I2COLED:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2COLED:bI2C_UDB:m_state_4\/clock_0
Path slack     : 607454p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14036
-------------------------------------   ----- 
End-of-path arrival time (ps)           14036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_0\/q       macrocell63   1250   1250  591163  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/main_4  macrocell59  12786  14036  607454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_0\/q
Path End       : \I2COLED:sda_x_wire\/main_7
Capture Clock  : \I2COLED:sda_x_wire\/clock_0
Path slack     : 607454p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14036
-------------------------------------   ----- 
End-of-path arrival time (ps)           14036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_0\/q  macrocell63   1250   1250  591163  RISE       1
\I2COLED:sda_x_wire\/main_7     macrocell79  12786  14036  607454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:sda_x_wire\/clock_0                               macrocell79         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_0\/q
Path End       : \I2COLED:Net_643_3\/main_5
Capture Clock  : \I2COLED:Net_643_3\/clock_0
Path slack     : 607458p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14032
-------------------------------------   ----- 
End-of-path arrival time (ps)           14032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_0\/q  macrocell63   1250   1250  591163  RISE       1
\I2COLED:Net_643_3\/main_5      macrocell78  12782  14032  607458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:Net_643_3\/clock_0                                macrocell78         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2COLED:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2COLED:bI2C_UDB:StsReg\/clock
Path slack     : 607592p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                           -500
--------------------------------------------------   ------ 
End-of-path required time (ps)                       624500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16908
-------------------------------------   ----- 
End-of-path arrival time (ps)           16908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:scl_in_last_reg\/clock_0                 macrocell69         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:scl_in_last_reg\/q  macrocell69    1250   1250  600932  RISE       1
\I2COLED:bI2C_UDB:status_5\/main_1    macrocell11    7219   8469  607592  RISE       1
\I2COLED:bI2C_UDB:status_5\/q         macrocell11    3350  11819  607592  RISE       1
\I2COLED:bI2C_UDB:StsReg\/status_5    statusicell4   5089  16908  607592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:StsReg\/clock                            statusicell4        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_1\/q
Path End       : \I2COLED:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2COLED:bI2C_UDB:status_1\/clock_0
Path slack     : 607626p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13864
-------------------------------------   ----- 
End-of-path arrival time (ps)           13864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_1\/q      macrocell62   1250   1250  593723  RISE       1
\I2COLED:bI2C_UDB:status_1\/main_4  macrocell66  12614  13864  607626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_1\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_1\/q
Path End       : \I2COLED:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2COLED:bI2C_UDB:status_0\/clock_0
Path slack     : 607626p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13864
-------------------------------------   ----- 
End-of-path arrival time (ps)           13864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_1\/q      macrocell62   1250   1250  593723  RISE       1
\I2COLED:bI2C_UDB:status_0\/main_5  macrocell67  12614  13864  607626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_0\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_1\/q
Path End       : \I2COLED:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2COLED:bI2C_UDB:status_3\/clock_0
Path slack     : 607636p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13854
-------------------------------------   ----- 
End-of-path arrival time (ps)           13854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_1\/q      macrocell62   1250   1250  593723  RISE       1
\I2COLED:bI2C_UDB:status_3\/main_5  macrocell64  12604  13854  607636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_3\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_1\/q
Path End       : \I2COLED:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2COLED:bI2C_UDB:status_2\/clock_0
Path slack     : 607636p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13854
-------------------------------------   ----- 
End-of-path arrival time (ps)           13854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_1\/q      macrocell62   1250   1250  593723  RISE       1
\I2COLED:bI2C_UDB:status_2\/main_4  macrocell65  12604  13854  607636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_2\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_reset\/q
Path End       : \I2COLED:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2COLED:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 608437p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13053
-------------------------------------   ----- 
End-of-path arrival time (ps)           13053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_reset\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_reset\/q              macrocell80   1250   1250  603185  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell73  11803  13053  608437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_reset\/q
Path End       : \I2COLED:Net_643_3\/main_6
Capture Clock  : \I2COLED:Net_643_3\/clock_0
Path slack     : 608437p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13053
-------------------------------------   ----- 
End-of-path arrival time (ps)           13053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_reset\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_reset\/q  macrocell80   1250   1250  603185  RISE       1
\I2COLED:Net_643_3\/main_6    macrocell78  11803  13053  608437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:Net_643_3\/clock_0                                macrocell78         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_reset\/q
Path End       : \I2COLED:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2COLED:bI2C_UDB:m_state_4\/clock_0
Path slack     : 608439p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13051
-------------------------------------   ----- 
End-of-path arrival time (ps)           13051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_reset\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_reset\/q         macrocell80   1250   1250  603185  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/main_5  macrocell59  11801  13051  608439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_reset\/q
Path End       : \I2COLED:sda_x_wire\/main_8
Capture Clock  : \I2COLED:sda_x_wire\/clock_0
Path slack     : 608439p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13051
-------------------------------------   ----- 
End-of-path arrival time (ps)           13051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_reset\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_reset\/q  macrocell80   1250   1250  603185  RISE       1
\I2COLED:sda_x_wire\/main_8   macrocell79  11801  13051  608439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:sda_x_wire\/clock_0                               macrocell79         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_4\/q
Path End       : \I2COLED:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2COLED:bI2C_UDB:m_state_0\/clock_0
Path slack     : 608697p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12793
-------------------------------------   ----- 
End-of-path arrival time (ps)           12793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_4\/q       macrocell59   1250   1250  596614  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/main_1  macrocell63  11543  12793  608697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_4\/q
Path End       : \I2COLED:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2COLED:bI2C_UDB:m_state_1\/clock_0
Path slack     : 608711p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12779
-------------------------------------   ----- 
End-of-path arrival time (ps)           12779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_4\/q       macrocell59   1250   1250  596614  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/main_1  macrocell62  11529  12779  608711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2COLED:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:m_state_1\/clock_0
Path slack     : 608894p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12596
-------------------------------------   ----- 
End-of-path arrival time (ps)           12596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:Shifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell6   3580   3580  596253  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/main_0             macrocell62     9016  12596  608894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2COLED:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2COLED:bI2C_UDB:m_state_3\/clock_0
Path slack     : 608904p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12586
-------------------------------------   ----- 
End-of-path arrival time (ps)           12586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:Shifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell6   3580   3580  596253  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/main_3             macrocell60     9006  12586  608904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2COLED:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:m_state_0\/clock_0
Path slack     : 608921p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12569
-------------------------------------   ----- 
End-of-path arrival time (ps)           12569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:Shifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell6   3580   3580  596253  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/main_0             macrocell63     8989  12569  608921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_3\/q
Path End       : \I2COLED:sda_x_wire\/main_4
Capture Clock  : \I2COLED:sda_x_wire\/clock_0
Path slack     : 609128p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12362
-------------------------------------   ----- 
End-of-path arrival time (ps)           12362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_3\/q  macrocell60   1250   1250  593144  RISE       1
\I2COLED:sda_x_wire\/main_4     macrocell79  11112  12362  609128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:sda_x_wire\/clock_0                               macrocell79         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_4\/q
Path End       : \I2COLED:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2COLED:bI2C_UDB:m_state_3\/clock_0
Path slack     : 609265p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12225
-------------------------------------   ----- 
End-of-path arrival time (ps)           12225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_4\/q       macrocell59   1250   1250  596614  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/main_4  macrocell60  10975  12225  609265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_2\/q
Path End       : \I2COLED:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2COLED:bI2C_UDB:m_state_1\/clock_0
Path slack     : 609547p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11943
-------------------------------------   ----- 
End-of-path arrival time (ps)           11943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_2\/q       macrocell61   1250   1250  595361  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/main_3  macrocell62  10693  11943  609547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2COLED:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2COLED:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 609707p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11783
-------------------------------------   ----- 
End-of-path arrival time (ps)           11783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/q       macrocell73   1250   1250  598363  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell75  10533  11783  609707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc2_reg\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_1\/q
Path End       : \I2COLED:Net_643_3\/main_4
Capture Clock  : \I2COLED:Net_643_3\/clock_0
Path slack     : 610168p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11322
-------------------------------------   ----- 
End-of-path arrival time (ps)           11322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_1\/q  macrocell62   1250   1250  593723  RISE       1
\I2COLED:Net_643_3\/main_4      macrocell78  10072  11322  610168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:Net_643_3\/clock_0                                macrocell78         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_3\/q
Path End       : \I2COLED:Net_643_3\/main_2
Capture Clock  : \I2COLED:Net_643_3\/clock_0
Path slack     : 610177p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11313
-------------------------------------   ----- 
End-of-path arrival time (ps)           11313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_3\/q  macrocell60   1250   1250  593144  RISE       1
\I2COLED:Net_643_3\/main_2      macrocell78  10063  11313  610177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:Net_643_3\/clock_0                                macrocell78         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_2\/q
Path End       : \I2COLED:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2COLED:bI2C_UDB:m_state_3\/clock_0
Path slack     : 610226p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11264
-------------------------------------   ----- 
End-of-path arrival time (ps)           11264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_2\/q       macrocell61   1250   1250  595361  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/main_6  macrocell60  10014  11264  610226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2COLED:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2COLED:bI2C_UDB:m_state_0\/clock_0
Path slack     : 610318p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11172
-------------------------------------   ----- 
End-of-path arrival time (ps)           11172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/q  macrocell73   1250   1250  598363  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/main_7  macrocell63   9922  11172  610318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2COLED:sda_x_wire\/main_9
Capture Clock  : \I2COLED:sda_x_wire\/clock_0
Path slack     : 610740p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10750
-------------------------------------   ----- 
End-of-path arrival time (ps)           10750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:lost_arb_reg\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:lost_arb_reg\/q  macrocell74   1250   1250  605395  RISE       1
\I2COLED:sda_x_wire\/main_9        macrocell79   9500  10750  610740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:sda_x_wire\/clock_0                               macrocell79         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_2\/q
Path End       : \I2COLED:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2COLED:bI2C_UDB:m_state_0\/clock_0
Path slack     : 610768p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10722
-------------------------------------   ----- 
End-of-path arrival time (ps)           10722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_2\/q       macrocell61   1250   1250  595361  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/main_3  macrocell63   9472  10722  610768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_0\/q
Path End       : \I2COLED:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2COLED:bI2C_UDB:m_state_3\/clock_0
Path slack     : 610907p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10583
-------------------------------------   ----- 
End-of-path arrival time (ps)           10583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_0\/q       macrocell63   1250   1250  591163  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/main_8  macrocell60   9333  10583  610907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2COLED:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2COLED:bI2C_UDB:m_state_3\/clock_0
Path slack     : 611014p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10476
-------------------------------------   ----- 
End-of-path arrival time (ps)           10476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/q   macrocell73   1250   1250  598363  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/main_10  macrocell60   9226  10476  611014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_reset\/q
Path End       : \I2COLED:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2COLED:bI2C_UDB:m_state_3\/clock_0
Path slack     : 611026p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10464
-------------------------------------   ----- 
End-of-path arrival time (ps)           10464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_reset\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_reset\/q         macrocell80   1250   1250  603185  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/main_9  macrocell60   9214  10464  611026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_1\/q
Path End       : \I2COLED:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2COLED:bI2C_UDB:m_state_4\/clock_0
Path slack     : 611553p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9937
-------------------------------------   ---- 
End-of-path arrival time (ps)           9937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_1\/q       macrocell62   1250   1250  593723  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/main_3  macrocell59   8687   9937  611553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_1\/q
Path End       : \I2COLED:sda_x_wire\/main_6
Capture Clock  : \I2COLED:sda_x_wire\/clock_0
Path slack     : 611553p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9937
-------------------------------------   ---- 
End-of-path arrival time (ps)           9937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_1\/q  macrocell62   1250   1250  593723  RISE       1
\I2COLED:sda_x_wire\/main_6     macrocell79   8687   9937  611553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:sda_x_wire\/clock_0                               macrocell79         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2COLED:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2COLED:bI2C_UDB:m_state_1\/clock_0
Path slack     : 611555p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9935
-------------------------------------   ---- 
End-of-path arrival time (ps)           9935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/q  macrocell73   1250   1250  598363  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/main_7  macrocell62   8685   9935  611555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_reset\/q
Path End       : \I2COLED:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2COLED:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 611658p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9832
-------------------------------------   ---- 
End-of-path arrival time (ps)           9832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_reset\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_reset\/q            macrocell80   1250   1250  603185  RISE       1
\I2COLED:bI2C_UDB:bus_busy_reg\/main_5  macrocell76   8582   9832  611658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:bus_busy_reg\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_2\/q
Path End       : \I2COLED:Net_643_3\/main_3
Capture Clock  : \I2COLED:Net_643_3\/clock_0
Path slack     : 611772p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9718
-------------------------------------   ---- 
End-of-path arrival time (ps)           9718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_2\/q  macrocell61   1250   1250  595361  RISE       1
\I2COLED:Net_643_3\/main_3      macrocell78   8468   9718  611772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:Net_643_3\/clock_0                                macrocell78         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_2\/q
Path End       : \I2COLED:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2COLED:bI2C_UDB:m_state_4\/clock_0
Path slack     : 611775p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9715
-------------------------------------   ---- 
End-of-path arrival time (ps)           9715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_2\/q       macrocell61   1250   1250  595361  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/main_2  macrocell59   8465   9715  611775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_2\/q
Path End       : \I2COLED:sda_x_wire\/main_5
Capture Clock  : \I2COLED:sda_x_wire\/clock_0
Path slack     : 611775p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9715
-------------------------------------   ---- 
End-of-path arrival time (ps)           9715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_2\/q  macrocell61   1250   1250  595361  RISE       1
\I2COLED:sda_x_wire\/main_5     macrocell79   8465   9715  611775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:sda_x_wire\/clock_0                               macrocell79         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \I2COLED:sda_x_wire\/main_10
Capture Clock  : \I2COLED:sda_x_wire\/clock_0
Path slack     : 612040p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9450
-------------------------------------   ---- 
End-of-path arrival time (ps)           9450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc2_reg\/clock_0                  macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:clkgen_tc2_reg\/q  macrocell75   1250   1250  612040  RISE       1
\I2COLED:sda_x_wire\/main_10         macrocell79   8200   9450  612040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:sda_x_wire\/clock_0                               macrocell79         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_reset\/q
Path End       : \I2COLED:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2COLED:bI2C_UDB:status_3\/clock_0
Path slack     : 612216p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9274
-------------------------------------   ---- 
End-of-path arrival time (ps)           9274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_reset\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_reset\/q        macrocell80   1250   1250  603185  RISE       1
\I2COLED:bI2C_UDB:status_3\/main_7  macrocell64   8024   9274  612216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_3\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_reset\/q
Path End       : \I2COLED:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2COLED:bI2C_UDB:status_2\/clock_0
Path slack     : 612216p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9274
-------------------------------------   ---- 
End-of-path arrival time (ps)           9274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_reset\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_reset\/q        macrocell80   1250   1250  603185  RISE       1
\I2COLED:bI2C_UDB:status_2\/main_6  macrocell65   8024   9274  612216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_2\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_reset\/q
Path End       : \I2COLED:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2COLED:bI2C_UDB:m_state_2\/clock_0
Path slack     : 612230p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9260
-------------------------------------   ---- 
End-of-path arrival time (ps)           9260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_reset\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_reset\/q         macrocell80   1250   1250  603185  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/main_3  macrocell61   8010   9260  612230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_reset\/q
Path End       : \I2COLED:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2COLED:bI2C_UDB:status_1\/clock_0
Path slack     : 612230p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9260
-------------------------------------   ---- 
End-of-path arrival time (ps)           9260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_reset\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_reset\/q        macrocell80   1250   1250  603185  RISE       1
\I2COLED:bI2C_UDB:status_1\/main_7  macrocell66   8010   9260  612230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_1\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_reset\/q
Path End       : \I2COLED:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2COLED:bI2C_UDB:status_0\/clock_0
Path slack     : 612230p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9260
-------------------------------------   ---- 
End-of-path arrival time (ps)           9260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_reset\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_reset\/q        macrocell80   1250   1250  603185  RISE       1
\I2COLED:bI2C_UDB:status_0\/main_6  macrocell67   8010   9260  612230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_0\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2COLED:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2COLED:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 612493p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8997
-------------------------------------   ---- 
End-of-path arrival time (ps)           8997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:scl_in_last_reg\/clock_0                 macrocell69         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:scl_in_last_reg\/q    macrocell69   1250   1250  600932  RISE       1
\I2COLED:bI2C_UDB:bus_busy_reg\/main_1  macrocell76   7747   8997  612493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:bus_busy_reg\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2COLED:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:m_state_4\/clock_0
Path slack     : 613125p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8365
-------------------------------------   ---- 
End-of-path arrival time (ps)           8365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  604610  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/main_0           macrocell59    7155   8365  613125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2COLED:sda_x_wire\/main_1
Capture Clock  : \I2COLED:sda_x_wire\/clock_0
Path slack     : 613125p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8365
-------------------------------------   ---- 
End-of-path arrival time (ps)           8365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  604610  RISE       1
\I2COLED:sda_x_wire\/main_1                   macrocell79    7155   8365  613125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:sda_x_wire\/clock_0                               macrocell79         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_reset\/q
Path End       : \I2COLED:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2COLED:bI2C_UDB:m_state_1\/clock_0
Path slack     : 613164p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8326
-------------------------------------   ---- 
End-of-path arrival time (ps)           8326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_reset\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_reset\/q         macrocell80   1250   1250  603185  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/main_6  macrocell62   7076   8326  613164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2COLED:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2COLED:bI2C_UDB:m_state_3\/clock_0
Path slack     : 613232p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8258
-------------------------------------   ---- 
End-of-path arrival time (ps)           8258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:lost_arb_reg\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:lost_arb_reg\/q     macrocell74   1250   1250  605395  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/main_11  macrocell60   7008   8258  613232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_reset\/q
Path End       : \I2COLED:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2COLED:bI2C_UDB:m_state_0\/clock_0
Path slack     : 613260p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8230
-------------------------------------   ---- 
End-of-path arrival time (ps)           8230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_reset\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_reset\/q         macrocell80   1250   1250  603185  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/main_6  macrocell63   6980   8230  613260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:scl_in_reg\/q
Path End       : \I2COLED:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 613386p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8104
-------------------------------------   ---- 
End-of-path arrival time (ps)           8104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:scl_in_reg\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:scl_in_reg\/q         macrocell68   1250   1250  600001  RISE       1
\I2COLED:bI2C_UDB:bus_busy_reg\/main_0  macrocell76   6854   8104  613386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:bus_busy_reg\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2COLED:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2COLED:bI2C_UDB:m_state_2\/clock_0
Path slack     : 613577p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7913
-------------------------------------   ---- 
End-of-path arrival time (ps)           7913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/q  macrocell73   1250   1250  598363  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/main_4  macrocell61   6663   7913  613577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2COLED:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2COLED:bI2C_UDB:status_1\/clock_0
Path slack     : 613577p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7913
-------------------------------------   ---- 
End-of-path arrival time (ps)           7913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/q  macrocell73   1250   1250  598363  RISE       1
\I2COLED:bI2C_UDB:status_1\/main_8   macrocell66   6663   7913  613577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_1\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2COLED:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2COLED:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 613712p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7778
-------------------------------------   ---- 
End-of-path arrival time (ps)           7778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:sda_in_last2_reg\/clock_0                macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:sda_in_last2_reg\/q   macrocell72   1250   1250  608810  RISE       1
\I2COLED:bI2C_UDB:bus_busy_reg\/main_4  macrocell76   6528   7778  613712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:bus_busy_reg\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_0\/q
Path End       : \I2COLED:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2COLED:bI2C_UDB:m_state_1\/clock_0
Path slack     : 613770p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7720
-------------------------------------   ---- 
End-of-path arrival time (ps)           7720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_0\/q       macrocell63   1250   1250  591163  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/main_5  macrocell62   6470   7720  613770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_4\/q
Path End       : \I2COLED:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2COLED:bI2C_UDB:m_state_4\/clock_0
Path slack     : 614036p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_4\/q       macrocell59   1250   1250  596614  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/main_1  macrocell59   6204   7454  614036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_4\/q
Path End       : \I2COLED:sda_x_wire\/main_3
Capture Clock  : \I2COLED:sda_x_wire\/clock_0
Path slack     : 614036p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_4\/q  macrocell59   1250   1250  596614  RISE       1
\I2COLED:sda_x_wire\/main_3     macrocell79   6204   7454  614036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:sda_x_wire\/clock_0                               macrocell79         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_4\/q
Path End       : \I2COLED:Net_643_3\/main_1
Capture Clock  : \I2COLED:Net_643_3\/clock_0
Path slack     : 614037p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7453
-------------------------------------   ---- 
End-of-path arrival time (ps)           7453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_4\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_4\/q  macrocell59   1250   1250  596614  RISE       1
\I2COLED:Net_643_3\/main_1      macrocell78   6203   7453  614037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:Net_643_3\/clock_0                                macrocell78         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \I2COLED:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2COLED:bI2C_UDB:m_state_3\/clock_0
Path slack     : 614484p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7006
-------------------------------------   ---- 
End-of-path arrival time (ps)           7006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell1   1210   1210  604044  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/main_1           macrocell60    5796   7006  614484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2COLED:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2COLED:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 614651p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6839
-------------------------------------   ---- 
End-of-path arrival time (ps)           6839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:sda_in_last_reg\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:sda_in_last_reg\/q    macrocell71   1250   1250  609233  RISE       1
\I2COLED:bI2C_UDB:bus_busy_reg\/main_3  macrocell76   5589   6839  614651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:bus_busy_reg\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_0\/q
Path End       : \I2COLED:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2COLED:bI2C_UDB:m_state_0\/clock_0
Path slack     : 615433p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6057
-------------------------------------   ---- 
End-of-path arrival time (ps)           6057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_0\/q       macrocell63   1250   1250  591163  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/main_5  macrocell63   4807   6057  615433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2COLED:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 615528p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5962
-------------------------------------   ---- 
End-of-path arrival time (ps)           5962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:scl_in_last_reg\/clock_0                 macrocell69         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:scl_in_last_reg\/q        macrocell69   1250   1250  600932  RISE       1
\I2COLED:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell70   4712   5962  615528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:scl_in_last2_reg\/clock_0                macrocell70         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_3\/q
Path End       : \I2COLED:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2COLED:bI2C_UDB:m_state_0\/clock_0
Path slack     : 615793p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5697
-------------------------------------   ---- 
End-of-path arrival time (ps)           5697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_3\/q       macrocell60   1250   1250  593144  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/main_2  macrocell63   4447   5697  615793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_3\/q
Path End       : \I2COLED:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2COLED:bI2C_UDB:m_state_1\/clock_0
Path slack     : 615809p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5681
-------------------------------------   ---- 
End-of-path arrival time (ps)           5681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_3\/q       macrocell60   1250   1250  593144  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/main_2  macrocell62   4431   5681  615809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:status_0\/q
Path End       : \I2COLED:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:status_0\/clock_0
Path slack     : 615812p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5678
-------------------------------------   ---- 
End-of-path arrival time (ps)           5678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_0\/clock_0                        macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:status_0\/q       macrocell67   1250   1250  615812  RISE       1
\I2COLED:bI2C_UDB:status_0\/main_0  macrocell67   4428   5678  615812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_0\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2COLED:sda_x_wire\/main_2
Capture Clock  : \I2COLED:sda_x_wire\/clock_0
Path slack     : 616080p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5410
-------------------------------------   ---- 
End-of-path arrival time (ps)           5410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:Shifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:Shifter:u0\/so_comb  datapathcell6   2520   2520  616080  RISE       1
\I2COLED:sda_x_wire\/main_2            macrocell79     2890   5410  616080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:sda_x_wire\/clock_0                               macrocell79         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \I2COLED:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:m_state_3\/clock_0
Path slack     : 616136p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5354
-------------------------------------   ---- 
End-of-path arrival time (ps)           5354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell1   1210   1210  604230  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/main_0           macrocell60    4144   5354  616136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2COLED:Net_643_3\/main_7
Capture Clock  : \I2COLED:Net_643_3\/clock_0
Path slack     : 616199p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5291
-------------------------------------   ---- 
End-of-path arrival time (ps)           5291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/q  macrocell73   1250   1250  598363  RISE       1
\I2COLED:Net_643_3\/main_7           macrocell78   4041   5291  616199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:Net_643_3\/clock_0                                macrocell78         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_reset\/q
Path End       : \I2COLED:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2COLED:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 616222p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5268
-------------------------------------   ---- 
End-of-path arrival time (ps)           5268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_reset\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_reset\/q            macrocell80   1250   1250  603185  RISE       1
\I2COLED:bI2C_UDB:lost_arb_reg\/main_1  macrocell74   4018   5268  616222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:lost_arb_reg\/clock_0                    macrocell74         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_reset\/q
Path End       : \I2COLED:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 616222p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5268
-------------------------------------   ---- 
End-of-path arrival time (ps)           5268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_reset\/clock_0                         macrocell80         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_reset\/q              macrocell80   1250   1250  603185  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell75   4018   5268  616222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc2_reg\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:Net_643_3\/q
Path End       : \I2COLED:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2COLED:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 616233p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5257
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:Net_643_3\/clock_0                                macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:Net_643_3\/q                 macrocell78   1250   1250  600943  RISE       1
\I2COLED:bI2C_UDB:clk_eq_reg\/main_1  macrocell77   4007   5257  616233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clk_eq_reg\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2COLED:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2COLED:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 616336p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5154
-------------------------------------   ---- 
End-of-path arrival time (ps)           5154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:lost_arb_reg\/clock_0                    macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:lost_arb_reg\/q       macrocell74   1250   1250  605395  RISE       1
\I2COLED:bI2C_UDB:lost_arb_reg\/main_2  macrocell74   3904   5154  616336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:lost_arb_reg\/clock_0                    macrocell74         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_3\/q
Path End       : \I2COLED:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2COLED:bI2C_UDB:m_state_3\/clock_0
Path slack     : 616381p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_3\/q       macrocell60   1250   1250  593144  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/main_5  macrocell60   3859   5109  616381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2COLED:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2COLED:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 616439p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:scl_in_last2_reg\/clock_0                macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:scl_in_last2_reg\/q   macrocell70   1250   1250  611020  RISE       1
\I2COLED:bI2C_UDB:bus_busy_reg\/main_2  macrocell76   3801   5051  616439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:bus_busy_reg\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \I2COLED:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:m_reset\/clock_0
Path slack     : 616592p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell1   1210   1210  616592  RISE       1
\I2COLED:bI2C_UDB:m_reset\/main_0             macrocell80    3688   4898  616592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_reset\/clock_0                         macrocell80         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_1\/q
Path End       : \I2COLED:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2COLED:bI2C_UDB:m_state_0\/clock_0
Path slack     : 616690p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_1\/q       macrocell62   1250   1250  593723  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/main_4  macrocell63   3550   4800  616690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_0\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_1\/q
Path End       : \I2COLED:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2COLED:bI2C_UDB:m_state_1\/clock_0
Path slack     : 616691p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4799
-------------------------------------   ---- 
End-of-path arrival time (ps)           4799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_1\/q       macrocell62   1250   1250  593723  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/main_4  macrocell62   3549   4799  616691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \I2COLED:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2COLED:bI2C_UDB:m_state_3\/clock_0
Path slack     : 616716p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell1   1210   1210  607574  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/main_2           macrocell60    3564   4774  616716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:sda_x_wire\/q
Path End       : \I2COLED:sda_x_wire\/main_0
Capture Clock  : \I2COLED:sda_x_wire\/clock_0
Path slack     : 616726p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:sda_x_wire\/clock_0                               macrocell79         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:sda_x_wire\/q       macrocell79   1250   1250  616726  RISE       1
\I2COLED:sda_x_wire\/main_0  macrocell79   3514   4764  616726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:sda_x_wire\/clock_0                               macrocell79         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_1\/q
Path End       : \I2COLED:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2COLED:bI2C_UDB:m_state_3\/clock_0
Path slack     : 616782p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4708
-------------------------------------   ---- 
End-of-path arrival time (ps)           4708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_1\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_1\/q       macrocell62   1250   1250  593723  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/main_7  macrocell60   3458   4708  616782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2COLED:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 616892p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4598
-------------------------------------   ---- 
End-of-path arrival time (ps)           4598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:Master:ClkGen:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell7   2290   2290  606431  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell73     2308   4598  616892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:clkgen_tc1_reg\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:scl_in_reg\/q
Path End       : \I2COLED:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 616996p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:scl_in_reg\/clock_0                      macrocell68         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:scl_in_reg\/q            macrocell68   1250   1250  600001  RISE       1
\I2COLED:bI2C_UDB:scl_in_last_reg\/main_0  macrocell69   3244   4494  616996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:scl_in_last_reg\/clock_0                 macrocell69         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:status_3\/q
Path End       : \I2COLED:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:status_3\/clock_0
Path slack     : 617021p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4469
-------------------------------------   ---- 
End-of-path arrival time (ps)           4469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_3\/clock_0                        macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:status_3\/q       macrocell64   1250   1250  617021  RISE       1
\I2COLED:bI2C_UDB:status_3\/main_0  macrocell64   3219   4469  617021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_3\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:sda_in_reg\/q
Path End       : \I2COLED:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2COLED:bI2C_UDB:Shifter:u0\/clock
Path slack     : 617446p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3500
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:sda_in_reg\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:sda_in_reg\/q         macrocell58     1250   1250  617446  RISE       1
\I2COLED:bI2C_UDB:Shifter:u0\/route_si  datapathcell6   2804   4054  617446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:Shifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_2\/q
Path End       : \I2COLED:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2COLED:bI2C_UDB:m_state_2\/clock_0
Path slack     : 617463p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_2\/q       macrocell61   1250   1250  595361  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/main_2  macrocell61   2777   4027  617463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_2\/q
Path End       : \I2COLED:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2COLED:bI2C_UDB:status_1\/clock_0
Path slack     : 617463p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_2\/q      macrocell61   1250   1250  595361  RISE       1
\I2COLED:bI2C_UDB:status_1\/main_3  macrocell66   2777   4027  617463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_1\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_2\/q
Path End       : \I2COLED:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2COLED:bI2C_UDB:status_0\/clock_0
Path slack     : 617463p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_2\/q      macrocell61   1250   1250  595361  RISE       1
\I2COLED:bI2C_UDB:status_0\/main_4  macrocell67   2777   4027  617463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_0\/clock_0                        macrocell67         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:sda_in_reg\/q
Path End       : \I2COLED:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 617465p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:sda_in_reg\/clock_0                      macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:sda_in_reg\/q            macrocell58   1250   1250  617446  RISE       1
\I2COLED:bI2C_UDB:sda_in_last_reg\/main_0  macrocell71   2775   4025  617465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:sda_in_last_reg\/clock_0                 macrocell71         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_2\/q
Path End       : \I2COLED:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2COLED:bI2C_UDB:status_3\/clock_0
Path slack     : 617477p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_2\/q      macrocell61   1250   1250  595361  RISE       1
\I2COLED:bI2C_UDB:status_3\/main_4  macrocell64   2763   4013  617477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_3\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:m_state_2\/q
Path End       : \I2COLED:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2COLED:bI2C_UDB:status_2\/clock_0
Path slack     : 617477p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:m_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:m_state_2\/q      macrocell61   1250   1250  595361  RISE       1
\I2COLED:bI2C_UDB:status_2\/main_3  macrocell65   2763   4013  617477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_2\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:status_2\/q
Path End       : \I2COLED:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:status_2\/clock_0
Path slack     : 617602p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3888
-------------------------------------   ---- 
End-of-path arrival time (ps)           3888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_2\/clock_0                        macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:status_2\/q       macrocell65   1250   1250  617602  RISE       1
\I2COLED:bI2C_UDB:status_2\/main_0  macrocell65   2638   3888  617602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_2\/clock_0                        macrocell65         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:status_1\/q
Path End       : \I2COLED:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:status_1\/clock_0
Path slack     : 617945p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_1\/clock_0                        macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:status_1\/q       macrocell66   1250   1250  617945  RISE       1
\I2COLED:bI2C_UDB:status_1\/main_0  macrocell66   2295   3545  617945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:status_1\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2COLED:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2COLED:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 617953p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:sda_in_last_reg\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:sda_in_last_reg\/q        macrocell71   1250   1250  609233  RISE       1
\I2COLED:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell72   2287   3537  617953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:sda_in_last2_reg\/clock_0                macrocell72         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2COLED:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2COLED:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2COLED:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617997p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_OLED:R#1 vs. Clock_OLED:R#2)   625000
- Setup time                                          -3510
--------------------------------------------------   ------ 
End-of-path required time (ps)                       621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:bus_busy_reg\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2COLED:bI2C_UDB:bus_busy_reg\/q       macrocell76   1250   1250  617997  RISE       1
\I2COLED:bI2C_UDB:bus_busy_reg\/main_6  macrocell76   2243   3493  617997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2COLED:bI2C_UDB:bus_busy_reg\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TOESP:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_TOESP:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065015p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12959
-------------------------------------   ----- 
End-of-path arrival time (ps)           12959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_ctrl_mark_last\/clock_0               macrocell86         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_ctrl_mark_last\/q     macrocell86   1250   1250  1065015  RISE       1
\UART_TOESP:BUART:rx_counter_load\/main_0  macrocell22   5417   6667  1065015  RISE       1
\UART_TOESP:BUART:rx_counter_load\/q       macrocell22   3350  10017  1065015  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/load   count7cell    2942  12959  1065015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TOESP:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_TOESP:BUART:sTX:TxSts\/clock
Path slack     : 1065471p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17362
-------------------------------------   ----- 
End-of-path arrival time (ps)           17362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:TxShifter:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  1065471  RISE       1
\UART_TOESP:BUART:tx_status_0\/main_3                 macrocell20     4846   8426  1065471  RISE       1
\UART_TOESP:BUART:tx_status_0\/q                      macrocell20     3350  11776  1065471  RISE       1
\UART_TOESP:BUART:sTX:TxSts\/status_0                 statusicell5    5586  17362  1065471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:TxSts\/clock                         statusicell5        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_0\/q
Path End       : \UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065592p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11551
-------------------------------------   ----- 
End-of-path arrival time (ps)           11551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_0\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_0\/q                      macrocell83     1250   1250  1065592  RISE       1
\UART_TOESP:BUART:counter_load_not\/main_1           macrocell19     4631   5881  1065592  RISE       1
\UART_TOESP:BUART:counter_load_not\/q                macrocell19     3350   9231  1065592  RISE       1
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2320  11551  1065592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell9       0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066505p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10639
-------------------------------------   ----- 
End-of-path arrival time (ps)           10639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                      macrocell29     1250   1250  1066505  RISE       1
\UART_1:BUART:counter_load_not\/main_1           macrocell3      3747   4997  1066505  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell3      3350   8347  1066505  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2292  10639  1066505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 1067036p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10937
-------------------------------------   ----- 
End-of-path arrival time (ps)           10937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q            macrocell36   1250   1250  1067036  RISE       1
\UART_1:BUART:rx_counter_load\/main_3  macrocell6    4025   5275  1067036  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell6    3350   8625  1067036  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2312  10937  1067036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069289p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8034
-------------------------------------   ---- 
End-of-path arrival time (ps)           8034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell37     1250   1250  1069289  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   6784   8034  1069289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 1069679p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13154
-------------------------------------   ----- 
End-of-path arrival time (ps)           13154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1069679  RISE       1
\UART_1:BUART:rx_status_4\/main_1                 macrocell8      2228   5808  1069679  RISE       1
\UART_1:BUART:rx_status_4\/q                      macrocell8      3350   9158  1069679  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4                 statusicell2    3997  13154  1069679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069886p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7437
-------------------------------------   ---- 
End-of-path arrival time (ps)           7437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q         macrocell32     1250   1250  1067499  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   6187   7437  1069886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 1069958p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12876
-------------------------------------   ----- 
End-of-path arrival time (ps)           12876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069958  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell4      3631   7211  1069958  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell4      3350  10561  1069958  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell1    2314  12876  1069958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell1        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TOESP:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_TOESP:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070596p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6727
-------------------------------------   ---- 
End-of-path arrival time (ps)           6727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_ctrl_mark_last\/clock_0               macrocell86         0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_ctrl_mark_last\/q         macrocell86      1250   1250  1065015  RISE       1
\UART_TOESP:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell10   5477   6727  1070596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxShifter:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TOESP:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_TOESP:BUART:sRX:RxSts\/clock
Path slack     : 1070663p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12171
-------------------------------------   ----- 
End-of-path arrival time (ps)           12171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxShifter:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                              model name      delay     AT    slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  1070663  RISE       1
\UART_TOESP:BUART:rx_status_4\/main_1                 macrocell24      2914   6494  1070663  RISE       1
\UART_TOESP:BUART:rx_status_4\/q                      macrocell24      3350   9844  1070663  RISE       1
\UART_TOESP:BUART:sRX:RxSts\/status_4                 statusicell6     2326  12171  1070663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxSts\/clock                         statusicell6        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TOESP:BUART:tx_state_0\/main_3
Capture Clock  : \UART_TOESP:BUART:tx_state_0\/clock_0
Path slack     : 1070845p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8979
-------------------------------------   ---- 
End-of-path arrival time (ps)           8979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:TxShifter:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  1065471  RISE       1
\UART_TOESP:BUART:tx_state_0\/main_3                  macrocell83     5399   8979  1070845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_0\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1071252p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8571
-------------------------------------   ---- 
End-of-path arrival time (ps)           8571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell37   1250   1250  1069289  RISE       1
\UART_1:BUART:rx_state_0\/main_3   macrocell33   7321   8571  1071252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1071252p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8571
-------------------------------------   ---- 
End-of-path arrival time (ps)           8571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell37   1250   1250  1069289  RISE       1
\UART_1:BUART:rx_state_3\/main_2   macrocell35   7321   8571  1071252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 1071252p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8571
-------------------------------------   ---- 
End-of-path arrival time (ps)           8571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell37   1250   1250  1069289  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell41   7321   8571  1071252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:pollcount_0\/q
Path End       : \UART_TOESP:BUART:rx_state_0\/main_10
Capture Clock  : \UART_TOESP:BUART:rx_state_0\/clock_0
Path slack     : 1071349p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8474
-------------------------------------   ---- 
End-of-path arrival time (ps)           8474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:pollcount_0\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:pollcount_0\/q       macrocell94   1250   1250  1066490  RISE       1
\UART_TOESP:BUART:rx_state_0\/main_10  macrocell87   7224   8474  1071349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell87         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:pollcount_0\/q
Path End       : \UART_TOESP:BUART:rx_status_3\/main_7
Capture Clock  : \UART_TOESP:BUART:rx_status_3\/clock_0
Path slack     : 1071349p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8474
-------------------------------------   ---- 
End-of-path arrival time (ps)           8474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:pollcount_0\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:pollcount_0\/q       macrocell94   1250   1250  1066490  RISE       1
\UART_TOESP:BUART:rx_status_3\/main_7  macrocell96   7224   8474  1071349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_status_3\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_0\/q
Path End       : \UART_TOESP:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_TOESP:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071426p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5897
-------------------------------------   ---- 
End-of-path arrival time (ps)           5897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_0\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_0\/q                macrocell83     1250   1250  1065592  RISE       1
\UART_TOESP:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell8   4647   5897  1071426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:TxShifter:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_0\/q
Path End       : \UART_TOESP:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_TOESP:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071611p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5713
-------------------------------------   ---- 
End-of-path arrival time (ps)           5713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell87         0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_0\/q                macrocell87      1250   1250  1065806  RISE       1
\UART_TOESP:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell10   4463   5713  1071611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxShifter:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_1\/q
Path End       : \UART_TOESP:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_TOESP:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071611p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5713
-------------------------------------   ---- 
End-of-path arrival time (ps)           5713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_1\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_1\/q                macrocell82     1250   1250  1065784  RISE       1
\UART_TOESP:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell8   4463   5713  1071611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:TxShifter:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_bitclk_enable\/q
Path End       : \UART_TOESP:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_TOESP:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071611p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5712
-------------------------------------   ---- 
End-of-path arrival time (ps)           5712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_bitclk_enable\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_bitclk_enable\/q          macrocell91      1250   1250  1071611  RISE       1
\UART_TOESP:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell10   4462   5712  1071611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxShifter:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1071706p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8117
-------------------------------------   ---- 
End-of-path arrival time (ps)           8117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell32   1250   1250  1067499  RISE       1
\UART_1:BUART:rx_state_0\/main_1    macrocell33   6867   8117  1071706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1071706p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8117
-------------------------------------   ---- 
End-of-path arrival time (ps)           8117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell32   1250   1250  1067499  RISE       1
\UART_1:BUART:rx_state_3\/main_0    macrocell35   6867   8117  1071706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 1071706p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8117
-------------------------------------   ---- 
End-of-path arrival time (ps)           8117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell32   1250   1250  1067499  RISE       1
\UART_1:BUART:rx_status_3\/main_1   macrocell41   6867   8117  1071706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071707p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5616
-------------------------------------   ---- 
End-of-path arrival time (ps)           5616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068727  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   5426   5616  1071707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1071713p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8110
-------------------------------------   ---- 
End-of-path arrival time (ps)           8110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell32   1250   1250  1067499  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0  macrocell34   6860   8110  1071713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1071713p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8110
-------------------------------------   ---- 
End-of-path arrival time (ps)           8110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell32   1250   1250  1067499  RISE       1
\UART_1:BUART:rx_state_2\/main_1    macrocell36   6860   8110  1071713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071923p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell28     1250   1250  1067191  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4150   5400  1071923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:pollcount_0\/q
Path End       : \UART_TOESP:BUART:pollcount_1\/main_4
Capture Clock  : \UART_TOESP:BUART:pollcount_1\/clock_0
Path slack     : 1072067p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7756
-------------------------------------   ---- 
End-of-path arrival time (ps)           7756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:pollcount_0\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:pollcount_0\/q       macrocell94   1250   1250  1066490  RISE       1
\UART_TOESP:BUART:pollcount_1\/main_4  macrocell93   6506   7756  1072067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:pollcount_1\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:pollcount_0\/q
Path End       : \UART_TOESP:BUART:pollcount_0\/main_3
Capture Clock  : \UART_TOESP:BUART:pollcount_0\/clock_0
Path slack     : 1072067p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7756
-------------------------------------   ---- 
End-of-path arrival time (ps)           7756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:pollcount_0\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:pollcount_0\/q       macrocell94   1250   1250  1066490  RISE       1
\UART_TOESP:BUART:pollcount_0\/main_3  macrocell94   6506   7756  1072067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:pollcount_0\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TOESP:BUART:rx_state_0\/main_1
Capture Clock  : \UART_TOESP:BUART:rx_state_0\/clock_0
Path slack     : 1072162p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7661
-------------------------------------   ---- 
End-of-path arrival time (ps)           7661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_ctrl_mark_last\/clock_0               macrocell86         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_ctrl_mark_last\/q  macrocell86   1250   1250  1065015  RISE       1
\UART_TOESP:BUART:rx_state_0\/main_1    macrocell87   6411   7661  1072162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell87         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TOESP:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_TOESP:BUART:rx_load_fifo\/clock_0
Path slack     : 1072162p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7661
-------------------------------------   ---- 
End-of-path arrival time (ps)           7661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_ctrl_mark_last\/clock_0               macrocell86         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_ctrl_mark_last\/q  macrocell86   1250   1250  1065015  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/main_0  macrocell88   6411   7661  1072162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/clock_0                    macrocell88         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TOESP:BUART:rx_status_3\/main_1
Capture Clock  : \UART_TOESP:BUART:rx_status_3\/clock_0
Path slack     : 1072162p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7661
-------------------------------------   ---- 
End-of-path arrival time (ps)           7661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_ctrl_mark_last\/clock_0               macrocell86         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_ctrl_mark_last\/q  macrocell86   1250   1250  1065015  RISE       1
\UART_TOESP:BUART:rx_status_3\/main_1   macrocell96   6411   7661  1072162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_status_3\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1072516p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7307
-------------------------------------   ---- 
End-of-path arrival time (ps)           7307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1072516  RISE       1
\UART_1:BUART:txn\/main_3                macrocell27     2937   7307  1072516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell27         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_TOESP:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_TOESP:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1072520p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7303
-------------------------------------   ---- 
End-of-path arrival time (ps)           7303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1072520  RISE       1
\UART_TOESP:BUART:rx_bitclk_enable\/main_1   macrocell91   5363   7303  1072520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_bitclk_enable\/clock_0                macrocell91         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_TOESP:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_TOESP:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1072530p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7294
-------------------------------------   ---- 
End-of-path arrival time (ps)           7294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1072530  RISE       1
\UART_TOESP:BUART:rx_bitclk_enable\/main_0   macrocell91   5354   7294  1072530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_bitclk_enable\/clock_0                macrocell91         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_TOESP:BUART:pollcount_1\/main_2
Capture Clock  : \UART_TOESP:BUART:pollcount_1\/clock_0
Path slack     : 1072536p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7288
-------------------------------------   ---- 
End-of-path arrival time (ps)           7288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1072520  RISE       1
\UART_TOESP:BUART:pollcount_1\/main_2        macrocell93   5348   7288  1072536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:pollcount_1\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_TOESP:BUART:pollcount_0\/main_2
Capture Clock  : \UART_TOESP:BUART:pollcount_0\/clock_0
Path slack     : 1072536p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7288
-------------------------------------   ---- 
End-of-path arrival time (ps)           7288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1072520  RISE       1
\UART_TOESP:BUART:pollcount_0\/main_2        macrocell94   5348   7288  1072536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:pollcount_0\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_TOESP:BUART:pollcount_1\/main_1
Capture Clock  : \UART_TOESP:BUART:pollcount_1\/clock_0
Path slack     : 1072544p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7279
-------------------------------------   ---- 
End-of-path arrival time (ps)           7279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1072530  RISE       1
\UART_TOESP:BUART:pollcount_1\/main_1        macrocell93   5339   7279  1072544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:pollcount_1\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_TOESP:BUART:pollcount_0\/main_1
Capture Clock  : \UART_TOESP:BUART:pollcount_0\/clock_0
Path slack     : 1072544p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7279
-------------------------------------   ---- 
End-of-path arrival time (ps)           7279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1072530  RISE       1
\UART_TOESP:BUART:pollcount_0\/main_1        macrocell94   5339   7279  1072544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:pollcount_0\/clock_0                     macrocell94         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1072612p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7211
-------------------------------------   ---- 
End-of-path arrival time (ps)           7211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069958  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell29     3631   7211  1072612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_TOESP:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_TOESP:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1072704p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7119
-------------------------------------   ---- 
End-of-path arrival time (ps)           7119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1072704  RISE       1
\UART_TOESP:BUART:rx_bitclk_enable\/main_2   macrocell91   5179   7119  1072704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_bitclk_enable\/clock_0                macrocell91         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_load_fifo\/q
Path End       : \UART_TOESP:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_TOESP:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072745p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7458
-------------------------------------   ---- 
End-of-path arrival time (ps)           7458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/clock_0                    macrocell88         0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_load_fifo\/q            macrocell88      1250   1250  1071809  RISE       1
\UART_TOESP:BUART:sRX:RxShifter:u0\/f0_load  datapathcell10   6208   7458  1072745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxShifter:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_bitclk_enable\/q
Path End       : \UART_TOESP:BUART:rx_state_3\/main_2
Capture Clock  : \UART_TOESP:BUART:rx_state_3\/clock_0
Path slack     : 1072793p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7030
-------------------------------------   ---- 
End-of-path arrival time (ps)           7030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_bitclk_enable\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_bitclk_enable\/q  macrocell91   1250   1250  1071611  RISE       1
\UART_TOESP:BUART:rx_state_3\/main_2   macrocell89   5780   7030  1072793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_3\/clock_0                      macrocell89         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_bitclk_enable\/q
Path End       : \UART_TOESP:BUART:rx_state_2\/main_3
Capture Clock  : \UART_TOESP:BUART:rx_state_2\/clock_0
Path slack     : 1072793p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7030
-------------------------------------   ---- 
End-of-path arrival time (ps)           7030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_bitclk_enable\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_bitclk_enable\/q  macrocell91   1250   1250  1071611  RISE       1
\UART_TOESP:BUART:rx_state_2\/main_3   macrocell90   5780   7030  1072793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_2\/clock_0                      macrocell90         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072900p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6924
-------------------------------------   ---- 
End-of-path arrival time (ps)           6924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q        macrocell32   1250   1250  1067499  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell38   5674   6924  1072900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072903p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4421
-------------------------------------   ---- 
End-of-path arrival time (ps)           4421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell33     1250   1250  1067038  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3171   4421  1072903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_3\/q
Path End       : \UART_TOESP:BUART:rx_state_0\/main_4
Capture Clock  : \UART_TOESP:BUART:rx_state_0\/clock_0
Path slack     : 1072913p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_3\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_3\/q       macrocell89   1250   1250  1067800  RISE       1
\UART_TOESP:BUART:rx_state_0\/main_4  macrocell87   5661   6911  1072913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell87         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_3\/q
Path End       : \UART_TOESP:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_TOESP:BUART:rx_load_fifo\/clock_0
Path slack     : 1072913p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_3\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_3\/q         macrocell89   1250   1250  1067800  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/main_3  macrocell88   5661   6911  1072913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/clock_0                    macrocell88         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_3\/q
Path End       : \UART_TOESP:BUART:rx_status_3\/main_4
Capture Clock  : \UART_TOESP:BUART:rx_status_3\/clock_0
Path slack     : 1072913p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_3\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_3\/q        macrocell89   1250   1250  1067800  RISE       1
\UART_TOESP:BUART:rx_status_3\/main_4  macrocell96   5661   6911  1072913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_status_3\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:pollcount_1\/q
Path End       : \UART_TOESP:BUART:rx_state_0\/main_9
Capture Clock  : \UART_TOESP:BUART:rx_state_0\/clock_0
Path slack     : 1072922p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6901
-------------------------------------   ---- 
End-of-path arrival time (ps)           6901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:pollcount_1\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:pollcount_1\/q      macrocell93   1250   1250  1067392  RISE       1
\UART_TOESP:BUART:rx_state_0\/main_9  macrocell87   5651   6901  1072922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell87         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:pollcount_1\/q
Path End       : \UART_TOESP:BUART:rx_status_3\/main_6
Capture Clock  : \UART_TOESP:BUART:rx_status_3\/clock_0
Path slack     : 1072922p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6901
-------------------------------------   ---- 
End-of-path arrival time (ps)           6901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:pollcount_1\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:pollcount_1\/q       macrocell93   1250   1250  1067392  RISE       1
\UART_TOESP:BUART:rx_status_3\/main_6  macrocell96   5651   6901  1072922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_status_3\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_3\/q
Path End       : \UART_TOESP:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_TOESP:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072968p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6855
-------------------------------------   ---- 
End-of-path arrival time (ps)           6855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_3\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_3\/q               macrocell89   1250   1250  1067800  RISE       1
\UART_TOESP:BUART:rx_state_stop1_reg\/main_2  macrocell92   5605   6855  1072968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_stop1_reg\/clock_0              macrocell92         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073123p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell29     1250   1250  1066505  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   2950   4200  1073123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_TOESP:BUART:txn\/main_3
Capture Clock  : \UART_TOESP:BUART:txn\/clock_0
Path slack     : 1073140p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6683
-------------------------------------   ---- 
End-of-path arrival time (ps)           6683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:TxShifter:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sTX:TxShifter:u0\/so_comb  datapathcell8   4370   4370  1073140  RISE       1
\UART_TOESP:BUART:txn\/main_3                macrocell81     2313   6683  1073140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:txn\/clock_0                             macrocell81         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TOESP:BUART:rx_state_3\/main_0
Capture Clock  : \UART_TOESP:BUART:rx_state_3\/clock_0
Path slack     : 1073156p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6667
-------------------------------------   ---- 
End-of-path arrival time (ps)           6667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_ctrl_mark_last\/clock_0               macrocell86         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_ctrl_mark_last\/q  macrocell86   1250   1250  1065015  RISE       1
\UART_TOESP:BUART:rx_state_3\/main_0    macrocell89   5417   6667  1073156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_3\/clock_0                      macrocell89         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TOESP:BUART:rx_state_2\/main_1
Capture Clock  : \UART_TOESP:BUART:rx_state_2\/clock_0
Path slack     : 1073156p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6667
-------------------------------------   ---- 
End-of-path arrival time (ps)           6667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_ctrl_mark_last\/clock_0               macrocell86         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_ctrl_mark_last\/q  macrocell86   1250   1250  1065015  RISE       1
\UART_TOESP:BUART:rx_state_2\/main_1    macrocell90   5417   6667  1073156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_2\/clock_0                      macrocell90         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TOESP:BUART:rx_state_0\/main_6
Capture Clock  : \UART_TOESP:BUART:rx_state_0\/clock_0
Path slack     : 1073267p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6556
-------------------------------------   ---- 
End-of-path arrival time (ps)           6556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073267  RISE       1
\UART_TOESP:BUART:rx_state_0\/main_6         macrocell87   4616   6556  1073267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell87         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TOESP:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_TOESP:BUART:rx_load_fifo\/clock_0
Path slack     : 1073267p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6556
-------------------------------------   ---- 
End-of-path arrival time (ps)           6556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073267  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/main_5       macrocell88   4616   6556  1073267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/clock_0                    macrocell88         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TOESP:BUART:rx_state_0\/main_8
Capture Clock  : \UART_TOESP:BUART:rx_state_0\/clock_0
Path slack     : 1073283p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6541
-------------------------------------   ---- 
End-of-path arrival time (ps)           6541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073283  RISE       1
\UART_TOESP:BUART:rx_state_0\/main_8         macrocell87   4601   6541  1073283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell87         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TOESP:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_TOESP:BUART:rx_load_fifo\/clock_0
Path slack     : 1073283p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6541
-------------------------------------   ---- 
End-of-path arrival time (ps)           6541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073283  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/main_7       macrocell88   4601   6541  1073283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/clock_0                    macrocell88         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TOESP:BUART:rx_state_0\/main_7
Capture Clock  : \UART_TOESP:BUART:rx_state_0\/clock_0
Path slack     : 1073285p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6539
-------------------------------------   ---- 
End-of-path arrival time (ps)           6539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073285  RISE       1
\UART_TOESP:BUART:rx_state_0\/main_7         macrocell87   4599   6539  1073285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell87         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TOESP:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_TOESP:BUART:rx_load_fifo\/clock_0
Path slack     : 1073285p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6539
-------------------------------------   ---- 
End-of-path arrival time (ps)           6539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073285  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/main_6       macrocell88   4599   6539  1073285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/clock_0                    macrocell88         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_0\/q
Path End       : \UART_TOESP:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_TOESP:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073387p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6436
-------------------------------------   ---- 
End-of-path arrival time (ps)           6436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell87         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_0\/q               macrocell87   1250   1250  1065806  RISE       1
\UART_TOESP:BUART:rx_state_stop1_reg\/main_1  macrocell92   5186   6436  1073387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_stop1_reg\/clock_0              macrocell92         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1073541p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6282
-------------------------------------   ---- 
End-of-path arrival time (ps)           6282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073541  RISE       1
\UART_1:BUART:rx_load_fifo\/main_7       macrocell34   4342   6282  1073541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1073541p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6282
-------------------------------------   ---- 
End-of-path arrival time (ps)           6282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073541  RISE       1
\UART_1:BUART:rx_state_2\/main_9         macrocell36   4342   6282  1073541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1073553p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6270
-------------------------------------   ---- 
End-of-path arrival time (ps)           6270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073553  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6       macrocell34   4330   6270  1073553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1073553p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6270
-------------------------------------   ---- 
End-of-path arrival time (ps)           6270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073553  RISE       1
\UART_1:BUART:rx_state_2\/main_8         macrocell36   4330   6270  1073553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1073556p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6267
-------------------------------------   ---- 
End-of-path arrival time (ps)           6267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073556  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5       macrocell34   4327   6267  1073556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1073556p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6267
-------------------------------------   ---- 
End-of-path arrival time (ps)           6267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073556  RISE       1
\UART_1:BUART:rx_state_2\/main_7         macrocell36   4327   6267  1073556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_2\/q
Path End       : \UART_TOESP:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_TOESP:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073678p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6145
-------------------------------------   ---- 
End-of-path arrival time (ps)           6145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_2\/clock_0                      macrocell90         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_2\/q               macrocell90   1250   1250  1068115  RISE       1
\UART_TOESP:BUART:rx_state_stop1_reg\/main_3  macrocell92   4895   6145  1073678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_stop1_reg\/clock_0              macrocell92         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1073887p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q   macrocell37   1250   1250  1069289  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell34   4686   5936  1073887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1073887p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell37   1250   1250  1069289  RISE       1
\UART_1:BUART:rx_state_2\/main_3   macrocell36   4686   5936  1073887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_0\/q
Path End       : \UART_TOESP:BUART:txn\/main_2
Capture Clock  : \UART_TOESP:BUART:txn\/clock_0
Path slack     : 1073943p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5881
-------------------------------------   ---- 
End-of-path arrival time (ps)           5881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_0\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_0\/q  macrocell83   1250   1250  1065592  RISE       1
\UART_TOESP:BUART:txn\/main_2    macrocell81   4631   5881  1073943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:txn\/clock_0                             macrocell81         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_0\/q
Path End       : \UART_TOESP:BUART:rx_state_3\/main_1
Capture Clock  : \UART_TOESP:BUART:rx_state_3\/clock_0
Path slack     : 1073948p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5876
-------------------------------------   ---- 
End-of-path arrival time (ps)           5876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell87         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_0\/q       macrocell87   1250   1250  1065806  RISE       1
\UART_TOESP:BUART:rx_state_3\/main_1  macrocell89   4626   5876  1073948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_3\/clock_0                      macrocell89         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_0\/q
Path End       : \UART_TOESP:BUART:rx_state_2\/main_2
Capture Clock  : \UART_TOESP:BUART:rx_state_2\/clock_0
Path slack     : 1073948p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5876
-------------------------------------   ---- 
End-of-path arrival time (ps)           5876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell87         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_0\/q       macrocell87   1250   1250  1065806  RISE       1
\UART_TOESP:BUART:rx_state_2\/main_2  macrocell90   4626   5876  1073948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_2\/clock_0                      macrocell90         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1073994p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5829
-------------------------------------   ---- 
End-of-path arrival time (ps)           5829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                        macrocell40   1250   1250  1068963  RISE       1
\UART_1:BUART:rx_state_0\/main_7  macrocell33   4579   5829  1073994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 1073994p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5829
-------------------------------------   ---- 
End-of-path arrival time (ps)           5829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                         macrocell40   1250   1250  1068963  RISE       1
\UART_1:BUART:rx_status_3\/main_7  macrocell41   4579   5829  1073994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1074006p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5817
-------------------------------------   ---- 
End-of-path arrival time (ps)           5817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                        macrocell39   1250   1250  1068973  RISE       1
\UART_1:BUART:rx_state_0\/main_6  macrocell33   4567   5817  1074006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 1074006p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5817
-------------------------------------   ---- 
End-of-path arrival time (ps)           5817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                         macrocell39   1250   1250  1068973  RISE       1
\UART_1:BUART:rx_status_3\/main_6  macrocell41   4567   5817  1074006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1074071p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073541  RISE       1
\UART_1:BUART:rx_state_0\/main_10        macrocell33   3813   5753  1074071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1074071p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073541  RISE       1
\UART_1:BUART:rx_state_3\/main_7         macrocell35   3813   5753  1074071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1074101p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5722
-------------------------------------   ---- 
End-of-path arrival time (ps)           5722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073553  RISE       1
\UART_1:BUART:rx_state_0\/main_9         macrocell33   3782   5722  1074101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1074101p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5722
-------------------------------------   ---- 
End-of-path arrival time (ps)           5722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073553  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell35   3782   5722  1074101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1074104p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5720
-------------------------------------   ---- 
End-of-path arrival time (ps)           5720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073556  RISE       1
\UART_1:BUART:rx_state_0\/main_8         macrocell33   3780   5720  1074104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1074104p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5720
-------------------------------------   ---- 
End-of-path arrival time (ps)           5720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073556  RISE       1
\UART_1:BUART:rx_state_3\/main_5         macrocell35   3780   5720  1074104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_1\/q
Path End       : \UART_TOESP:BUART:txn\/main_1
Capture Clock  : \UART_TOESP:BUART:txn\/clock_0
Path slack     : 1074134p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5689
-------------------------------------   ---- 
End-of-path arrival time (ps)           5689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_1\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_1\/q  macrocell82   1250   1250  1065784  RISE       1
\UART_TOESP:BUART:txn\/main_1    macrocell81   4439   5689  1074134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:txn\/clock_0                             macrocell81         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1074188p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5635
-------------------------------------   ---- 
End-of-path arrival time (ps)           5635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068727  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell29     5445   5635  1074188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_2\/q
Path End       : \UART_TOESP:BUART:txn\/main_4
Capture Clock  : \UART_TOESP:BUART:txn\/clock_0
Path slack     : 1074295p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5528
-------------------------------------   ---- 
End-of-path arrival time (ps)           5528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_2\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_2\/q  macrocell84   1250   1250  1065945  RISE       1
\UART_TOESP:BUART:txn\/main_4    macrocell81   4278   5528  1074295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:txn\/clock_0                             macrocell81         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:pollcount_1\/q
Path End       : \UART_TOESP:BUART:pollcount_1\/main_3
Capture Clock  : \UART_TOESP:BUART:pollcount_1\/clock_0
Path slack     : 1074351p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5472
-------------------------------------   ---- 
End-of-path arrival time (ps)           5472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:pollcount_1\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:pollcount_1\/q       macrocell93   1250   1250  1067392  RISE       1
\UART_TOESP:BUART:pollcount_1\/main_3  macrocell93   4222   5472  1074351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:pollcount_1\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TOESP:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_TOESP:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1074356p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2968
-------------------------------------   ---- 
End-of-path arrival time (ps)           2968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1068487  RISE       1
\UART_TOESP:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell8   2778   2968  1074356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:TxShifter:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1074448p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5375
-------------------------------------   ---- 
End-of-path arrival time (ps)           5375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell28   1250   1250  1067191  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell29   4125   5375  1074448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_2\/q
Path End       : \UART_TOESP:BUART:rx_state_0\/main_5
Capture Clock  : \UART_TOESP:BUART:rx_state_0\/clock_0
Path slack     : 1074591p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_2\/clock_0                      macrocell90         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_2\/q       macrocell90   1250   1250  1068115  RISE       1
\UART_TOESP:BUART:rx_state_0\/main_5  macrocell87   3982   5232  1074591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell87         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_2\/q
Path End       : \UART_TOESP:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_TOESP:BUART:rx_load_fifo\/clock_0
Path slack     : 1074591p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_2\/clock_0                      macrocell90         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_2\/q         macrocell90   1250   1250  1068115  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/main_4  macrocell88   3982   5232  1074591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/clock_0                    macrocell88         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_2\/q
Path End       : \UART_TOESP:BUART:rx_status_3\/main_5
Capture Clock  : \UART_TOESP:BUART:rx_status_3\/clock_0
Path slack     : 1074591p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_2\/clock_0                      macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_2\/q        macrocell90   1250   1250  1068115  RISE       1
\UART_TOESP:BUART:rx_status_3\/main_5  macrocell96   3982   5232  1074591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_status_3\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1074604p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5219
-------------------------------------   ---- 
End-of-path arrival time (ps)           5219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell30   1250   1250  1067187  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell29   3969   5219  1074604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1074709p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5114
-------------------------------------   ---- 
End-of-path arrival time (ps)           5114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell29   1250   1250  1066505  RISE       1
\UART_1:BUART:txn\/main_2    macrocell27   3864   5114  1074709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell27         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1074813p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell29   1250   1250  1066505  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell28   3761   5011  1074813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1074813p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell29   1250   1250  1066505  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell30   3761   5011  1074813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1074826p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4997
-------------------------------------   ---- 
End-of-path arrival time (ps)           4997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell29   1250   1250  1066505  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell31   3747   4997  1074826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1074889p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4935
-------------------------------------   ---- 
End-of-path arrival time (ps)           4935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell31   1250   1250  1074889  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell29   3685   4935  1074889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1074914p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3130
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5289
-------------------------------------   ---- 
End-of-path arrival time (ps)           5289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell34     1250   1250  1070747  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4039   5289  1074914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TOESP:BUART:rx_state_3\/main_5
Capture Clock  : \UART_TOESP:BUART:rx_state_3\/clock_0
Path slack     : 1074943p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4880
-------------------------------------   ---- 
End-of-path arrival time (ps)           4880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073267  RISE       1
\UART_TOESP:BUART:rx_state_3\/main_5         macrocell89   2940   4880  1074943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_3\/clock_0                      macrocell89         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_TOESP:BUART:rx_state_2\/main_6
Capture Clock  : \UART_TOESP:BUART:rx_state_2\/clock_0
Path slack     : 1074943p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4880
-------------------------------------   ---- 
End-of-path arrival time (ps)           4880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073267  RISE       1
\UART_TOESP:BUART:rx_state_2\/main_6         macrocell90   2940   4880  1074943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_2\/clock_0                      macrocell90         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TOESP:BUART:rx_state_3\/main_7
Capture Clock  : \UART_TOESP:BUART:rx_state_3\/clock_0
Path slack     : 1074958p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073283  RISE       1
\UART_TOESP:BUART:rx_state_3\/main_7         macrocell89   2925   4865  1074958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_3\/clock_0                      macrocell89         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_TOESP:BUART:rx_state_2\/main_8
Capture Clock  : \UART_TOESP:BUART:rx_state_2\/clock_0
Path slack     : 1074958p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073283  RISE       1
\UART_TOESP:BUART:rx_state_2\/main_8         macrocell90   2925   4865  1074958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_2\/clock_0                      macrocell90         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TOESP:BUART:rx_state_3\/main_6
Capture Clock  : \UART_TOESP:BUART:rx_state_3\/clock_0
Path slack     : 1074960p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073285  RISE       1
\UART_TOESP:BUART:rx_state_3\/main_6         macrocell89   2923   4863  1074960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_3\/clock_0                      macrocell89         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_TOESP:BUART:rx_state_2\/main_7
Capture Clock  : \UART_TOESP:BUART:rx_state_2\/clock_0
Path slack     : 1074960p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073285  RISE       1
\UART_TOESP:BUART:rx_state_2\/main_7         macrocell90   2923   4863  1074960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_2\/clock_0                      macrocell90         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_0\/q
Path End       : \UART_TOESP:BUART:tx_state_0\/main_1
Capture Clock  : \UART_TOESP:BUART:tx_state_0\/clock_0
Path slack     : 1075009p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_0\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_0\/q       macrocell83   1250   1250  1065592  RISE       1
\UART_TOESP:BUART:tx_state_0\/main_1  macrocell83   3564   4814  1075009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_0\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_0\/q
Path End       : \UART_TOESP:BUART:tx_state_1\/main_1
Capture Clock  : \UART_TOESP:BUART:tx_state_1\/clock_0
Path slack     : 1075014p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_0\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_0\/q       macrocell83   1250   1250  1065592  RISE       1
\UART_TOESP:BUART:tx_state_1\/main_1  macrocell82   3559   4809  1075014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_1\/clock_0                      macrocell82         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_0\/q
Path End       : \UART_TOESP:BUART:tx_state_2\/main_1
Capture Clock  : \UART_TOESP:BUART:tx_state_2\/clock_0
Path slack     : 1075014p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_0\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_0\/q       macrocell83   1250   1250  1065592  RISE       1
\UART_TOESP:BUART:tx_state_2\/main_1  macrocell84   3559   4809  1075014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_2\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_0\/q
Path End       : \UART_TOESP:BUART:rx_state_0\/main_2
Capture Clock  : \UART_TOESP:BUART:rx_state_0\/clock_0
Path slack     : 1075080p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell87         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_0\/q       macrocell87   1250   1250  1065806  RISE       1
\UART_TOESP:BUART:rx_state_0\/main_2  macrocell87   3494   4744  1075080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell87         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_0\/q
Path End       : \UART_TOESP:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_TOESP:BUART:rx_load_fifo\/clock_0
Path slack     : 1075080p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell87         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_0\/q         macrocell87   1250   1250  1065806  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/main_1  macrocell88   3494   4744  1075080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/clock_0                    macrocell88         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_0\/q
Path End       : \UART_TOESP:BUART:rx_status_3\/main_2
Capture Clock  : \UART_TOESP:BUART:rx_status_3\/clock_0
Path slack     : 1075080p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell87         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_0\/q        macrocell87   1250   1250  1065806  RISE       1
\UART_TOESP:BUART:rx_status_3\/main_2  macrocell96   3494   4744  1075080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_status_3\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_bitclk\/q
Path End       : \UART_TOESP:BUART:txn\/main_6
Capture Clock  : \UART_TOESP:BUART:txn\/clock_0
Path slack     : 1075083p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_bitclk\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_bitclk\/q  macrocell85   1250   1250  1075083  RISE       1
\UART_TOESP:BUART:txn\/main_6   macrocell81   3490   4740  1075083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:txn\/clock_0                             macrocell81         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_0\/q
Path End       : \UART_TOESP:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_TOESP:BUART:tx_bitclk\/clock_0
Path slack     : 1075139p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4685
-------------------------------------   ---- 
End-of-path arrival time (ps)           4685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_0\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_0\/q      macrocell83   1250   1250  1065592  RISE       1
\UART_TOESP:BUART:tx_bitclk\/main_1  macrocell85   3435   4685  1075139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_bitclk\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_2\/q
Path End       : \UART_TOESP:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_TOESP:BUART:tx_bitclk\/clock_0
Path slack     : 1075194p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4630
-------------------------------------   ---- 
End-of-path arrival time (ps)           4630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_2\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_2\/q      macrocell84   1250   1250  1065945  RISE       1
\UART_TOESP:BUART:tx_bitclk\/main_3  macrocell85   3380   4630  1075194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_bitclk\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_1\/q
Path End       : \UART_TOESP:BUART:tx_state_1\/main_0
Capture Clock  : \UART_TOESP:BUART:tx_state_1\/clock_0
Path slack     : 1075197p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_1\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_1\/q       macrocell82   1250   1250  1065784  RISE       1
\UART_TOESP:BUART:tx_state_1\/main_0  macrocell82   3377   4627  1075197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_1\/clock_0                      macrocell82         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_1\/q
Path End       : \UART_TOESP:BUART:tx_state_2\/main_0
Capture Clock  : \UART_TOESP:BUART:tx_state_2\/clock_0
Path slack     : 1075197p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_1\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_1\/q       macrocell82   1250   1250  1065784  RISE       1
\UART_TOESP:BUART:tx_state_2\/main_0  macrocell84   3377   4627  1075197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_2\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_1\/q
Path End       : \UART_TOESP:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_TOESP:BUART:tx_bitclk\/clock_0
Path slack     : 1075197p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4626
-------------------------------------   ---- 
End-of-path arrival time (ps)           4626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_1\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_1\/q      macrocell82   1250   1250  1065784  RISE       1
\UART_TOESP:BUART:tx_bitclk\/main_0  macrocell85   3376   4626  1075197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_bitclk\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_2\/q
Path End       : \UART_TOESP:BUART:tx_state_1\/main_3
Capture Clock  : \UART_TOESP:BUART:tx_state_1\/clock_0
Path slack     : 1075199p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_2\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_2\/q       macrocell84   1250   1250  1065945  RISE       1
\UART_TOESP:BUART:tx_state_1\/main_3  macrocell82   3374   4624  1075199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_1\/clock_0                      macrocell82         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_2\/q
Path End       : \UART_TOESP:BUART:tx_state_2\/main_3
Capture Clock  : \UART_TOESP:BUART:tx_state_2\/clock_0
Path slack     : 1075199p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_2\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_2\/q       macrocell84   1250   1250  1065945  RISE       1
\UART_TOESP:BUART:tx_state_2\/main_3  macrocell84   3374   4624  1075199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_2\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1075410p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4413
-------------------------------------   ---- 
End-of-path arrival time (ps)           4413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell33   1250   1250  1067038  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1  macrocell34   3163   4413  1075410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1075410p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4413
-------------------------------------   ---- 
End-of-path arrival time (ps)           4413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell33   1250   1250  1067038  RISE       1
\UART_1:BUART:rx_state_2\/main_2  macrocell36   3163   4413  1075410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075427p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4396
-------------------------------------   ---- 
End-of-path arrival time (ps)           4396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell36   1250   1250  1067036  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell38   3146   4396  1075427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1075436p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4388
-------------------------------------   ---- 
End-of-path arrival time (ps)           4388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell36   1250   1250  1067036  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell34   3138   4388  1075436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1075436p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4388
-------------------------------------   ---- 
End-of-path arrival time (ps)           4388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell36   1250   1250  1067036  RISE       1
\UART_1:BUART:rx_state_2\/main_5  macrocell36   3138   4388  1075436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075439p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4385
-------------------------------------   ---- 
End-of-path arrival time (ps)           4385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell33   1250   1250  1067038  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell38   3135   4385  1075439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1075441p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell36   1250   1250  1067036  RISE       1
\UART_1:BUART:rx_state_0\/main_5  macrocell33   3133   4383  1075441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1075441p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell36   1250   1250  1067036  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell35   3133   4383  1075441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 1075441p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell36   1250   1250  1067036  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell41   3133   4383  1075441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1075450p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4373
-------------------------------------   ---- 
End-of-path arrival time (ps)           4373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell33   1250   1250  1067038  RISE       1
\UART_1:BUART:rx_state_0\/main_2  macrocell33   3123   4373  1075450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1075450p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4373
-------------------------------------   ---- 
End-of-path arrival time (ps)           4373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell33   1250   1250  1067038  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell35   3123   4373  1075450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 1075450p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4373
-------------------------------------   ---- 
End-of-path arrival time (ps)           4373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell33   1250   1250  1067038  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell41   3123   4373  1075450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_1\/q
Path End       : \UART_TOESP:BUART:tx_state_0\/main_0
Capture Clock  : \UART_TOESP:BUART:tx_state_0\/clock_0
Path slack     : 1075455p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_1\/clock_0                      macrocell82         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_1\/q       macrocell82   1250   1250  1065784  RISE       1
\UART_TOESP:BUART:tx_state_0\/main_0  macrocell83   3118   4368  1075455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_0\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_state_2\/q
Path End       : \UART_TOESP:BUART:tx_state_0\/main_4
Capture Clock  : \UART_TOESP:BUART:tx_state_0\/clock_0
Path slack     : 1075487p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_2\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_state_2\/q       macrocell84   1250   1250  1065945  RISE       1
\UART_TOESP:BUART:tx_state_0\/main_4  macrocell83   3086   4336  1075487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_0\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1075508p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell30   1250   1250  1067187  RISE       1
\UART_1:BUART:txn\/main_4    macrocell27   3065   4315  1075508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell27         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1075509p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell30   1250   1250  1067187  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell31   3065   4315  1075509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1075511p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4312
-------------------------------------   ---- 
End-of-path arrival time (ps)           4312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell28   1250   1250  1067191  RISE       1
\UART_1:BUART:txn\/main_1    macrocell27   3062   4312  1075511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell27         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1075513p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4310
-------------------------------------   ---- 
End-of-path arrival time (ps)           4310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell28   1250   1250  1067191  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell31   3060   4310  1075513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TOESP:BUART:tx_state_1\/main_2
Capture Clock  : \UART_TOESP:BUART:tx_state_1\/clock_0
Path slack     : 1075552p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4271
-------------------------------------   ---- 
End-of-path arrival time (ps)           4271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1068487  RISE       1
\UART_TOESP:BUART:tx_state_1\/main_2               macrocell82     4081   4271  1075552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_1\/clock_0                      macrocell82         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TOESP:BUART:tx_state_2\/main_2
Capture Clock  : \UART_TOESP:BUART:tx_state_2\/clock_0
Path slack     : 1075552p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4271
-------------------------------------   ---- 
End-of-path arrival time (ps)           4271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1068487  RISE       1
\UART_TOESP:BUART:tx_state_2\/main_2               macrocell84     4081   4271  1075552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_2\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 1075557p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell35   1250   1250  1067150  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell33   3016   4266  1075557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell33         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 1075557p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell35   1250   1250  1067150  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell35   3016   4266  1075557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 1075557p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell35   1250   1250  1067150  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell41   3016   4266  1075557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075559p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075559  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_2   macrocell37   2324   4264  1075559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell37         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075561p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell35   1250   1250  1067150  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell38   3012   4262  1075561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TOESP:BUART:tx_state_0\/main_2
Capture Clock  : \UART_TOESP:BUART:tx_state_0\/clock_0
Path slack     : 1075567p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1068487  RISE       1
\UART_TOESP:BUART:tx_state_0\/main_2               macrocell83     4067   4257  1075567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_0\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075574p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075574  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_1   macrocell37   2310   4250  1075574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell37         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075574p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075574  RISE       1
MODIN1_1/main_2                          macrocell39   2310   4250  1075574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075574p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075574  RISE       1
MODIN1_0/main_2                          macrocell40   2310   4250  1075574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075576p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075576  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0   macrocell37   2307   4247  1075576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell37         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075576p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075576  RISE       1
MODIN1_1/main_1                          macrocell39   2307   4247  1075576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075576p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075576  RISE       1
MODIN1_0/main_1                          macrocell40   2307   4247  1075576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1075630p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell28   1250   1250  1067191  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell28   2943   4193  1075630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1075630p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell28   1250   1250  1067191  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell30   2943   4193  1075630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1075636p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell29   1250   1250  1066505  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell29   2937   4187  1075636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1075638p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell30   1250   1250  1067187  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell28   2935   4185  1075638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1075638p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell30   1250   1250  1067187  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell30   2935   4185  1075638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_bitclk_enable\/q
Path End       : \UART_TOESP:BUART:rx_state_0\/main_3
Capture Clock  : \UART_TOESP:BUART:rx_state_0\/clock_0
Path slack     : 1075666p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_bitclk_enable\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_bitclk_enable\/q  macrocell91   1250   1250  1071611  RISE       1
\UART_TOESP:BUART:rx_state_0\/main_3   macrocell87   2908   4158  1075666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_0\/clock_0                      macrocell87         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_bitclk_enable\/q
Path End       : \UART_TOESP:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_TOESP:BUART:rx_load_fifo\/clock_0
Path slack     : 1075666p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_bitclk_enable\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_bitclk_enable\/q   macrocell91   1250   1250  1071611  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/main_2  macrocell88   2908   4158  1075666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_load_fifo\/clock_0                    macrocell88         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_bitclk_enable\/q
Path End       : \UART_TOESP:BUART:rx_status_3\/main_3
Capture Clock  : \UART_TOESP:BUART:rx_status_3\/clock_0
Path slack     : 1075666p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_bitclk_enable\/clock_0                macrocell91         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_bitclk_enable\/q  macrocell91   1250   1250  1071611  RISE       1
\UART_TOESP:BUART:rx_status_3\/main_3  macrocell96   2908   4158  1075666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_status_3\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1075694p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4129
-------------------------------------   ---- 
End-of-path arrival time (ps)           4129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_last\/q          macrocell42   1250   1250  1075694  RISE       1
\UART_1:BUART:rx_state_2\/main_6  macrocell36   2879   4129  1075694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 1075718p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4106
-------------------------------------   ---- 
End-of-path arrival time (ps)           4106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell35   1250   1250  1067150  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell34   2856   4106  1075718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 1075718p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4106
-------------------------------------   ---- 
End-of-path arrival time (ps)           4106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell35   1250   1250  1067150  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell36   2856   4106  1075718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1075790p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4033
-------------------------------------   ---- 
End-of-path arrival time (ps)           4033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell31         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell31   1250   1250  1074889  RISE       1
\UART_1:BUART:txn\/main_6   macrocell27   2783   4033  1075790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell27         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1075797p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell31   1250   1250  1074889  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell28   2776   4026  1075797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1075797p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell31   1250   1250  1074889  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell30   2776   4026  1075797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_TOESP:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_TOESP:BUART:tx_bitclk\/clock_0
Path slack     : 1075932p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3892
-------------------------------------   ---- 
End-of-path arrival time (ps)           3892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  1068487  RISE       1
\UART_TOESP:BUART:tx_bitclk\/main_2                macrocell85     3702   3892  1075932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_bitclk\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_3\/q
Path End       : \UART_TOESP:BUART:rx_state_3\/main_3
Capture Clock  : \UART_TOESP:BUART:rx_state_3\/clock_0
Path slack     : 1075942p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_3\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_3\/q       macrocell89   1250   1250  1067800  RISE       1
\UART_TOESP:BUART:rx_state_3\/main_3  macrocell89   2632   3882  1075942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_3\/clock_0                      macrocell89         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_3\/q
Path End       : \UART_TOESP:BUART:rx_state_2\/main_4
Capture Clock  : \UART_TOESP:BUART:rx_state_2\/clock_0
Path slack     : 1075942p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_3\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_3\/q       macrocell89   1250   1250  1067800  RISE       1
\UART_TOESP:BUART:rx_state_2\/main_4  macrocell90   2632   3882  1075942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_2\/clock_0                      macrocell90         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_bitclk\/q
Path End       : \UART_TOESP:BUART:tx_state_0\/main_5
Capture Clock  : \UART_TOESP:BUART:tx_state_0\/clock_0
Path slack     : 1075982p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_bitclk\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_bitclk\/q        macrocell85   1250   1250  1075083  RISE       1
\UART_TOESP:BUART:tx_state_0\/main_5  macrocell83   2592   3842  1075982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_0\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_bitclk\/q
Path End       : \UART_TOESP:BUART:tx_state_1\/main_5
Capture Clock  : \UART_TOESP:BUART:tx_state_1\/clock_0
Path slack     : 1075986p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_bitclk\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_bitclk\/q        macrocell85   1250   1250  1075083  RISE       1
\UART_TOESP:BUART:tx_state_1\/main_5  macrocell82   2588   3838  1075986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_1\/clock_0                      macrocell82         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_bitclk\/q
Path End       : \UART_TOESP:BUART:tx_state_2\/main_5
Capture Clock  : \UART_TOESP:BUART:tx_state_2\/clock_0
Path slack     : 1075986p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_bitclk\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_bitclk\/q        macrocell85   1250   1250  1075083  RISE       1
\UART_TOESP:BUART:tx_state_2\/main_5  macrocell84   2588   3838  1075986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_2\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_2\/q
Path End       : \UART_TOESP:BUART:rx_state_3\/main_4
Capture Clock  : \UART_TOESP:BUART:rx_state_3\/clock_0
Path slack     : 1076256p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_2\/clock_0                      macrocell90         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_2\/q       macrocell90   1250   1250  1068115  RISE       1
\UART_TOESP:BUART:rx_state_3\/main_4  macrocell89   2317   3567  1076256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_3\/clock_0                      macrocell89         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_state_2\/q
Path End       : \UART_TOESP:BUART:rx_state_2\/main_5
Capture Clock  : \UART_TOESP:BUART:rx_state_2\/clock_0
Path slack     : 1076256p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_2\/clock_0                      macrocell90         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_state_2\/q       macrocell90   1250   1250  1068115  RISE       1
\UART_TOESP:BUART:rx_state_2\/main_5  macrocell90   2317   3567  1076256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_2\/clock_0                      macrocell90         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:txn\/q
Path End       : \UART_TOESP:BUART:txn\/main_0
Capture Clock  : \UART_TOESP:BUART:txn\/clock_0
Path slack     : 1076259p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:txn\/clock_0                             macrocell81         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:txn\/q       macrocell81   1250   1250  1076259  RISE       1
\UART_TOESP:BUART:txn\/main_0  macrocell81   2315   3565  1076259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:txn\/clock_0                             macrocell81         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1076275p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell27         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:txn\/q       macrocell27   1250   1250  1076275  RISE       1
\UART_1:BUART:txn\/main_0  macrocell27   2299   3549  1076275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell27         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell40   1250   1250  1068963  RISE       1
MODIN1_1/main_4  macrocell39   2297   3547  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell40   1250   1250  1068963  RISE       1
MODIN1_0/main_3  macrocell40   2297   3547  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell39   1250   1250  1068973  RISE       1
MODIN1_1/main_3  macrocell39   2297   3547  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_last\/q
Path End       : \UART_TOESP:BUART:rx_state_2\/main_9
Capture Clock  : \UART_TOESP:BUART:rx_state_2\/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_last\/clock_0                         macrocell97         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_last\/q          macrocell97   1250   1250  1076276  RISE       1
\UART_TOESP:BUART:rx_state_2\/main_9  macrocell90   2297   3547  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_2\/clock_0                      macrocell90         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_TOESP:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_TOESP:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1076277p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_ctrl_mark_last\/clock_0               macrocell86         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:tx_ctrl_mark_last\/q        macrocell86   1250   1250  1065015  RISE       1
\UART_TOESP:BUART:rx_state_stop1_reg\/main_0  macrocell92   2297   3547  1076277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_state_stop1_reg\/clock_0              macrocell92         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_TOESP:BUART:tx_state_1\/main_4
Capture Clock  : \UART_TOESP:BUART:tx_state_1\/clock_0
Path slack     : 1076395p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3429
-------------------------------------   ---- 
End-of-path arrival time (ps)           3429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  1076395  RISE       1
\UART_TOESP:BUART:tx_state_1\/main_4               macrocell82     3239   3429  1076395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_1\/clock_0                      macrocell82         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_TOESP:BUART:tx_state_2\/main_4
Capture Clock  : \UART_TOESP:BUART:tx_state_2\/clock_0
Path slack     : 1076395p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3429
-------------------------------------   ---- 
End-of-path arrival time (ps)           3429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  1076395  RISE       1
\UART_TOESP:BUART:tx_state_2\/main_4               macrocell84     3239   3429  1076395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:tx_state_2\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1077000p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2824
-------------------------------------   ---- 
End-of-path arrival time (ps)           2824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1077000  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell28     2634   2824  1077000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1077000p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2824
-------------------------------------   ---- 
End-of-path arrival time (ps)           2824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1077000  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell30     2634   2824  1077000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1077002p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2822
-------------------------------------   ---- 
End-of-path arrival time (ps)           2822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1077000  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell27     2632   2822  1077002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell27         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1077036p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2788
-------------------------------------   ---- 
End-of-path arrival time (ps)           2788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068727  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell28     2598   2788  1077036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell28         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1077036p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2788
-------------------------------------   ---- 
End-of-path arrival time (ps)           2788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068727  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell30     2598   2788  1077036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1077049p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2775
-------------------------------------   ---- 
End-of-path arrival time (ps)           2775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068727  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell31     2585   2775  1077049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell31         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_TOESP:BUART:txn\/main_5
Capture Clock  : \UART_TOESP:BUART:txn\/clock_0
Path slack     : 1077319p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2505
-------------------------------------   ---- 
End-of-path arrival time (ps)           2505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  1076395  RISE       1
\UART_TOESP:BUART:txn\/main_5                      macrocell81     2315   2505  1077319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:txn\/clock_0                             macrocell81         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TOESP:BUART:rx_status_3\/q
Path End       : \UART_TOESP:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_TOESP:BUART:sRX:RxSts\/clock
Path slack     : 1079264p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_TOESP_IntClock:R#1 vs. UART_TOESP_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:rx_status_3\/clock_0                     macrocell96         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_TOESP:BUART:rx_status_3\/q       macrocell96    1250   1250  1079264  RISE       1
\UART_TOESP:BUART:sRX:RxSts\/status_3  statusicell6   2319   3569  1079264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_TOESP:BUART:sRX:RxSts\/clock                         statusicell6        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 1079328p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3505
-------------------------------------   ---- 
End-of-path arrival time (ps)           3505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell41    1250   1250  1079328  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell2   2255   3505  1079328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 9984146p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Echo:R#1 vs. Clock_Echo:R#2)   10000000
- Setup time                                            -4230
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11624
-------------------------------------   ----- 
End-of-path arrival time (ps)           11624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  9984146  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  9984146  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  9984146  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   2994   6494  9984146  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   5130  11624  9984146  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  11624  9984146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell5       0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 9987446p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Echo:R#1 vs. Clock_Echo:R#2)   10000000
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6494
-------------------------------------   ---- 
End-of-path arrival time (ps)           6494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  9984146  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  9984146  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  9984146  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   2994   6494  9987446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 9987446p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Echo:R#1 vs. Clock_Echo:R#2)   10000000
- Setup time                                            -6060
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6494
-------------------------------------   ---- 
End-of-path arrival time (ps)           6494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  9984146  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  9984146  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  9984146  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell5   2994   6494  9987446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/clock                datapathcell5       0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Echo:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_Echo:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9987539p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Echo:R#1 vs. Clock_Echo:R#2)   10000000
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11961
-------------------------------------   ----- 
End-of-path arrival time (ps)           11961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Timer_Echo:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4    760    760  9984146  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0    760  9984146  RISE       1
\Timer_Echo:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2740   3500  9984146  RISE       1
\Timer_Echo:TimerUDB:status_tc\/main_1         macrocell10     2859   6359  9987539  RISE       1
\Timer_Echo:TimerUDB:status_tc\/q              macrocell10     3350   9709  9987539  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2252  11961  9987539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Timer_Echo:TimerUDB:rstSts:stsreg\/clock                  statusicell3        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_3:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_245/main_0
Capture Clock  : Net_245/clock_0
Path slack     : 9999986965p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9525
-------------------------------------   ---- 
End-of-path arrival time (ps)           9525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_3:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_3:DEBOUNCER[0]:d_sync_0\/q  macrocell50   1250   1250  9999986965  RISE       1
Net_245/main_0                         macrocell48   8275   9525  9999986965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_245/clock_0                                            macrocell48         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_3:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_244/main_0
Capture Clock  : Net_244/clock_0
Path slack     : 9999987494p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8996
-------------------------------------   ---- 
End-of-path arrival time (ps)           8996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_3:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_3:DEBOUNCER[0]:d_sync_0\/q  macrocell50   1250   1250  9999986965  RISE       1
Net_244/main_0                         macrocell47   7746   8996  9999987494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_244/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_3:DEBOUNCER[0]:d_sync_0\/q
Path End       : \Debouncer_3:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_3:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999987494p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8996
-------------------------------------   ---- 
End-of-path arrival time (ps)           8996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_3:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell50         0      0  RISE       1

Data path
pin name                                    model name   delay     AT       slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_3:DEBOUNCER[0]:d_sync_0\/q       macrocell50   1250   1250  9999986965  RISE       1
\Debouncer_3:DEBOUNCER[0]:d_sync_1\/main_0  macrocell51   7746   8996  9999987494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_3:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell51         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_4:DEBOUNCER[0]:d_sync_0\/q
Path End       : \Debouncer_4:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_4:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999987836p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8654
-------------------------------------   ---- 
End-of-path arrival time (ps)           8654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_4:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell44         0      0  RISE       1

Data path
pin name                                    model name   delay     AT       slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_4:DEBOUNCER[0]:d_sync_0\/q       macrocell44   1250   1250  9999987836  RISE       1
\Debouncer_4:DEBOUNCER[0]:d_sync_1\/main_0  macrocell45   7404   8654  9999987836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_4:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell45         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_4:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_251/main_0
Capture Clock  : Net_251/clock_0
Path slack     : 9999987887p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8603
-------------------------------------   ---- 
End-of-path arrival time (ps)           8603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_4:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_4:DEBOUNCER[0]:d_sync_0\/q  macrocell44   1250   1250  9999987836  RISE       1
Net_251/main_0                         macrocell43   7353   8603  9999987887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_251/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/q
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999988503p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7987
-------------------------------------   ---- 
End-of-path arrival time (ps)           7987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT       slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/q       macrocell55   1250   1250  9999988503  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0  macrocell56   6737   7987  9999988503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell56         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_234/main_0
Capture Clock  : Net_234/clock_0
Path slack     : 9999988511p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7979
-------------------------------------   ---- 
End-of-path arrival time (ps)           7979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/q  macrocell55   1250   1250  9999988503  RISE       1
Net_234/main_0                         macrocell54   6729   7979  9999988511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_234/clock_0                                            macrocell54         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_232/main_0
Capture Clock  : Net_232/clock_0
Path slack     : 9999988513p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7977
-------------------------------------   ---- 
End-of-path arrival time (ps)           7977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/q  macrocell55   1250   1250  9999988503  RISE       1
Net_232/main_0                         macrocell57   6727   7977  9999988513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_232/clock_0                                            macrocell57         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_234/main_1
Capture Clock  : Net_234/clock_0
Path slack     : 9999992679p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3811
-------------------------------------   ---- 
End-of-path arrival time (ps)           3811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/q  macrocell56   1250   1250  9999992679  RISE       1
Net_234/main_1                         macrocell54   2561   3811  9999992679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_234/clock_0                                            macrocell54         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_3:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_245/main_1
Capture Clock  : Net_245/clock_0
Path slack     : 9999992680p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3810
-------------------------------------   ---- 
End-of-path arrival time (ps)           3810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_3:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_3:DEBOUNCER[0]:d_sync_1\/q  macrocell51   1250   1250  9999992680  RISE       1
Net_245/main_1                         macrocell48   2560   3810  9999992680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_245/clock_0                                            macrocell48         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_3:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_244/main_1
Capture Clock  : Net_244/clock_0
Path slack     : 9999992684p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3806
-------------------------------------   ---- 
End-of-path arrival time (ps)           3806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_3:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_3:DEBOUNCER[0]:d_sync_1\/q  macrocell51   1250   1250  9999992680  RISE       1
Net_244/main_1                         macrocell47   2556   3806  9999992684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_244/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_232/main_1
Capture Clock  : Net_232/clock_0
Path slack     : 9999992687p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/q  macrocell56   1250   1250  9999992679  RISE       1
Net_232/main_1                         macrocell57   2553   3803  9999992687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_232/clock_0                                            macrocell57         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_2:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_240/main_1
Capture Clock  : Net_240/clock_0
Path slack     : 9999992932p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_2:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_2:DEBOUNCER[0]:d_sync_1\/q  macrocell53   1250   1250  9999992932  RISE       1
Net_240/main_1                         macrocell46   2308   3558  9999992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_2:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_239/main_1
Capture Clock  : Net_239/clock_0
Path slack     : 9999992932p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_2:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_2:DEBOUNCER[0]:d_sync_1\/q  macrocell53   1250   1250  9999992932  RISE       1
Net_239/main_1                         macrocell49   2308   3558  9999992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_239/clock_0                                            macrocell49         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_2:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_240/main_0
Capture Clock  : Net_240/clock_0
Path slack     : 9999992942p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_2:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_2:DEBOUNCER[0]:d_sync_0\/q  macrocell52   1250   1250  9999992942  RISE       1
Net_240/main_0                         macrocell46   2298   3548  9999992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_2:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_239/main_0
Capture Clock  : Net_239/clock_0
Path slack     : 9999992942p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_2:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_2:DEBOUNCER[0]:d_sync_0\/q  macrocell52   1250   1250  9999992942  RISE       1
Net_239/main_0                         macrocell49   2298   3548  9999992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_239/clock_0                                            macrocell49         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_2:DEBOUNCER[0]:d_sync_0\/q
Path End       : \Debouncer_2:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_2:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999992942p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_2:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell52         0      0  RISE       1

Data path
pin name                                    model name   delay     AT       slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_2:DEBOUNCER[0]:d_sync_0\/q       macrocell52   1250   1250  9999992942  RISE       1
\Debouncer_2:DEBOUNCER[0]:d_sync_1\/main_0  macrocell53   2298   3548  9999992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_2:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell53         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_4:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_251/main_1
Capture Clock  : Net_251/clock_0
Path slack     : 9999992985p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (debouncerClock:R#1 vs. debouncerClock:R#2)   10000000000
- Setup time                                                       -3510
----------------------------------------------------------   ----------- 
End-of-path required time (ps)                                9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3505
-------------------------------------   ---- 
End-of-path arrival time (ps)           3505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
\Debouncer_4:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_4:DEBOUNCER[0]:d_sync_1\/q  macrocell45   1250   1250  9999992985  RISE       1
Net_251/main_1                         macrocell43   2255   3505  9999992985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_7                                      clockblockcell      0      0  RISE       1
Net_251/clock_0                                            macrocell43         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

