
GccApplication1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000552  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000014  00800060  00000552  000005e6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000d  00800074  00800074  000005fa  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000005fa  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  0000062c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000b8  00000000  00000000  00000668  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000fdf  00000000  00000000  00000720  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000008fe  00000000  00000000  000016ff  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000009c5  00000000  00000000  00001ffd  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000184  00000000  00000000  000029c4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000514  00000000  00000000  00002b48  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000006bb  00000000  00000000  0000305c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000088  00000000  00000000  00003717  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	a2 c0       	rjmp	.+324    	; 0x146 <__ctors_end>
   2:	bc c0       	rjmp	.+376    	; 0x17c <__bad_interrupt>
   4:	bb c0       	rjmp	.+374    	; 0x17c <__bad_interrupt>
   6:	ba c0       	rjmp	.+372    	; 0x17c <__bad_interrupt>
   8:	b9 c0       	rjmp	.+370    	; 0x17c <__bad_interrupt>
   a:	b8 c0       	rjmp	.+368    	; 0x17c <__bad_interrupt>
   c:	b7 c0       	rjmp	.+366    	; 0x17c <__bad_interrupt>
   e:	b6 c0       	rjmp	.+364    	; 0x17c <__bad_interrupt>
  10:	b5 c0       	rjmp	.+362    	; 0x17c <__bad_interrupt>
  12:	b4 c0       	rjmp	.+360    	; 0x17c <__bad_interrupt>
  14:	bb c1       	rjmp	.+886    	; 0x38c <__vector_10>
  16:	b2 c0       	rjmp	.+356    	; 0x17c <__bad_interrupt>
  18:	b1 c0       	rjmp	.+354    	; 0x17c <__bad_interrupt>
  1a:	b0 c0       	rjmp	.+352    	; 0x17c <__bad_interrupt>
  1c:	03 c1       	rjmp	.+518    	; 0x224 <__vector_14>

0000001e <__trampolines_end>:
  1e:	00 00       	nop
  20:	00 00       	nop
  22:	00 00       	nop
  24:	00 5f       	subi	r16, 0xF0	; 240
  26:	00 00       	nop
  28:	00 07       	cpc	r16, r16
  2a:	00 07       	cpc	r16, r16
  2c:	00 14       	cp	r0, r0
  2e:	7f 14       	cp	r7, r15
  30:	7f 14       	cp	r7, r15
  32:	24 2a       	or	r2, r20
  34:	7f 2a       	or	r7, r31
  36:	12 23       	and	r17, r18
  38:	13 08       	sbc	r1, r3
  3a:	64 62       	ori	r22, 0x24	; 36
  3c:	36 49       	sbci	r19, 0x96	; 150
  3e:	55 22       	and	r5, r21
  40:	50 00       	.word	0x0050	; ????
  42:	05 03       	mulsu	r16, r21
  44:	00 00       	nop
  46:	00 1c       	adc	r0, r0
  48:	22 41       	sbci	r18, 0x12	; 18
  4a:	00 00       	nop
  4c:	41 22       	and	r4, r17
  4e:	1c 00       	.word	0x001c	; ????
  50:	14 08       	sbc	r1, r4
  52:	3e 08       	sbc	r3, r14
  54:	14 08       	sbc	r1, r4
  56:	08 3e       	cpi	r16, 0xE8	; 232
  58:	08 08       	sbc	r0, r8
  5a:	00 50       	subi	r16, 0x00	; 0
  5c:	30 00       	.word	0x0030	; ????
  5e:	00 08       	sbc	r0, r0
  60:	08 08       	sbc	r0, r8
  62:	08 08       	sbc	r0, r8
  64:	00 60       	ori	r16, 0x00	; 0
  66:	60 00       	.word	0x0060	; ????
  68:	00 20       	and	r0, r0
  6a:	10 08       	sbc	r1, r0
  6c:	04 02       	muls	r16, r20
  6e:	3e 51       	subi	r19, 0x1E	; 30
  70:	49 45       	sbci	r20, 0x59	; 89
  72:	3e 00       	.word	0x003e	; ????
  74:	42 7f       	andi	r20, 0xF2	; 242
  76:	40 00       	.word	0x0040	; ????
  78:	42 61       	ori	r20, 0x12	; 18
  7a:	51 49       	sbci	r21, 0x91	; 145
  7c:	46 21       	and	r20, r6
  7e:	41 45       	sbci	r20, 0x51	; 81
  80:	4b 31       	cpi	r20, 0x1B	; 27
  82:	18 14       	cp	r1, r8
  84:	12 7f       	andi	r17, 0xF2	; 242
  86:	10 27       	eor	r17, r16
  88:	45 45       	sbci	r20, 0x55	; 85
  8a:	45 39       	cpi	r20, 0x95	; 149
  8c:	3c 4a       	sbci	r19, 0xAC	; 172
  8e:	49 49       	sbci	r20, 0x99	; 153
  90:	30 01       	movw	r6, r0
  92:	71 09       	sbc	r23, r1
  94:	05 03       	mulsu	r16, r21
  96:	36 49       	sbci	r19, 0x96	; 150
  98:	49 49       	sbci	r20, 0x99	; 153
  9a:	36 06       	cpc	r3, r22
  9c:	49 49       	sbci	r20, 0x99	; 153
  9e:	29 1e       	adc	r2, r25
  a0:	00 36       	cpi	r16, 0x60	; 96
  a2:	36 00       	.word	0x0036	; ????
  a4:	00 00       	nop
  a6:	56 36       	cpi	r21, 0x66	; 102
  a8:	00 00       	nop
  aa:	08 14       	cp	r0, r8
  ac:	22 41       	sbci	r18, 0x12	; 18
  ae:	00 14       	cp	r0, r0
  b0:	14 14       	cp	r1, r4
  b2:	14 14       	cp	r1, r4
  b4:	00 41       	sbci	r16, 0x10	; 16
  b6:	22 14       	cp	r2, r2
  b8:	08 02       	muls	r16, r24
  ba:	01 51       	subi	r16, 0x11	; 17
  bc:	09 06       	cpc	r0, r25
  be:	32 49       	sbci	r19, 0x92	; 146
  c0:	79 41       	sbci	r23, 0x19	; 25
  c2:	3e 7e       	andi	r19, 0xEE	; 238
  c4:	11 11       	cpse	r17, r1
  c6:	11 7e       	andi	r17, 0xE1	; 225
  c8:	7f 49       	sbci	r23, 0x9F	; 159
  ca:	49 49       	sbci	r20, 0x99	; 153
  cc:	36 3e       	cpi	r19, 0xE6	; 230
  ce:	41 41       	sbci	r20, 0x11	; 17
  d0:	41 22       	and	r4, r17
  d2:	7f 41       	sbci	r23, 0x1F	; 31
  d4:	41 22       	and	r4, r17
  d6:	1c 7f       	andi	r17, 0xFC	; 252
  d8:	49 49       	sbci	r20, 0x99	; 153
  da:	49 41       	sbci	r20, 0x19	; 25
  dc:	7f 09       	sbc	r23, r15
  de:	09 09       	sbc	r16, r9
  e0:	01 3e       	cpi	r16, 0xE1	; 225
  e2:	41 49       	sbci	r20, 0x91	; 145
  e4:	49 7a       	andi	r20, 0xA9	; 169
  e6:	7f 08       	sbc	r7, r15
  e8:	08 08       	sbc	r0, r8
  ea:	7f 00       	.word	0x007f	; ????
  ec:	41 7f       	andi	r20, 0xF1	; 241
  ee:	41 00       	.word	0x0041	; ????
  f0:	20 40       	sbci	r18, 0x00	; 0
  f2:	41 3f       	cpi	r20, 0xF1	; 241
  f4:	01 7f       	andi	r16, 0xF1	; 241
  f6:	08 14       	cp	r0, r8
  f8:	22 41       	sbci	r18, 0x12	; 18
  fa:	7f 40       	sbci	r23, 0x0F	; 15
  fc:	40 40       	sbci	r20, 0x00	; 0
  fe:	40 7f       	andi	r20, 0xF0	; 240
 100:	02 0c       	add	r0, r2
 102:	02 7f       	andi	r16, 0xF2	; 242
 104:	7f 04       	cpc	r7, r15
 106:	08 10       	cpse	r0, r8
 108:	7f 3e       	cpi	r23, 0xEF	; 239
 10a:	41 41       	sbci	r20, 0x11	; 17
 10c:	41 3e       	cpi	r20, 0xE1	; 225
 10e:	7f 09       	sbc	r23, r15
 110:	09 09       	sbc	r16, r9
 112:	06 3e       	cpi	r16, 0xE6	; 230
 114:	41 51       	subi	r20, 0x11	; 17
 116:	21 5e       	subi	r18, 0xE1	; 225
 118:	7f 09       	sbc	r23, r15
 11a:	19 29       	or	r17, r9
 11c:	46 46       	sbci	r20, 0x66	; 102
 11e:	49 49       	sbci	r20, 0x99	; 153
 120:	49 31       	cpi	r20, 0x19	; 25
 122:	01 01       	movw	r0, r2
 124:	7f 01       	movw	r14, r30
 126:	01 3f       	cpi	r16, 0xF1	; 241
 128:	40 40       	sbci	r20, 0x00	; 0
 12a:	40 3f       	cpi	r20, 0xF0	; 240
 12c:	1f 20       	and	r1, r15
 12e:	40 20       	and	r4, r0
 130:	1f 3f       	cpi	r17, 0xFF	; 255
 132:	40 38       	cpi	r20, 0x80	; 128
 134:	40 3f       	cpi	r20, 0xF0	; 240
 136:	63 14       	cp	r6, r3
 138:	08 14       	cp	r0, r8
 13a:	63 07       	cpc	r22, r19
 13c:	08 70       	andi	r16, 0x08	; 8
 13e:	08 07       	cpc	r16, r24
 140:	61 51       	subi	r22, 0x11	; 17
 142:	49 45       	sbci	r20, 0x59	; 89
 144:	43 00       	.word	0x0043	; ????

00000146 <__ctors_end>:
 146:	11 24       	eor	r1, r1
 148:	1f be       	out	0x3f, r1	; 63
 14a:	cf e5       	ldi	r28, 0x5F	; 95
 14c:	d2 e0       	ldi	r29, 0x02	; 2
 14e:	de bf       	out	0x3e, r29	; 62
 150:	cd bf       	out	0x3d, r28	; 61

00000152 <__do_copy_data>:
 152:	10 e0       	ldi	r17, 0x00	; 0
 154:	a0 e6       	ldi	r26, 0x60	; 96
 156:	b0 e0       	ldi	r27, 0x00	; 0
 158:	e2 e5       	ldi	r30, 0x52	; 82
 15a:	f5 e0       	ldi	r31, 0x05	; 5
 15c:	02 c0       	rjmp	.+4      	; 0x162 <__do_copy_data+0x10>
 15e:	05 90       	lpm	r0, Z+
 160:	0d 92       	st	X+, r0
 162:	a4 37       	cpi	r26, 0x74	; 116
 164:	b1 07       	cpc	r27, r17
 166:	d9 f7       	brne	.-10     	; 0x15e <__do_copy_data+0xc>

00000168 <__do_clear_bss>:
 168:	20 e0       	ldi	r18, 0x00	; 0
 16a:	a4 e7       	ldi	r26, 0x74	; 116
 16c:	b0 e0       	ldi	r27, 0x00	; 0
 16e:	01 c0       	rjmp	.+2      	; 0x172 <.do_clear_bss_start>

00000170 <.do_clear_bss_loop>:
 170:	1d 92       	st	X+, r1

00000172 <.do_clear_bss_start>:
 172:	a1 38       	cpi	r26, 0x81	; 129
 174:	b2 07       	cpc	r27, r18
 176:	e1 f7       	brne	.-8      	; 0x170 <.do_clear_bss_loop>
 178:	20 d1       	rcall	.+576    	; 0x3ba <main>
 17a:	e9 c1       	rjmp	.+978    	; 0x54e <_exit>

0000017c <__bad_interrupt>:
 17c:	41 cf       	rjmp	.-382    	; 0x0 <__vectors>

0000017e <attiny_i2c_init>:
	for(i=0;i<bytes;i++)
	{
		i2c_buff[i] = buff[i];
	}
	//start Tx
	attiny_i2c_tx();
 17e:	10 92 77 00 	sts	0x0077, r1	; 0x800077 <usi_state>
 182:	87 b3       	in	r24, 0x17	; 23
 184:	8e 7f       	andi	r24, 0xFE	; 254
 186:	87 bb       	out	0x17, r24	; 23
 188:	87 b3       	in	r24, 0x17	; 23
 18a:	8b 7f       	andi	r24, 0xFB	; 251
 18c:	87 bb       	out	0x17, r24	; 23
 18e:	88 b3       	in	r24, 0x18	; 24
 190:	8e 7f       	andi	r24, 0xFE	; 254
 192:	88 bb       	out	0x18, r24	; 24
 194:	88 b3       	in	r24, 0x18	; 24
 196:	8b 7f       	andi	r24, 0xFB	; 251
 198:	88 bb       	out	0x18, r24	; 24
 19a:	88 e6       	ldi	r24, 0x68	; 104
 19c:	8d b9       	out	0x0d, r24	; 13
 19e:	08 95       	ret

000001a0 <attiny_i2c_tx>:
 1a0:	87 b3       	in	r24, 0x17	; 23
 1a2:	8e 7f       	andi	r24, 0xFE	; 254
 1a4:	87 bb       	out	0x17, r24	; 23
 1a6:	87 b3       	in	r24, 0x17	; 23
 1a8:	8b 7f       	andi	r24, 0xFB	; 251
 1aa:	87 bb       	out	0x17, r24	; 23
 1ac:	88 b3       	in	r24, 0x18	; 24
 1ae:	8e 7f       	andi	r24, 0xFE	; 254
 1b0:	88 bb       	out	0x18, r24	; 24
 1b2:	88 b3       	in	r24, 0x18	; 24
 1b4:	8b 7f       	andi	r24, 0xFB	; 251
 1b6:	88 bb       	out	0x18, r24	; 24
 1b8:	87 b3       	in	r24, 0x17	; 23
 1ba:	81 60       	ori	r24, 0x01	; 1
 1bc:	87 bb       	out	0x17, r24	; 23
 1be:	88 b3       	in	r24, 0x18	; 24
 1c0:	8e 7f       	andi	r24, 0xFE	; 254
 1c2:	88 bb       	out	0x18, r24	; 24
 1c4:	8d e0       	ldi	r24, 0x0D	; 13
 1c6:	8a 95       	dec	r24
 1c8:	f1 f7       	brne	.-4      	; 0x1c6 <attiny_i2c_tx+0x26>
 1ca:	00 00       	nop
 1cc:	87 b3       	in	r24, 0x17	; 23
 1ce:	84 60       	ori	r24, 0x04	; 4
 1d0:	87 bb       	out	0x17, r24	; 23
 1d2:	8d e0       	ldi	r24, 0x0D	; 13
 1d4:	8a 95       	dec	r24
 1d6:	f1 f7       	brne	.-4      	; 0x1d4 <attiny_i2c_tx+0x34>
 1d8:	00 00       	nop
 1da:	88 b3       	in	r24, 0x18	; 24
 1dc:	81 60       	ori	r24, 0x01	; 1
 1de:	88 bb       	out	0x18, r24	; 24
 1e0:	e0 91 76 00 	lds	r30, 0x0076	; 0x800076 <i2c_indx>
 1e4:	f0 e0       	ldi	r31, 0x00	; 0
 1e6:	e6 58       	subi	r30, 0x86	; 134
 1e8:	ff 4f       	sbci	r31, 0xFF	; 255
 1ea:	80 81       	ld	r24, Z
 1ec:	8f b9       	out	0x0f, r24	; 15
 1ee:	80 91 76 00 	lds	r24, 0x0076	; 0x800076 <i2c_indx>
 1f2:	8f 5f       	subi	r24, 0xFF	; 255
 1f4:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <i2c_indx>
 1f8:	80 ec       	ldi	r24, 0xC0	; 192
 1fa:	8e b9       	out	0x0e, r24	; 14
 1fc:	81 e0       	ldi	r24, 0x01	; 1
 1fe:	80 93 77 00 	sts	0x0077, r24	; 0x800077 <usi_state>
 202:	08 95       	ret

00000204 <attiny_i2c_send_byte>:
 204:	90 91 77 00 	lds	r25, 0x0077	; 0x800077 <usi_state>
 208:	91 11       	cpse	r25, r1
 20a:	fc cf       	rjmp	.-8      	; 0x204 <attiny_i2c_send_byte>
 20c:	10 92 76 00 	sts	0x0076, r1	; 0x800076 <i2c_indx>
 210:	93 e0       	ldi	r25, 0x03	; 3
 212:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__data_end>
 216:	ea e7       	ldi	r30, 0x7A	; 122
 218:	f0 e0       	ldi	r31, 0x00	; 0
 21a:	80 83       	st	Z, r24
 21c:	61 83       	std	Z+1, r22	; 0x01
 21e:	42 83       	std	Z+2, r20	; 0x02
 220:	bf df       	rcall	.-130    	; 0x1a0 <attiny_i2c_tx>
 222:	08 95       	ret

00000224 <__vector_14>:
}


ISR(USI_OVF_vect)
{
 224:	1f 92       	push	r1
 226:	0f 92       	push	r0
 228:	0f b6       	in	r0, 0x3f	; 63
 22a:	0f 92       	push	r0
 22c:	11 24       	eor	r1, r1
 22e:	8f 93       	push	r24
 230:	9f 93       	push	r25
 232:	ef 93       	push	r30
 234:	ff 93       	push	r31

	usi_status = USISR;
 236:	8e b1       	in	r24, 0x0e	; 14
 238:	80 93 78 00 	sts	0x0078, r24	; 0x800078 <usi_status>

	//USI counter OVF
	if(((usi_status&0x40)>>6)==1)
 23c:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <usi_status>
 240:	86 ff       	sbrs	r24, 6
 242:	02 c0       	rjmp	.+4      	; 0x248 <__vector_14+0x24>
	{
		//clean USI counter OVF flag
		USISR = (1 << USIOIF);
 244:	80 e4       	ldi	r24, 0x40	; 64
 246:	8e b9       	out	0x0e, r24	; 14

	}
	
	
	//USI counter SIF
	if(((usi_status&0x80)>>7)==1)
 248:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <usi_status>
 24c:	88 23       	and	r24, r24
 24e:	14 f4       	brge	.+4      	; 0x254 <__vector_14+0x30>
	{
		//clean USI counter OVF flag
		USISR = (1 << USISIF);
 250:	80 e8       	ldi	r24, 0x80	; 128
 252:	8e b9       	out	0x0e, r24	; 14
	}

	//I2C FSM
	switch (usi_state)
 254:	80 91 77 00 	lds	r24, 0x0077	; 0x800077 <usi_state>
 258:	81 30       	cpi	r24, 0x01	; 1
 25a:	51 f0       	breq	.+20     	; 0x270 <__stack+0x11>
 25c:	30 f0       	brcs	.+12     	; 0x26a <__stack+0xb>
 25e:	83 30       	cpi	r24, 0x03	; 3
 260:	09 f4       	brne	.+2      	; 0x264 <__stack+0x5>
 262:	51 c0       	rjmp	.+162    	; 0x306 <__stack+0xa7>
 264:	84 30       	cpi	r24, 0x04	; 4
 266:	91 f0       	breq	.+36     	; 0x28c <__stack+0x2d>
 268:	6a c0       	rjmp	.+212    	; 0x33e <__stack+0xdf>
	{
		
		//idle state: nothing to do, keep there
		case usi_idle:
		usi_state = usi_idle;
 26a:	10 92 77 00 	sts	0x0077, r1	; 0x800077 <usi_state>
		break;
 26e:	69 c0       	rjmp	.+210    	; 0x342 <__stack+0xe3>
		//Tx started and address+w/r sent
		case usi_byte_sent:
		
		
		//we sent the start and address, now we prepare to read de ACK
		USISR = (USISR&0xF0)|(0x0E); //set the counter at 14, to read 1 bit of ack
 270:	8e b1       	in	r24, 0x0e	; 14
 272:	80 7f       	andi	r24, 0xF0	; 240
 274:	8e 60       	ori	r24, 0x0E	; 14
 276:	8e b9       	out	0x0e, r24	; 14
		DDRB&=~(0x01<<SDA); //set SDA as input...
 278:	87 b3       	in	r24, 0x17	; 23
 27a:	8e 7f       	andi	r24, 0xFE	; 254
 27c:	87 bb       	out	0x17, r24	; 23
		PORTB&=~(0x01<<SDA); //an release the line
 27e:	88 b3       	in	r24, 0x18	; 24
 280:	8e 7f       	andi	r24, 0xFE	; 254
 282:	88 bb       	out	0x18, r24	; 24
		
		
		usi_state = usi_read_ack;
 284:	84 e0       	ldi	r24, 0x04	; 4
 286:	80 93 77 00 	sts	0x0077, r24	; 0x800077 <usi_state>
		

		break;
 28a:	5b c0       	rjmp	.+182    	; 0x342 <__stack+0xe3>

		case usi_read_ack:
		//check of ACK of the device
		if(!(USIDR&0x01))
 28c:	78 99       	sbic	0x0f, 0	; 15
 28e:	37 c0       	rjmp	.+110    	; 0x2fe <__stack+0x9f>
		{
			//check if there is available data in the buffer. Else, exit
			if (i2c_indx<i2c_tx_bytes)
 290:	90 91 76 00 	lds	r25, 0x0076	; 0x800076 <i2c_indx>
 294:	80 91 74 00 	lds	r24, 0x0074	; 0x800074 <__data_end>
 298:	98 17       	cp	r25, r24
 29a:	c0 f4       	brcc	.+48     	; 0x2cc <__stack+0x6d>
			{
				

				//pop next data from buffer
				USIDR = i2c_buff[i2c_indx];
 29c:	e0 91 76 00 	lds	r30, 0x0076	; 0x800076 <i2c_indx>
 2a0:	f0 e0       	ldi	r31, 0x00	; 0
 2a2:	e6 58       	subi	r30, 0x86	; 134
 2a4:	ff 4f       	sbci	r31, 0xFF	; 255
 2a6:	80 81       	ld	r24, Z
 2a8:	8f b9       	out	0x0f, r24	; 15
				//advance i2c index
				i2c_indx+=1;
 2aa:	80 91 76 00 	lds	r24, 0x0076	; 0x800076 <i2c_indx>
 2ae:	8f 5f       	subi	r24, 0xFF	; 255
 2b0:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <i2c_indx>
				//ACK
				//prepare to send next byte
				PORTB |= (0x01<<SDA);
 2b4:	88 b3       	in	r24, 0x18	; 24
 2b6:	81 60       	ori	r24, 0x01	; 1
 2b8:	88 bb       	out	0x18, r24	; 24
				DDRB |= (1<<SDA); //SDA as Output
 2ba:	87 b3       	in	r24, 0x17	; 23
 2bc:	81 60       	ori	r24, 0x01	; 1
 2be:	87 bb       	out	0x17, r24	; 23
				// Free SDA so the USI takes control of the line
				//DDRB &= ~(1<<SDA);
				
				//set counter to original value
				USISR = (1 << USISIF) | (1 << USIOIF) | (0x00 << USICNT3);
 2c0:	80 ec       	ldi	r24, 0xC0	; 192
 2c2:	8e b9       	out	0x0e, r24	; 14
				
				usi_state = usi_byte_sent;
 2c4:	81 e0       	ldi	r24, 0x01	; 1
 2c6:	80 93 77 00 	sts	0x0077, r24	; 0x800077 <usi_state>
 2ca:	3b c0       	rjmp	.+118    	; 0x342 <__stack+0xe3>
			else
			{
				//if we reicived ACK and there is not another byte to Tx, then STOP sequence
				
				//SCL HIGH and SDA TRANSITIONS TO HIGH
				PORTB &= ~(0x01<<SDA);
 2cc:	88 b3       	in	r24, 0x18	; 24
 2ce:	8e 7f       	andi	r24, 0xFE	; 254
 2d0:	88 bb       	out	0x18, r24	; 24
				DDRB |= (1<<SDA); //SDA as Output
 2d2:	87 b3       	in	r24, 0x17	; 23
 2d4:	81 60       	ori	r24, 0x01	; 1
 2d6:	87 bb       	out	0x17, r24	; 23
				
				//Free SCL line (goes to high)
				DDRB &= ~(0x01<<SCL);
 2d8:	87 b3       	in	r24, 0x17	; 23
 2da:	8b 7f       	andi	r24, 0xFB	; 251
 2dc:	87 bb       	out	0x17, r24	; 23
				PORTB &=~(0x01<<SCL);
 2de:	88 b3       	in	r24, 0x18	; 24
 2e0:	8b 7f       	andi	r24, 0xFB	; 251
 2e2:	88 bb       	out	0x18, r24	; 24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 2e4:	8d e0       	ldi	r24, 0x0D	; 13
 2e6:	8a 95       	dec	r24
 2e8:	f1 f7       	brne	.-4      	; 0x2e6 <__stack+0x87>
 2ea:	00 00       	nop
				TWI_DELAY()
				//Free SDA line (goes to high)
				DDRB &= ~(0x01<<SDA);
 2ec:	87 b3       	in	r24, 0x17	; 23
 2ee:	8e 7f       	andi	r24, 0xFE	; 254
 2f0:	87 bb       	out	0x17, r24	; 23
				PORTB &=~(0x01<<SDA);
 2f2:	88 b3       	in	r24, 0x18	; 24
 2f4:	8e 7f       	andi	r24, 0xFE	; 254
 2f6:	88 bb       	out	0x18, r24	; 24
				usi_state = usi_idle;
 2f8:	10 92 77 00 	sts	0x0077, r1	; 0x800077 <usi_state>
 2fc:	22 c0       	rjmp	.+68     	; 0x342 <__stack+0xe3>

		}
		else
		{
			//NACK
			usi_state = usi_nack;
 2fe:	83 e0       	ldi	r24, 0x03	; 3
 300:	80 93 77 00 	sts	0x0077, r24	; 0x800077 <usi_state>
 304:	1e c0       	rjmp	.+60     	; 0x342 <__stack+0xe3>
		}

		break;
		
		case usi_nack:
		f_nack = 1; //to be handled outside the ISR
 306:	81 e0       	ldi	r24, 0x01	; 1
 308:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <f_nack>
		
		//STOP TX
		//SCL HIGH and SDA TRANSITIONS TO HIGH
		PORTB &= ~(0x01<<SDA);
 30c:	88 b3       	in	r24, 0x18	; 24
 30e:	8e 7f       	andi	r24, 0xFE	; 254
 310:	88 bb       	out	0x18, r24	; 24
		DDRB |= (1<<SDA); //SDA as Output
 312:	87 b3       	in	r24, 0x17	; 23
 314:	81 60       	ori	r24, 0x01	; 1
 316:	87 bb       	out	0x17, r24	; 23
		
		//Free SCL line (goes to high)
		DDRB &= ~(0x01<<SCL);
 318:	87 b3       	in	r24, 0x17	; 23
 31a:	8b 7f       	andi	r24, 0xFB	; 251
 31c:	87 bb       	out	0x17, r24	; 23
		PORTB &=~(0x01<<SCL);
 31e:	88 b3       	in	r24, 0x18	; 24
 320:	8b 7f       	andi	r24, 0xFB	; 251
 322:	88 bb       	out	0x18, r24	; 24
 324:	8d e0       	ldi	r24, 0x0D	; 13
 326:	8a 95       	dec	r24
 328:	f1 f7       	brne	.-4      	; 0x326 <__stack+0xc7>
 32a:	00 00       	nop
		TWI_DELAY()
		//Free SDA line (goes to high)
		DDRB &= ~(0x01<<SDA);
 32c:	87 b3       	in	r24, 0x17	; 23
 32e:	8e 7f       	andi	r24, 0xFE	; 254
 330:	87 bb       	out	0x17, r24	; 23
		PORTB &=~(0x01<<SDA);
 332:	88 b3       	in	r24, 0x18	; 24
 334:	8e 7f       	andi	r24, 0xFE	; 254
 336:	88 bb       	out	0x18, r24	; 24
		
		usi_state = usi_idle;
 338:	10 92 77 00 	sts	0x0077, r1	; 0x800077 <usi_state>
		break;
 33c:	02 c0       	rjmp	.+4      	; 0x342 <__stack+0xe3>
		default:
		usi_state = usi_idle;
 33e:	10 92 77 00 	sts	0x0077, r1	; 0x800077 <usi_state>
		break;
	}

}
 342:	ff 91       	pop	r31
 344:	ef 91       	pop	r30
 346:	9f 91       	pop	r25
 348:	8f 91       	pop	r24
 34a:	0f 90       	pop	r0
 34c:	0f be       	out	0x3f, r0	; 63
 34e:	0f 90       	pop	r0
 350:	1f 90       	pop	r1
 352:	18 95       	reti

00000354 <attiny_timer_init>:
	//note that frec_scl = fclk/2 => frec_scl = 100KHz , fclk = 200KHz


	//Select the "compare match" mode
	
	TCCR0A &= ~(0x01 << 0); //write 0 to WGM00
 354:	8a b5       	in	r24, 0x2a	; 42
 356:	8e 7f       	andi	r24, 0xFE	; 254
 358:	8a bd       	out	0x2a, r24	; 42
	TCCR0A |= (0x01 << 1);  //write 1 to WGM01
 35a:	8a b5       	in	r24, 0x2a	; 42
 35c:	82 60       	ori	r24, 0x02	; 2
 35e:	8a bd       	out	0x2a, r24	; 42
	TCCR0B &= ~(0x01 << 3); //write 0 to WGM02
 360:	83 b7       	in	r24, 0x33	; 51
 362:	87 7f       	andi	r24, 0xF7	; 247
 364:	83 bf       	out	0x33, r24	; 51

	//set the TOP value for the counter
	OCR0A = 0x27;
 366:	87 e2       	ldi	r24, 0x27	; 39
 368:	89 bd       	out	0x29, r24	; 41
	//OCR0A = 0x05;

	//set the prescaler to 1
	TCCR0B = 0x01;
 36a:	81 e0       	ldi	r24, 0x01	; 1
 36c:	83 bf       	out	0x33, r24	; 51

	//set the count to 0
	TCNT0 = 0x00;
 36e:	12 be       	out	0x32, r1	; 50

	//habilita TIMER0 COMPA interrupt
	TIMSK |= (1 << OCIE0A);
 370:	89 b7       	in	r24, 0x39	; 57
 372:	80 61       	ori	r24, 0x10	; 16
 374:	89 bf       	out	0x39, r24	; 57
 376:	08 95       	ret

00000378 <attiny_init>:
	Attiny Init
*/
void attiny_init()
{
	  //init Timer 0
	  attiny_timer_init();
 378:	ed df       	rcall	.-38     	; 0x354 <attiny_timer_init>
	  //init USI 
	  attiny_i2c_init();
 37a:	01 df       	rcall	.-510    	; 0x17e <attiny_i2c_init>

	  // enable interrupts 
	  sei();
 37c:	78 94       	sei


	  //Test LED
	  DDRB |= (0x01<<LED); //LED as Out
 37e:	87 b3       	in	r24, 0x17	; 23
 380:	80 61       	ori	r24, 0x10	; 16
 382:	87 bb       	out	0x17, r24	; 23
	  PORTB&=~(0x01<<LED); //LED off
 384:	88 b3       	in	r24, 0x18	; 24
 386:	8f 7e       	andi	r24, 0xEF	; 239
 388:	88 bb       	out	0x18, r24	; 24
 38a:	08 95       	ret

0000038c <__vector_10>:



//ISRs
ISR(TIMER0_COMPA_vect)
{
 38c:	1f 92       	push	r1
 38e:	0f 92       	push	r0
 390:	0f b6       	in	r0, 0x3f	; 63
 392:	0f 92       	push	r0
 394:	11 24       	eor	r1, r1
 396:	8f 93       	push	r24
	//  USICR |= (1<<USITC);
	
	//clean the interrupt flag ()
	TIFR |= (1<<OCF0A);
 398:	88 b7       	in	r24, 0x38	; 56
 39a:	80 61       	ori	r24, 0x10	; 16
 39c:	88 bf       	out	0x38, r24	; 56
	
	if(usi_state!=usi_idle)
 39e:	80 91 77 00 	lds	r24, 0x0077	; 0x800077 <usi_state>
 3a2:	88 23       	and	r24, r24
 3a4:	19 f0       	breq	.+6      	; 0x3ac <__vector_10+0x20>
	{
		
		USICR |= (1<<USITC);   // un tick del USI
 3a6:	8d b1       	in	r24, 0x0d	; 13
 3a8:	81 60       	ori	r24, 0x01	; 1
 3aa:	8d b9       	out	0x0d, r24	; 13
	}

	//set the count to 0
	TCNT0 = 0x00;
 3ac:	12 be       	out	0x32, r1	; 50
}
 3ae:	8f 91       	pop	r24
 3b0:	0f 90       	pop	r0
 3b2:	0f be       	out	0x3f, r0	; 63
 3b4:	0f 90       	pop	r0
 3b6:	1f 90       	pop	r1
 3b8:	18 95       	reti

000003ba <main>:


int main(void)
{
	//Init ATtiny
	attiny_init();
 3ba:	de df       	rcall	.-68     	; 0x378 <attiny_init>
 3bc:	8d e0       	ldi	r24, 0x0D	; 13
 3be:	8a 95       	dec	r24
 3c0:	f1 f7       	brne	.-4      	; 0x3be <main+0x4>
 3c2:	00 00       	nop
 3c4:	8d e0       	ldi	r24, 0x0D	; 13
 3c6:	8a 95       	dec	r24
 3c8:	f1 f7       	brne	.-4      	; 0x3c6 <main+0xc>
 3ca:	00 00       	nop
 3cc:	8d e0       	ldi	r24, 0x0D	; 13
 3ce:	8a 95       	dec	r24
 3d0:	f1 f7       	brne	.-4      	; 0x3ce <main+0x14>
 3d2:	00 00       	nop
 3d4:	8d e0       	ldi	r24, 0x0D	; 13
 3d6:	8a 95       	dec	r24
 3d8:	f1 f7       	brne	.-4      	; 0x3d6 <main+0x1c>
 3da:	00 00       	nop
	TWI_DELAY();
	TWI_DELAY();
    /* Replace with your application code */
    while (1) 
    {
		if (a==0)
 3dc:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <a>
 3e0:	81 11       	cpse	r24, r1
 3e2:	1b c0       	rjmp	.+54     	; 0x41a <__LOCK_REGION_LENGTH__+0x1a>
		{
			//attiny_i2c_tx();
			//turn on display
			attiny_i2c_send_byte(OLED_ADDR_W,0x00,0xAF);
 3e4:	4f ea       	ldi	r20, 0xAF	; 175
 3e6:	60 e0       	ldi	r22, 0x00	; 0
 3e8:	88 e7       	ldi	r24, 0x78	; 120
 3ea:	0c df       	rcall	.-488    	; 0x204 <attiny_i2c_send_byte>
			//full-on display
			attiny_i2c_send_byte(OLED_ADDR_W,0x00,0xA5);
 3ec:	45 ea       	ldi	r20, 0xA5	; 165
 3ee:	60 e0       	ldi	r22, 0x00	; 0
 3f0:	88 e7       	ldi	r24, 0x78	; 120
 3f2:	08 df       	rcall	.-496    	; 0x204 <attiny_i2c_send_byte>
			//display sleep mode
			//attiny_i2c_send_byte(OLED_ADDR_W,0x00,0xA4);
			oled_clean(standar_mode);
 3f4:	80 e0       	ldi	r24, 0x00	; 0
 3f6:	37 d0       	rcall	.+110    	; 0x466 <oled_clean>
			
			//write text
			oled_print("TEMP: 0°C",2,32);
 3f8:	40 e2       	ldi	r20, 0x20	; 32
 3fa:	62 e0       	ldi	r22, 0x02	; 2
 3fc:	80 e6       	ldi	r24, 0x60	; 96
 3fe:	90 e0       	ldi	r25, 0x00	; 0
 400:	5c d0       	rcall	.+184    	; 0x4ba <oled_print>
			oled_print("HUM:  70%",5,32);
 402:	40 e2       	ldi	r20, 0x20	; 32
 404:	65 e0       	ldi	r22, 0x05	; 5
 406:	8a e6       	ldi	r24, 0x6A	; 106
 408:	90 e0       	ldi	r25, 0x00	; 0
 40a:	57 d0       	rcall	.+174    	; 0x4ba <oled_print>
			//full-on display (using gdram)
			attiny_i2c_send_byte(OLED_ADDR_W,0x00,0xA4);
 40c:	44 ea       	ldi	r20, 0xA4	; 164
 40e:	60 e0       	ldi	r22, 0x00	; 0
 410:	88 e7       	ldi	r24, 0x78	; 120
 412:	f8 de       	rcall	.-528    	; 0x204 <attiny_i2c_send_byte>
			a=1;
 414:	81 e0       	ldi	r24, 0x01	; 1
 416:	80 93 79 00 	sts	0x0079, r24	; 0x800079 <a>
		}
		
		if(f_nack)
 41a:	80 91 75 00 	lds	r24, 0x0075	; 0x800075 <f_nack>
 41e:	88 23       	and	r24, r24
 420:	e9 f2       	breq	.-70     	; 0x3dc <main+0x22>
		{
			f_nack = 0;
 422:	10 92 75 00 	sts	0x0075, r1	; 0x800075 <f_nack>
			LED_ON;
 426:	88 b3       	in	r24, 0x18	; 24
 428:	80 61       	ori	r24, 0x10	; 16
 42a:	88 bb       	out	0x18, r24	; 24
 42c:	d7 cf       	rjmp	.-82     	; 0x3dc <main+0x22>

0000042e <set_page>:
	
*/
void set_page(uint8_t page)
{
	//0xb0 - 0xb7
	if(page >= 0 && page <=7)
 42e:	88 30       	cpi	r24, 0x08	; 8
 430:	30 f4       	brcc	.+12     	; 0x43e <set_page+0x10>
 432:	48 2f       	mov	r20, r24
	{
		attiny_i2c_send_byte(OLED_ADDR_W,OLED_CONTROL_BYTE,(0xB0|(0x0F&page)));
 434:	4f 70       	andi	r20, 0x0F	; 15
 436:	40 6b       	ori	r20, 0xB0	; 176
 438:	60 e0       	ldi	r22, 0x00	; 0
 43a:	88 e7       	ldi	r24, 0x78	; 120
 43c:	e3 de       	rcall	.-570    	; 0x204 <attiny_i2c_send_byte>
 43e:	08 95       	ret

00000440 <set_column>:
	@brief: sets display column
	@params: column number (0 to 127)
	@returns: -
*/
void set_column(uint8_t column)
{
 440:	cf 93       	push	r28
	
	if(column>=0 && column<128)
 442:	88 23       	and	r24, r24
 444:	74 f0       	brlt	.+28     	; 0x462 <set_column+0x22>
	{
		//add column offset
		column+=2;
 446:	c2 e0       	ldi	r28, 0x02	; 2
 448:	c8 0f       	add	r28, r24
		attiny_i2c_send_byte(OLED_ADDR_W,OLED_CONTROL_BYTE,(0x0F&column)); //lower column address bits
 44a:	4c 2f       	mov	r20, r28
 44c:	4f 70       	andi	r20, 0x0F	; 15
 44e:	60 e0       	ldi	r22, 0x00	; 0
 450:	88 e7       	ldi	r24, 0x78	; 120
 452:	d8 de       	rcall	.-592    	; 0x204 <attiny_i2c_send_byte>
		attiny_i2c_send_byte(OLED_ADDR_W,OLED_CONTROL_BYTE,(0x10|((0xF0&column)>>4))); //higger column address bits				
 454:	4c 2f       	mov	r20, r28
 456:	42 95       	swap	r20
 458:	4f 70       	andi	r20, 0x0F	; 15
 45a:	40 61       	ori	r20, 0x10	; 16
 45c:	60 e0       	ldi	r22, 0x00	; 0
 45e:	88 e7       	ldi	r24, 0x78	; 120
 460:	d1 de       	rcall	.-606    	; 0x204 <attiny_i2c_send_byte>
	}

}
 462:	cf 91       	pop	r28
 464:	08 95       	ret

00000466 <oled_clean>:
	@param: 
		mode: defines if device is in standard or inverted mode
	@return:
*/
void oled_clean(uint8_t mode)
{
 466:	cf 93       	push	r28
 468:	df 93       	push	r29
	uint8_t page_index = 0;
	uint8_t colu_index = 0;


	
	for(page_index=0;page_index<OLED_PAGES;page_index++)
 46a:	d0 e0       	ldi	r29, 0x00	; 0
 46c:	1c c0       	rjmp	.+56     	; 0x4a6 <oled_clean+0x40>
	{
			//increase page
			attiny_i2c_send_byte(OLED_ADDR_W,OLED_CONTROL_BYTE,(0xB0|(0x0F&page_index)));
 46e:	4d 2f       	mov	r20, r29
 470:	4f 70       	andi	r20, 0x0F	; 15
 472:	40 6b       	ori	r20, 0xB0	; 176
 474:	60 e0       	ldi	r22, 0x00	; 0
 476:	88 e7       	ldi	r24, 0x78	; 120
 478:	c5 de       	rcall	.-630    	; 0x204 <attiny_i2c_send_byte>
			
			//set col address to 0
			attiny_i2c_send_byte(OLED_ADDR_W,OLED_CONTROL_BYTE,(0x02));
 47a:	42 e0       	ldi	r20, 0x02	; 2
 47c:	60 e0       	ldi	r22, 0x00	; 0
 47e:	88 e7       	ldi	r24, 0x78	; 120
 480:	c1 de       	rcall	.-638    	; 0x204 <attiny_i2c_send_byte>
			attiny_i2c_send_byte(OLED_ADDR_W,OLED_CONTROL_BYTE,(0x10));
 482:	40 e1       	ldi	r20, 0x10	; 16
 484:	60 e0       	ldi	r22, 0x00	; 0
 486:	88 e7       	ldi	r24, 0x78	; 120
 488:	bd de       	rcall	.-646    	; 0x204 <attiny_i2c_send_byte>
		
			//write all 00s to memory
			for(colu_index=0;colu_index<OLED_WIDTH;colu_index++)
 48a:	c0 e0       	ldi	r28, 0x00	; 0
 48c:	05 c0       	rjmp	.+10     	; 0x498 <oled_clean+0x32>
			{
				attiny_i2c_send_byte(OLED_ADDR_W,OLED_GDDRAMW_BYTE,0x00);
 48e:	40 e0       	ldi	r20, 0x00	; 0
 490:	60 e4       	ldi	r22, 0x40	; 64
 492:	88 e7       	ldi	r24, 0x78	; 120
 494:	b7 de       	rcall	.-658    	; 0x204 <attiny_i2c_send_byte>
			//set col address to 0
			attiny_i2c_send_byte(OLED_ADDR_W,OLED_CONTROL_BYTE,(0x02));
			attiny_i2c_send_byte(OLED_ADDR_W,OLED_CONTROL_BYTE,(0x10));
		
			//write all 00s to memory
			for(colu_index=0;colu_index<OLED_WIDTH;colu_index++)
 496:	cf 5f       	subi	r28, 0xFF	; 255
 498:	cc 23       	and	r28, r28
 49a:	cc f7       	brge	.-14     	; 0x48e <oled_clean+0x28>
 49c:	8d e0       	ldi	r24, 0x0D	; 13
 49e:	8a 95       	dec	r24
 4a0:	f1 f7       	brne	.-4      	; 0x49e <oled_clean+0x38>
 4a2:	00 00       	nop
	uint8_t page_index = 0;
	uint8_t colu_index = 0;


	
	for(page_index=0;page_index<OLED_PAGES;page_index++)
 4a4:	df 5f       	subi	r29, 0xFF	; 255
 4a6:	d8 30       	cpi	r29, 0x08	; 8
 4a8:	10 f3       	brcs	.-60     	; 0x46e <oled_clean+0x8>
			}
			

			TWI_DELAY(); //it needs to be addedd		
	}
}
 4aa:	df 91       	pop	r29
 4ac:	cf 91       	pop	r28
 4ae:	08 95       	ret

000004b0 <oled_write_byte>:
		c: byte to be written to GDRAM
	@return:
*/
void oled_write_byte(uint8_t c)
{
	attiny_i2c_send_byte(OLED_ADDR_W,OLED_GDDRAMW_BYTE,c);
 4b0:	48 2f       	mov	r20, r24
 4b2:	60 e4       	ldi	r22, 0x40	; 64
 4b4:	88 e7       	ldi	r24, 0x78	; 120
 4b6:	a6 de       	rcall	.-692    	; 0x204 <attiny_i2c_send_byte>
 4b8:	08 95       	ret

000004ba <oled_print>:
		page:	the page on to write the text
		column: the column on to write the text
	@return:
*/
void oled_print(char* data,uint8_t page, uint8_t column)
{
 4ba:	df 92       	push	r13
 4bc:	ef 92       	push	r14
 4be:	ff 92       	push	r15
 4c0:	0f 93       	push	r16
 4c2:	1f 93       	push	r17
 4c4:	cf 93       	push	r28
 4c6:	df 93       	push	r29
 4c8:	7c 01       	movw	r14, r24
 4ca:	86 2f       	mov	r24, r22
 4cc:	c4 2f       	mov	r28, r20
	uint8_t character = ' ';	//stores current popped character
	uint16_t font_index = 0;	//current index for the font table 
	uint8_t pixel_slice = 0;	//current slice of the character to be drawn
	uint8_t slice_index = 0;	//
	
	text_length = strlen(data);
 4ce:	f7 01       	movw	r30, r14
 4d0:	01 90       	ld	r0, Z+
 4d2:	00 20       	and	r0, r0
 4d4:	e9 f7       	brne	.-6      	; 0x4d0 <oled_print+0x16>
 4d6:	31 97       	sbiw	r30, 0x01	; 1
 4d8:	de 2e       	mov	r13, r30
 4da:	de 18       	sub	r13, r14
	
	//set page
	set_page(page);
 4dc:	a8 df       	rcall	.-176    	; 0x42e <set_page>
	
	//set column
	set_column(column);
 4de:	8c 2f       	mov	r24, r28
 4e0:	af df       	rcall	.-162    	; 0x440 <set_column>
	
	//TODO: check if the text has space to be displayed, given the column number
	
	
	//extract character
	for(i=0;i<text_length;i++)
 4e2:	d0 e0       	ldi	r29, 0x00	; 0
 4e4:	2a c0       	rjmp	.+84     	; 0x53a <oled_print+0x80>
	{
		//pop character from string
		character = data[i];
 4e6:	f7 01       	movw	r30, r14
 4e8:	ed 0f       	add	r30, r29
 4ea:	f1 1d       	adc	r31, r1
 4ec:	00 81       	ld	r16, Z
		if(character=='°')
 4ee:	00 3b       	cpi	r16, 0xB0	; 176
 4f0:	59 f4       	brne	.+22     	; 0x508 <oled_print+0x4e>
		{
			// 5x7 Representation of '°'
			//0x06, 0x09, 0x09, 0x06, 0x00
			oled_write_byte(0x06);	
 4f2:	86 e0       	ldi	r24, 0x06	; 6
 4f4:	dd df       	rcall	.-70     	; 0x4b0 <oled_write_byte>
			oled_write_byte(0x09);	
 4f6:	89 e0       	ldi	r24, 0x09	; 9
 4f8:	db df       	rcall	.-74     	; 0x4b0 <oled_write_byte>
			oled_write_byte(0x09);	
 4fa:	89 e0       	ldi	r24, 0x09	; 9
 4fc:	d9 df       	rcall	.-78     	; 0x4b0 <oled_write_byte>
			oled_write_byte(0x06);	
 4fe:	86 e0       	ldi	r24, 0x06	; 6
 500:	d7 df       	rcall	.-82     	; 0x4b0 <oled_write_byte>
			oled_write_byte(0x00);	
 502:	80 e0       	ldi	r24, 0x00	; 0
 504:	d5 df       	rcall	.-86     	; 0x4b0 <oled_write_byte>
 506:	18 c0       	rjmp	.+48     	; 0x538 <oled_print+0x7e>
		else
		{
			// Calculate start index in Flash memory
			//sustract "32" because we don't include the first 32 invisible characters //WITH Adafruit font table, is not neccesarry
			//multiply by 5, because each character consists of 5 bytes
			font_index = (character - FONT_TABLE_OFFSET) * FONT_TABBLE_CHAR_LEN;
 508:	10 e0       	ldi	r17, 0x00	; 0
 50a:	00 52       	subi	r16, 0x20	; 32
 50c:	11 09       	sbc	r17, r1
 50e:	c8 01       	movw	r24, r16
 510:	88 0f       	add	r24, r24
 512:	99 1f       	adc	r25, r25
 514:	88 0f       	add	r24, r24
 516:	99 1f       	adc	r25, r25
 518:	08 0f       	add	r16, r24
 51a:	19 1f       	adc	r17, r25
		
			//draw character
			for(slice_index=0;slice_index<FONT_TABBLE_CHAR_LEN;slice_index++)
 51c:	c0 e0       	ldi	r28, 0x00	; 0
 51e:	08 c0       	rjmp	.+16     	; 0x530 <oled_print+0x76>
			{
				//read the character slice from the font table in flash memory
				pixel_slice = pgm_read_byte(&font5x7[font_index + slice_index]);
 520:	f8 01       	movw	r30, r16
 522:	ec 0f       	add	r30, r28
 524:	f1 1d       	adc	r31, r1
 526:	e2 5e       	subi	r30, 0xE2	; 226
 528:	ff 4f       	sbci	r31, 0xFF	; 255
 52a:	84 91       	lpm	r24, Z
				oled_write_byte(pixel_slice);	
 52c:	c1 df       	rcall	.-126    	; 0x4b0 <oled_write_byte>
			//sustract "32" because we don't include the first 32 invisible characters //WITH Adafruit font table, is not neccesarry
			//multiply by 5, because each character consists of 5 bytes
			font_index = (character - FONT_TABLE_OFFSET) * FONT_TABBLE_CHAR_LEN;
		
			//draw character
			for(slice_index=0;slice_index<FONT_TABBLE_CHAR_LEN;slice_index++)
 52e:	cf 5f       	subi	r28, 0xFF	; 255
 530:	c5 30       	cpi	r28, 0x05	; 5
 532:	b0 f3       	brcs	.-20     	; 0x520 <oled_print+0x66>
				//read the character slice from the font table in flash memory
				pixel_slice = pgm_read_byte(&font5x7[font_index + slice_index]);
				oled_write_byte(pixel_slice);	
			}
			//leave one pixel column separation
			oled_write_byte(0x00);
 534:	80 e0       	ldi	r24, 0x00	; 0
 536:	bc df       	rcall	.-136    	; 0x4b0 <oled_write_byte>
	
	//TODO: check if the text has space to be displayed, given the column number
	
	
	//extract character
	for(i=0;i<text_length;i++)
 538:	df 5f       	subi	r29, 0xFF	; 255
 53a:	dd 15       	cp	r29, r13
 53c:	a0 f2       	brcs	.-88     	; 0x4e6 <oled_print+0x2c>
			//leave one pixel column separation
			oled_write_byte(0x00);
		}
	}
		
 53e:	df 91       	pop	r29
 540:	cf 91       	pop	r28
 542:	1f 91       	pop	r17
 544:	0f 91       	pop	r16
 546:	ff 90       	pop	r15
 548:	ef 90       	pop	r14
 54a:	df 90       	pop	r13
 54c:	08 95       	ret

0000054e <_exit>:
 54e:	f8 94       	cli

00000550 <__stop_program>:
 550:	ff cf       	rjmp	.-2      	; 0x550 <__stop_program>
