# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1040 0.000128 2048 0.3 5470 179968 22.3122 17.6893 2133.86 523.869 2697.86 2697.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1040 0.000128 2048 0.3 5470 180000 22.3585 17.707 2560.96 523.326 3124.46 3124.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1040 0.000128 2048 0.3 5470 180160 22.2953 17.7091 2670.42 523.729 3234.27 3234.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1040 0.000128 2048 0.3 5470 180096 22.263 17.7234 2485.99 524.073 3050.17 3050.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1040 0.000128 2048 0.3 5470 180000 22.4291 17.7664 2525.08 524.012 3089.4 3089.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1040 0.000128 2048 0.3 5470 179648 22.2838 17.6883 2583.12 523.495 3146.7 3146.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1040 0.000128 2048 0.3 5470 180000 22.3503 17.7116 2596.08 523.115 3159.37 3159.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1040 0.000128 2048 0.3 5470 179712 22.2996 17.7214 2514.99 523.756 3078.88 3078.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1040 0.000128 2048 0.3 5470 179712 22.2986 17.6721 2535.36 524.164 3099.61 3099.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1040 0.000128 2048 0.3 5470 179200 22.3204 17.6701 2710.12 521.986 3272.21 3272.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1040 0.000128 2048 0.3 5470 179200 22.2233 17.642 3166.04 523.137 3729.15 3729.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1040 0.000128 2048 0.3 5475 180224 22.2883 17.6764 2201.23 524.235 2765.55 2765.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1040 0.000128 2048 0.3 5475 180160 22.3989 17.7398 2221.79 524.149 2786.2 2786.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1040 0.000128 2048 0.3 5475 180288 22.3147 17.7005 2209.46 524.451 2774.05 2774.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1040 0.000128 2048 0.3 5475 180096 22.3969 17.7171 2262.32 523.536 2826.08 2826.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1040 0.000128 2048 0.3 5475 179968 22.2942 17.6823 2202.21 523.486 2765.79 2765.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1040 0.000128 2048 0.3 5475 180000 22.3463 17.7466 2615.83 523.686 3179.72 3179.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1040 0.000128 2048 0.3 5475 180160 22.2782 17.7322 2557.6 523.77 3121.5 3121.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1040 0.000128 2048 0.3 5475 180096 22.2264 17.6627 2720.99 524.019 3285.01 3285.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1040 0.000128 2048 0.3 5475 180000 22.4192 17.8226 2701.77 523.91 3266.04 3266.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1040 0.000128 2048 0.3 5475 179648 22.2655 17.6776 2714.97 522.974 3278 3278.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1040 0.000128 2048 0.3 5475 179520 22.3645 17.7017 2669.1 523.624 3232.91 3233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1040 0.000128 2048 0.3 5475 179712 22.3005 17.6906 2560.76 524.044 3124.91 3125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1040 0.000128 2048 0.3 5475 179712 22.3072 17.7028 2992.8 524.322 3557.25 3557.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1040 0.000128 2048 0.3 5475 179200 22.3102 17.7422 2994.11 522.412 3556.69 3556.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1040 0.000128 2048 0.3 5475 179200 22.2414 17.6644 2734.93 523.113 3298.07 3298.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1040 0.000128 2048 0.3 5480 180096 22.2922 17.7318 2079.62 524.093 2643.86 2643.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1040 0.000128 2048 0.3 5480 180160 22.3856 17.8336 2339.69 523.775 2903.8 2903.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1040 0.000128 2048 0.3 5480 180096 22.319 17.7862 2179.91 524.4 2744.54 2744.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1040 0.000128 2048 0.3 5480 180096 22.3878 17.7175 2211.35 523.983 2775.55 2775.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1040 0.000128 2048 0.3 5480 179968 22.3034 17.7048 2123.97 523.469 2687.56 2687.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1040 0.000128 2048 0.3 5480 179712 22.3553 17.7009 2746.99 523.237 3310.4 3310.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1040 0.000128 2048 0.3 5480 179136 22.2789 17.7213 1905.86 523.107 2469.08 2469.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1040 0.000128 2048 0.3 5480 180160 22.3007 17.7172 2650.1 523.96 3214.2 3214.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1040 0.000128 2048 0.3 5480 179200 22.2016 17.6595 1838.42 522.373 2400.77 2400.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1040 0.000128 2048 0.3 5480 179712 22.2704 17.6695 2470.54 523.658 3034.26 3034.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1040 0.000128 2048 0.3 5480 179712 22.2808 17.6742 1764.95 524.211 2329.24 2329.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1040 0.000128 2048 0.3 5480 180000 22.4068 17.7638 2592.16 523.89 3156.34 3156.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1040 0.000128 2048 0.3 5480 179200 22.3085 17.7111 1817.4 522.491 2380.03 2380.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1040 0.000128 2048 0.3 5480 179648 22.2691 17.6701 3299 523.092 3862.16 3862.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1040 0.000128 2048 0.3 5480 179200 22.2003 17.6353 2141.33 522.699 2703.98 2704.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1040 0.000128 2048 0.3 5480 179520 22.347 17.7316 3156.25 523.114 3719.56 3719.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1040 0.000128 2048 0.3 5480 179520 22.3254 17.8504 2136.59 523.314 2700.19 2700.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1040 0.000128 2048 0.3 5480 179712 22.2973 17.6877 3071.64 524.047 3635.79 3635.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1040 0.000128 2048 0.3 5480 179200 22.2399 17.7316 2060.21 523.124 2623.41 2623.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1040 0.000128 2048 0.3 5480 179712 22.2905 17.7029 2690.59 524.323 3255.02 3255.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1040 0.000128 2048 0.3 5480 178176 22.188 17.6333 1865.7 520.2 2425.84 2425.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1040 0.000128 2048 0.3 5480 179200 22.3108 17.7109 2773.99 522.035 3336.16 3336.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1040 0.000128 2048 0.3 5480 177600 22.2399 17.6018 1971.01 520.884 2531.85 2531.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1040 0.000128 2048 0.3 5472 180096 22.2827 17.676 2050.03 524.228 2614.34 2614.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1040 0.000128 2048 0.3 5472 180000 22.4075 17.8217 2174.4 524.207 2738.95 2739.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1040 0.000128 2048 0.3 5472 180096 22.3192 17.6954 2143.83 523.842 2707.81 2707.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1040 0.000128 2048 0.3 5472 179712 22.2727 17.7023 1378.2 523.567 1941.86 1941.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1040 0.000128 2048 0.3 5472 179872 22.3652 17.7234 2465.66 523.929 3029.79 3029.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1040 0.000128 2048 0.3 5472 179648 22.2833 17.7826 1562.46 523.038 2125.69 2125.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1040 0.000128 2048 0.3 5472 179968 22.2869 17.673 2277.22 523.388 2840.69 2840.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1040 0.000128 2048 0.3 5472 179712 22.2913 17.664 1463.2 524.153 2027.43 2027.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1040 0.000128 2048 0.3 5472 179712 22.3537 17.7038 2628.23 523.259 3191.67 3191.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1040 0.000128 2048 0.3 5472 179136 22.2675 17.6651 1836.85 522.547 2399.44 2399.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1040 0.000128 2048 0.3 5472 179840 22.3157 17.7275 2493.88 523.959 3058.01 3058.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1040 0.000128 2048 0.3 5472 179200 22.2051 17.6433 1778.16 522.446 2340.58 2340.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1040 0.000128 2048 0.3 5472 179712 22.2677 17.6722 3196.46 523.564 3760.09 3760.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1040 0.000128 2048 0.3 5472 179712 22.2981 17.6726 2033.23 523.816 2597.14 2597.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1040 0.000128 2048 0.3 5472 180000 22.4359 17.7397 3147.94 524.424 3712.66 3712.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1040 0.000128 2048 0.3 5472 179200 22.3066 17.7881 2125.04 522.486 2687.74 2687.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1040 0.000128 2048 0.3 5472 179648 22.2794 17.748 3074.77 523.057 3637.97 3638.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1040 0.000128 2048 0.3 5472 179200 22.1902 17.7129 2030.95 522.647 2593.61 2593.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1040 0.000128 2048 0.3 5472 179520 22.3547 17.687 2986.5 523.603 3550.26 3550.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1040 0.000128 2048 0.3 5472 179520 22.3172 17.699 1928.34 523.526 2492 2492.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1040 0.000128 2048 0.3 5472 179712 22.3077 17.7457 2859.86 524.179 3424.21 3424.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1040 0.000128 2048 0.3 5472 179200 22.2366 17.6333 1921.63 522.621 2484.24 2484.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1040 0.000128 2048 0.3 5475 180224 22.2536 17.6666 2324.94 524.124 2889.09 2889.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1040 0.000128 2048 0.3 5475 180320 22.3774 17.7562 2093.95 523.9 2658.1 2658.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1040 0.000128 2048 0.3 5475 180160 22.3256 17.6991 1352.04 524.364 1916.54 1916.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1040 0.000128 2048 0.3 5475 180288 22.3075 17.7448 2226.37 524.445 2790.99 2791.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1040 0.000128 2048 0.3 5475 180096 22.2613 17.679 1434.12 524.058 1998.23 1998.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1040 0.000128 2048 0.3 5475 180096 22.3539 17.7207 2389.27 523.69 2953.15 2953.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1040 0.000128 2048 0.3 5475 179648 22.2806 17.6749 1502.34 523.597 2066.01 2066.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1040 0.000128 2048 0.3 5475 179968 22.2795 17.7144 2398.9 523.871 2962.88 2963.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1040 0.000128 2048 0.3 5475 179712 22.2827 17.6988 1523.88 523.658 2087.64 2087.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1040 0.000128 2048 0.3 5475 180000 22.3425 17.7618 2631.98 523.634 3195.83 3195.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1040 0.000128 2048 0.3 5475 179712 22.2714 17.6807 1886.89 523.193 2450.16 2450.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1040 0.000128 2048 0.3 5475 180160 22.2934 17.7195 2560.16 523.87 3124.16 3124.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1040 0.000128 2048 0.3 5475 179200 22.2153 17.7083 1788.09 522.246 2350.38 2350.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1040 0.000128 2048 0.3 5475 180096 22.2486 17.6854 3110.33 523.572 3673.95 3674.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1040 0.000128 2048 0.3 5475 179712 22.2953 17.6906 2075.47 523.91 2639.49 2639.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1040 0.000128 2048 0.3 5475 180000 22.4088 17.8338 3115.62 524.432 3680.42 3680.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1040 0.000128 2048 0.3 5475 179200 22.3122 17.6742 2083.26 522.495 2645.85 2645.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1040 0.000128 2048 0.3 5475 179648 22.2843 17.7009 3018.92 523.042 3582.07 3582.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1040 0.000128 2048 0.3 5475 179200 22.1918 17.6657 1975.94 522.698 2538.61 2538.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1040 0.000128 2048 0.3 5475 180000 22.3352 17.7526 2929.46 523.21 3492.88 3492.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1040 0.000128 2048 0.3 5475 179520 22.3029 17.7281 1931.62 523.457 2495.23 2495.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1040 0.000128 2048 0.3 5475 179712 22.2957 17.68 2796.59 524.156 3360.84 3360.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1040 0.000128 2048 0.3 5475 179200 22.2368 17.6481 1968.87 522.547 2531.43 2531.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1040 0.000128 2048 0.3 5472 180224 22.2696 17.8489 2034.6 523.745 2598.59 2598.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1040 0.000128 2048 0.3 5472 179968 22.2868 17.7248 1310 523.881 1874 1874.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1040 0.000128 2048 0.3 5472 180320 22.3805 17.7148 2081 523.841 2645.05 2645.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1040 0.000128 2048 0.3 5472 180160 22.3064 17.7246 1338.64 524.36 1903.14 1903.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1040 0.000128 2048 0.3 5472 180288 22.2885 17.8135 2255.22 524.336 2819.78 2819.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1040 0.000128 2048 0.3 5472 180096 22.2556 17.7263 1446.25 524.069 2010.41 2010.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1040 0.000128 2048 0.3 5472 180096 22.3736 17.7601 2219.53 524.048 2783.82 2783.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1040 0.000128 2048 0.3 5472 179648 22.2809 17.7234 1411.74 523.092 1974.95 1975.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1040 0.000128 2048 0.3 5472 179424 22.3611 17.7275 1155.73 523.319 1719.26 1719.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1040 0.000128 2048 0.3 5472 179968 22.2822 17.6988 2154.59 523.966 2718.65 2718.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1040 0.000128 2048 0.3 5472 179712 22.2946 17.6757 1382.44 523.698 1946.22 1946.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1040 0.000128 2048 0.3 5472 179712 22.2927 17.6811 1157.61 524.313 1722.01 1722.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1040 0.000128 2048 0.3 5472 180000 22.3366 17.7356 3206.82 523.172 3770.18 3770.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1040 0.000128 2048 0.3 5472 179712 22.229 17.8767 2017.91 523.059 2581.19 2581.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1040 0.000128 2048 0.3 5472 178848 22.3305 17.664 1658.73 522.091 2220.92 2221.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1040 0.000128 2048 0.3 5472 180160 22.296 17.7029 2989.81 523.732 3553.65 3553.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1040 0.000128 2048 0.3 5472 179200 22.203 17.6785 2004.49 522.74 2567.23 2567.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1040 0.000128 2048 0.3 5472 179520 22.2968 17.7193 1674.31 523.434 2237.87 2237.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1040 0.000128 2048 0.3 5472 180096 22.2421 17.707 2835.79 523.435 3399.28 3399.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1040 0.000128 2048 0.3 5472 179712 22.286 17.7067 1825.73 524.337 2390.17 2390.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1040 0.000128 2048 0.3 5472 179712 22.2216 17.6497 1599.49 523.128 2162.61 2162.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1040 0.000128 2048 0.3 5472 180000 22.3972 17.7296 2793.74 524.29 3358.27 3358.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1040 0.000128 2048 0.3 5472 179200 22.3158 17.7025 1927.82 522.419 2490.38 2490.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1040 0.000128 2048 0.3 5472 178800 22.3779 17.6889 1600.05 522.757 2163 2163.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1040 0.000128 2048 0.3 5472 179648 22.2903 17.6877 2713.9 523.472 3277.47 3277.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1040 0.000128 2048 0.3 5472 179200 22.1903 17.6272 1880.35 522.643 2442.93 2443.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1040 0.000128 2048 0.3 5472 178752 22.3798 17.705 1544.7 523.689 2108.59 2108.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1040 0.000128 2048 0.3 5472 180000 22.3383 17.7393 2663.34 522.978 3226.51 3226.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1040 0.000128 2048 0.3 5472 179520 22.3049 17.7404 1899.55 523.438 2463.14 2463.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1040 0.000128 2048 0.3 5472 178560 22.3293 17.6815 1560.68 522.979 2123.78 2123.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1040 0.000128 2048 0.3 5472 179712 22.2904 17.7274 2677.23 524.166 3241.54 3241.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1040 0.000128 2048 0.3 5472 179200 22.2304 17.7319 1806.57 522.616 2369.27 2369.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1040 0.000128 2048 0.3 5472 178176 22.1781 17.5842 1623.98 520.665 2184.52 2184.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1040 0.000128 2048 0.3 5480 179840 22.2771 17.6707 2067.46 523.745 2631.28 2631.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1040 0.000128 2048 0.3 5480 179712 22.3054 17.6988 1326.38 523.565 1890.06 1890.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1040 0.000128 2048 0.3 5480 179840 22.3759 17.7192 2342.43 524.266 2906.91 2907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1040 0.000128 2048 0.3 5480 179840 22.3015 17.69 1497.02 524.305 2061.42 2061.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1040 0.000128 2048 0.3 5480 179520 22.3475 17.7458 1222.25 523.145 1785.6 1785.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1040 0.000128 2048 0.3 5480 179904 22.322 17.7122 2170.73 523.962 2734.84 2734.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1040 0.000128 2048 0.3 5480 179712 22.2467 17.682 1418.94 523.575 1982.55 1982.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1040 0.000128 2048 0.3 5480 179136 22.2726 17.6917 1161.43 522.664 1724.18 1724.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1040 0.000128 2048 0.3 5480 179648 22.3738 17.7601 3104.79 523.989 3669.03 3669.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1040 0.000128 2048 0.3 5480 179200 22.2972 17.7217 1948.35 523.54 2512.02 2512.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1040 0.000128 2048 0.3 5480 179424 22.3621 17.7172 1585.57 523.643 2149.4 2149.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1040 0.000128 2048 0.3 5480 179712 22.2867 17.7788 2865.04 523.866 3429.09 3429.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1040 0.000128 2048 0.3 5480 179712 22.2745 17.682 1750.01 523.645 2313.73 2313.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1040 0.000128 2048 0.3 5480 179712 22.279 17.6947 1443.08 523.681 2006.84 2006.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1040 0.000128 2048 0.3 5480 179712 22.3612 17.6972 2966.55 523.741 3530.47 3530.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1040 0.000128 2048 0.3 5480 179136 22.2657 17.6701 1923.49 523.051 2486.59 2486.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1040 0.000128 2048 0.3 5480 178848 22.346 17.6653 1692.74 522.519 2255.4 2255.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1040 0.000128 2048 0.3 5480 178560 22.2724 17.6746 1503.22 523.152 2066.43 2066.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1040 0.000128 2048 0.3 5480 179840 22.3112 17.7546 2783.57 524.318 3348.07 3348.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1040 0.000128 2048 0.3 5480 179200 22.2069 17.6418 1878.79 522.314 2441.07 2441.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1040 0.000128 2048 0.3 5480 179520 22.3166 17.6731 1579.93 523.825 2143.86 2143.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1040 0.000128 2048 0.3 5480 179200 22.2641 17.6563 1546.89 522.863 2109.78 2109.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1040 0.000128 2048 0.3 5480 179712 22.2662 17.6604 2623.01 528.697 3191.75 3191.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1040 0.000128 2048 0.3 5480 179712 22.3083 17.6896 1862.37 523.825 2426.32 2426.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1040 0.000128 2048 0.3 5480 178560 22.2587 17.6495 1525.75 523.49 2089.27 2089.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1040 0.000128 2048 0.3 5480 178176 22.2024 17.5699 1434.5 520.653 1995.03 1995.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1040 0.000128 2048 0.3 5480 179600 22.436 17.748 2721.65 524.012 3285.96 3286.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1040 0.000128 2048 0.3 5480 178400 22.3356 17.6758 1839.15 522.043 2401.31 2401.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1040 0.000128 2048 0.3 5480 178800 22.3766 17.7152 1598.4 522.747 2161.35 2161.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1040 0.000128 2048 0.3 5480 177600 22.2157 17.6438 1455.38 520.828 2016.18 2016.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1040 0.000128 2048 0.3 5472 179968 22.2562 17.6846 2242.73 523.73 2806.52 2806.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1040 0.000128 2048 0.3 5472 179712 22.3019 17.8428 1435.89 523.561 1999.7 1999.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1040 0.000128 2048 0.3 5472 179712 22.2527 17.7336 1189.56 523.661 1753.32 1753.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1040 0.000128 2048 0.3 5472 180000 22.3694 17.7198 2164.51 523.843 2728.56 2728.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1040 0.000128 2048 0.3 5472 179840 22.3013 17.6914 1419.26 523.866 1983.23 1983.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1040 0.000128 2048 0.3 5472 179520 22.3382 17.6964 1156.44 523.165 1719.75 1719.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1040 0.000128 2048 0.3 5472 180096 22.2724 17.7359 3027.42 524.452 3591.99 3592.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1040 0.000128 2048 0.3 5472 179712 22.2659 17.664 1900.96 523.577 2464.59 2464.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1040 0.000128 2048 0.3 5472 179136 22.2596 17.662 1527.21 522.621 2089.87 2089.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1040 0.000128 2048 0.3 5472 179712 22.2949 17.7029 1297.91 524.33 1862.36 1862.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1040 0.000128 2048 0.3 5472 179872 22.346 17.7132 2796.5 523.439 3360.11 3360.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1040 0.000128 2048 0.3 5472 179648 22.2876 17.7034 1762.53 523.121 2325.77 2325.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1040 0.000128 2048 0.3 5472 179424 22.3524 17.6984 1448.36 523.157 2011.69 2011.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1040 0.000128 2048 0.3 5472 179200 22.1946 17.6538 1303.94 522.704 1866.61 1866.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1040 0.000128 2048 0.3 5472 179712 22.2896 17.662 2633.38 523.481 3196.94 3197.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1040 0.000128 2048 0.3 5472 179712 22.2908 17.6715 1675.27 523.98 2239.33 2239.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1040 0.000128 2048 0.3 5472 179712 22.2789 17.6989 1370.19 523.79 1934.07 1934.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1040 0.000128 2048 0.3 5472 179200 22.2392 17.6358 1209.95 523.002 1772.95 1773.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1040 0.000128 2048 0.3 5472 179712 22.344 17.7531 2655.69 523.211 3219.12 3219.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1040 0.000128 2048 0.3 5472 179136 22.2693 17.6906 1838.68 522.622 2401.38 2401.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1040 0.000128 2048 0.3 5472 178848 22.3293 17.6676 1555.04 522.091 2117.23 2117.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1040 0.000128 2048 0.3 5472 178560 22.2387 17.7725 1555.84 523.057 2119.02 2119.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1040 0.000128 2048 0.3 5472 179840 22.3135 17.7357 2630.79 524.345 3195.3 3195.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1040 0.000128 2048 0.3 5472 179200 22.1803 17.6922 1872.05 522.81 2434.84 2434.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1040 0.000128 2048 0.3 5472 179520 22.2945 17.6975 1547.83 523.455 2111.39 2111.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1040 0.000128 2048 0.3 5472 179200 22.2538 17.6463 1445.44 523.19 2008.65 2008.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1040 0.000128 2048 0.3 5500 179840 22.2761 17.6643 2315.72 524.071 2879.85 2879.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1040 0.000128 2048 0.3 5500 179712 22.3038 17.6743 1493.43 523.469 2057 2057.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1040 0.000128 2048 0.3 5500 179712 22.2524 17.6787 1226.1 523.578 1789.73 1789.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1040 0.000128 2048 0.3 5500 179840 22.3897 17.715 2189.72 524.188 2754.13 2754.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1040 0.000128 2048 0.3 5500 179840 22.3027 17.7009 1407.47 524.315 1971.9 1972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1040 0.000128 2048 0.3 5500 179520 22.3402 17.723 1169.86 522.987 1733.02 1733.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1040 0.000128 2048 0.3 5500 179200 22.219 17.6344 1004.02 522.441 1566.43 1566.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1040 0.000128 2048 0.3 5500 179904 22.2891 17.705 2994.29 524.323 3558.72 3558.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1040 0.000128 2048 0.3 5500 179712 22.2511 17.7152 1860.35 524.011 2424.44 2424.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1040 0.000128 2048 0.3 5500 179136 22.2532 17.6754 1511.88 523.025 2074.95 2075.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1040 0.000128 2048 0.3 5500 179712 22.2812 17.8039 1291.73 524.254 1856.18 1856.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1040 0.000128 2048 0.3 5500 179648 22.3758 17.722 2744.68 523.547 3308.44 3308.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1040 0.000128 2048 0.3 5500 179200 22.3045 17.6865 1736.12 523.104 2299.33 2299.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1040 0.000128 2048 0.3 5500 179424 22.3682 17.703 1425.88 523.247 1989.31 1989.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1040 0.000128 2048 0.3 5500 178304 22.2043 17.6783 1276.14 522.682 1838.82 1838.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1040 0.000128 2048 0.3 5500 179712 22.279 17.6763 2649.01 523.922 3213.01 3213.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1040 0.000128 2048 0.3 5500 179712 22.2781 17.6865 1720.24 524.09 2284.42 2284.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1040 0.000128 2048 0.3 5500 179712 22.3053 17.6906 1421.78 523.732 1985.62 1985.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1040 0.000128 2048 0.3 5500 179200 22.2268 17.6686 1236.25 522.621 1798.89 1798.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1040 0.000128 2048 0.3 5500 179712 22.3435 17.7336 2786.37 523.745 3350.3 3350.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1040 0.000128 2048 0.3 5500 179136 22.2687 17.6988 1976.99 522.735 2539.8 2539.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1040 0.000128 2048 0.3 5500 178848 22.321 17.6763 1623.86 522.451 2186.41 2186.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1040 0.000128 2048 0.3 5500 178560 22.2609 17.6608 1540 523.546 2103.58 2103.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1040 0.000128 2048 0.3 5500 178560 22.334 17.6788 1409.13 522.379 1971.64 1971.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1040 0.000128 2048 0.3 5500 179840 22.3103 17.707 2700.52 523.871 3264.52 3264.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1040 0.000128 2048 0.3 5500 179200 22.2003 17.6379 1853.59 522.309 2415.86 2415.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1040 0.000128 2048 0.3 5500 179520 22.3107 17.7705 1570.25 523.434 2133.89 2133.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1040 0.000128 2048 0.3 5500 179200 22.2511 17.6883 1447.88 522.772 2010.71 2010.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1040 0.000128 2048 0.3 5500 177600 22.2068 17.6374 1374.09 520.5 1934.56 1934.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1040 0.000128 2048 0.3 5520 179584 22.2737 17.6906 2166.25 524.234 2730.57 2730.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1040 0.000128 2048 0.3 5520 179456 22.3069 17.6604 1420.19 523.357 1983.64 1983.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1040 0.000128 2048 0.3 5520 179328 22.2714 17.6798 1147.03 523.579 1710.68 1710.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1040 0.000128 2048 0.3 5520 179200 22.3074 17.6932 993.631 523.711 1557.46 1557.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1040 0.000128 2048 0.3 5520 179520 22.364 17.7789 2996.74 524.26 3561.26 3561.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1040 0.000128 2048 0.3 5520 179520 22.3028 17.691 1864.18 523.875 2428.17 2428.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1040 0.000128 2048 0.3 5520 179040 22.3552 17.7816 1515.2 523.041 2078.51 2078.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1040 0.000128 2048 0.3 5520 178560 22.2484 17.6418 1280.35 522.342 1842.7 1842.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1040 0.000128 2048 0.3 5520 179520 22.3292 17.6988 2754.34 524.348 3318.83 3318.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1040 0.000128 2048 0.3 5520 179328 22.3014 17.7562 1724.75 524.018 2288.95 2289.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1040 0.000128 2048 0.3 5520 178560 22.2852 17.666 1410.42 522.738 1973.23 1973.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1040 0.000128 2048 0.3 5520 178944 22.3459 17.7117 1275.57 523.827 1839.57 1839.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1040 0.000128 2048 0.3 5520 178560 22.3881 17.6925 1103.97 523.302 1667.46 1667.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1040 0.000128 2048 0.3 5520 179424 22.3936 17.7116 2625.51 524.044 3189.78 3189.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1040 0.000128 2048 0.3 5520 179200 22.3121 17.6758 1665.42 523.588 2229.11 2229.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1040 0.000128 2048 0.3 5520 178752 22.4043 17.7456 1391.64 523.688 1955.6 1955.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1040 0.000128 2048 0.3 5520 178304 22.2108 17.7466 1220.9 522.586 1783.55 1783.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1040 0.000128 2048 0.3 5520 179200 22.4054 17.9008 1085.13 528.565 1654.11 1654.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1040 0.000128 2048 0.3 5520 179456 22.3025 17.6763 2409.61 523.362 2973.07 2973.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1040 0.000128 2048 0.3 5520 179200 22.3103 17.684 1601.44 523.657 2165.22 2165.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1040 0.000128 2048 0.3 5520 178944 22.347 17.688 1323.1 524.265 1887.51 1887.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1040 0.000128 2048 0.3 5520 178176 22.2698 17.6476 1176.85 523.123 1740 1740.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1040 0.000128 2048 0.3 5520 177920 22.3052 17.7178 1083.07 523.289 1646.49 1646.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1040 0.000128 2048 0.3 5504 180224 22.252 17.8058 2130.59 523.749 2694.51 2694.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1040 0.000128 2048 0.3 5504 179968 22.2734 17.6836 1366.97 523.44 1930.48 1930.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1040 0.000128 2048 0.3 5504 180096 22.2577 17.6865 1126.98 523.651 1690.69 1690.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1040 0.000128 2048 0.3 5504 179712 22.2966 17.7029 972.729 523.728 1536.57 1536.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1040 0.000128 2048 0.3 5504 180160 22.3687 17.7399 2878.26 523.751 3442.23 3442.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1040 0.000128 2048 0.3 5504 180160 22.2744 17.7032 1757.7 524.362 2322.15 2322.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1040 0.000128 2048 0.3 5504 179520 22.3362 17.6931 1445.66 523.568 2009.37 2009.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1040 0.000128 2048 0.3 5504 179200 22.2066 17.6263 1238.86 522.871 1801.67 1801.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1040 0.000128 2048 0.3 5504 179200 22.2941 17.6681 1131.34 521.907 1693.32 1693.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1040 0.000128 2048 0.3 5504 180288 22.272 18.0198 2654.3 523.912 3218.63 3218.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1040 0.000128 2048 0.3 5504 180096 22.2228 17.6748 1657.73 524.067 2221.81 2221.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1040 0.000128 2048 0.3 5504 179712 22.2484 17.8889 1359.42 522.673 1922.34 1922.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1040 0.000128 2048 0.3 5504 179712 22.2943 17.7143 1208.29 523.9 1772.31 1772.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1040 0.000128 2048 0.3 5504 179520 22.3035 17.7074 1062.08 523.812 1626.01 1626.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1040 0.000128 2048 0.3 5504 180096 22.3583 17.701 2494.91 523.591 3058.68 3058.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1040 0.000128 2048 0.3 5504 179648 22.2665 17.6763 1575.07 523.102 2138.23 2138.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1040 0.000128 2048 0.3 5504 179424 22.3572 17.7193 1331.12 523.252 1894.57 1894.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1040 0.000128 2048 0.3 5504 179200 22.202 17.6824 1169.81 522.346 1732.16 1732.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1040 0.000128 2048 0.3 5504 179200 22.4006 17.7234 1036.91 523.545 1600.69 1600.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1040 0.000128 2048 0.3 5504 179968 22.265 17.754 2388.42 523.931 2952.49 2952.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1040 0.000128 2048 0.3 5504 179712 22.2981 17.6664 1549.71 524.037 2113.82 2113.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1040 0.000128 2048 0.3 5504 179712 22.2987 17.7137 1277.43 523.857 1841.41 1841.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1040 0.000128 2048 0.3 5504 179200 22.2426 17.6386 1147.44 522.628 1710.07 1710.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1040 0.000128 2048 0.3 5504 179200 22.2709 17.6721 1052.64 522.793 1615.49 1615.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1040 0.000128 2048 0.3 5504 178176 22.1792 17.5603 967.725 520.7 1528.27 1528.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1040 0.000128 2048 0.3 5504 180352 22.294 17.7892 2120.65 523.952 2684.8 2684.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1040 0.000128 2048 0.3 5504 180224 22.2349 17.6676 2391.13 524.232 2955.38 2955.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1040 0.000128 2048 0.3 5504 179968 22.2719 17.7347 1541.2 523.97 2105.29 2105.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1040 0.000128 2048 0.3 5504 180096 22.2402 17.836 1254.11 523.991 1818.28 1818.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1040 0.000128 2048 0.3 5504 179712 22.2985 17.8408 1120.01 523.749 1684.02 1684.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1040 0.000128 2048 0.3 5504 179200 22.2201 17.6401 1024.55 522.357 1586.88 1586.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1040 0.000128 2048 0.3 5504 179712 22.2845 17.7132 948.654 524.208 1512.97 1513.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1040 0.000128 2048 0.3 5504 179200 22.19 17.6211 889.58 522.191 1451.69 1451.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1040 0.000128 2048 0.3 5504 179200 22.2433 17.682 846.598 522.623 1409.26 1409.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1040 0.000128 2048 0.3 5520 178304 22.2204 17.6179 824.208 522.629 1386.79 1386.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1040 0.000128 2048 0.3 5504 179200 22.2048 17.649 804.779 522.698 1367.44 1367.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1040 0.000128 2048 0.3 5500 179200 22.3977 17.8816 830.462 523.535 1394.39 1394.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1040 0.000128 2048 0.3 5472 179200 22.4073 17.8156 823.148 523.985 1387.47 1387.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1040 0.000128 2048 0.3 5472 179712 22.2835 17.6763 940.695 523.65 1504.42 1504.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1040 0.000128 2048 0.3 5472 178560 22.179 17.6129 1423.23 521.371 1984.5 1984.6
