{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 23 14:06:57 2016 " "Info: Processing started: Tue Feb 23 14:06:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gcd -c gcd " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off gcd -c gcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gcd.vhd 5 1 " "Info: Found 5 design units, including 1 entities, in source file gcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gcd-FSMD " "Info: Found design unit 1: gcd-FSMD" {  } { { "gcd.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/gcd.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gcd-FSM_D1 " "Info: Found design unit 2: gcd-FSM_D1" {  } { { "gcd.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/gcd.vhd" 80 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gcd-FSM_D2 " "Info: Found design unit 3: gcd-FSM_D2" {  } { { "gcd.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/gcd.vhd" 134 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 gcd-FSMD2 " "Info: Found design unit 4: gcd-FSMD2" {  } { { "gcd.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/gcd.vhd" 188 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 gcd " "Info: Found entity 1: gcd" {  } { { "gcd.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/gcd.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gcd_tb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gcd_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gcd_tb-TB " "Info: Found design unit 1: gcd_tb-TB" {  } { { "gcd_tb.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/gcd_tb.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 gcd_tb " "Info: Found entity 1: gcd_tb" {  } { { "gcd_tb.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/gcd_tb.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file datapath1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath1-STR " "Info: Found design unit 1: datapath1-STR" {  } { { "datapath1.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/datapath1.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 datapath1 " "Info: Found entity 1: datapath1" {  } { { "datapath1.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/datapath1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1-BHV " "Info: Found design unit 1: mux_2x1-BHV" {  } { { "mux_2x1.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/mux_2x1.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Info: Found entity 1: mux_2x1" {  } { { "mux_2x1.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/mux_2x1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp-BHV " "Info: Found design unit 1: comp-BHV" {  } { { "comp.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/comp.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comp " "Info: Found entity 1: comp" {  } { { "comp.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/comp.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-BHV " "Info: Found design unit 1: reg-BHV" {  } { { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub-BHV " "Info: Found design unit 1: sub-BHV" {  } { { "sub.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/sub.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sub " "Info: Found entity 1: sub" {  } { { "sub.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/sub.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ctrl1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl1-FSM_2P " "Info: Found design unit 1: ctrl1-FSM_2P" {  } { { "ctrl1.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/ctrl1.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ctrl1 " "Info: Found entity 1: ctrl1" {  } { { "ctrl1.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/ctrl1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file datapath2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath2-STR " "Info: Found design unit 1: datapath2-STR" {  } { { "datapath2.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/datapath2.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 datapath2 " "Info: Found entity 1: datapath2" {  } { { "datapath2.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/datapath2.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ctrl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl2-FSM_2P " "Info: Found design unit 1: ctrl2-FSM_2P" {  } { { "ctrl2.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/ctrl2.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ctrl2 " "Info: Found entity 1: ctrl2" {  } { { "ctrl2.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/ctrl2.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-STR " "Info: Found design unit 1: top_level-STR" {  } { { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Info: Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-BHV " "Info: Found design unit 1: decoder7seg-BHV" {  } { { "decoder7seg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/decoder7seg.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Info: Found entity 1: decoder7seg" {  } { { "decoder7seg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/decoder7seg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Info: Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "gcd gcd:U_GCD A:fsm_d1 " "Info: Elaborating entity \"gcd\" using architecture \"A:fsm_d1\" for hierarchy \"gcd:U_GCD\"" {  } { { "top_level.vhd" "U_GCD" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath1 gcd:U_GCD\|datapath1:U_DATAPATH " "Info: Elaborating entity \"datapath1\" for hierarchy \"gcd:U_GCD\|datapath1:U_DATAPATH\"" {  } { { "gcd.vhd" "U_DATAPATH" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/gcd.vhd" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 gcd:U_GCD\|datapath1:U_DATAPATH\|mux_2x1:U_X_MUX " "Info: Elaborating entity \"mux_2x1\" for hierarchy \"gcd:U_GCD\|datapath1:U_DATAPATH\|mux_2x1:U_X_MUX\"" {  } { { "datapath1.vhd" "U_X_MUX" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/datapath1.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_X_REG " "Info: Elaborating entity \"reg\" for hierarchy \"gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_X_REG\"" {  } { { "datapath1.vhd" "U_X_REG" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/datapath1.vhd" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub gcd:U_GCD\|datapath1:U_DATAPATH\|sub:U_SUB_X " "Info: Elaborating entity \"sub\" for hierarchy \"gcd:U_GCD\|datapath1:U_DATAPATH\|sub:U_SUB_X\"" {  } { { "datapath1.vhd" "U_SUB_X" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/datapath1.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP " "Info: Elaborating entity \"comp\" for hierarchy \"gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\"" {  } { { "datapath1.vhd" "U_COMP" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/datapath1.vhd" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl1 gcd:U_GCD\|ctrl1:U_CTRL " "Info: Elaborating entity \"ctrl1\" for hierarchy \"gcd:U_GCD\|ctrl1:U_CTRL\"" {  } { { "gcd.vhd" "U_CTRL" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/gcd.vhd" 112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg decoder7seg:U_LED3 " "Info: Elaborating entity \"decoder7seg\" for hierarchy \"decoder7seg:U_LED3\"" {  } { { "top_level.vhd" "U_LED3" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSUTIL_TIMING_DRIVEN_SYNTHESIS_SKIPPED_FOR_TAN" "" "Warning: Timing-Driven Synthesis is skipped because the Classic Timing Analyzer is turned on" {  } {  } 0 0 "Timing-Driven Synthesis is skipped because the Classic Timing Analyzer is turned on" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "led0\[0\] VCC " "Warning (13410): Pin \"led0\[0\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led0\[1\] GND " "Warning (13410): Pin \"led0\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led0\[2\] GND " "Warning (13410): Pin \"led0\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led0\[3\] GND " "Warning (13410): Pin \"led0\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led0\[4\] GND " "Warning (13410): Pin \"led0\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led0\[5\] GND " "Warning (13410): Pin \"led0\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led0\[6\] GND " "Warning (13410): Pin \"led0\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led0_dp VCC " "Warning (13410): Pin \"led0_dp\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led1\[0\] VCC " "Warning (13410): Pin \"led1\[0\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led1\[1\] GND " "Warning (13410): Pin \"led1\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led1\[2\] GND " "Warning (13410): Pin \"led1\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led1\[3\] GND " "Warning (13410): Pin \"led1\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led1\[4\] GND " "Warning (13410): Pin \"led1\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led1\[5\] GND " "Warning (13410): Pin \"led1\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led1\[6\] GND " "Warning (13410): Pin \"led1\[6\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led1_dp VCC " "Warning (13410): Pin \"led1_dp\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led3_dp VCC " "Warning (13410): Pin \"led3_dp\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[0\] " "Warning (15610): No output dependent on input pin \"button\[0\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[1\] " "Warning (15610): No output dependent on input pin \"button\[1\]\"" {  } { { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Info: Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Info: Implemented 62 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "262 " "Info: Peak virtual memory: 262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 23 14:07:03 2016 " "Info: Processing ended: Tue Feb 23 14:07:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 23 14:07:04 2016 " "Info: Processing started: Tue Feb 23 14:07:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off gcd -c gcd " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off gcd -c gcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "gcd EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"gcd\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "~ALTERA_ASDO_DATA1~" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/" 0 { } { { 0 { 0 ""} 0 134 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "~ALTERA_FLASH_nCE_nCSO~" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/" 0 { } { { 0 { 0 ""} 0 137 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "~ALTERA_DCLK~" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/" 0 { } { { 0 { 0 ""} 0 136 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "~ALTERA_DATA0~" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/" 0 { } { { 0 { 0 ""} 0 135 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "~ALTERA_nCEO~" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/" 0 { } { { 0 { 0 ""} 0 138 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Info: Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/" 0 { } { { 0 { 0 ""} 0 252 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.341 ns register register " "Info: Estimated most critical path is register to register delay of 3.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_Y_REG\|q\[0\] 1 REG LAB_X7_Y24_N0 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X7_Y24_N0; Fanout = 6; REG Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_Y_REG\|q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { gcd:U_GCD|datapath1:U_DATAPATH|reg:U_Y_REG|q[0] } "NODE_NAME" } } { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.446 ns) 0.855 ns gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~1 2 COMB LAB_X8_Y24_N0 1 " "Info: 2: + IC(0.409 ns) + CELL(0.446 ns) = 0.855 ns; Loc. = LAB_X8_Y24_N0; Fanout = 1; COMB Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { gcd:U_GCD|datapath1:U_DATAPATH|reg:U_Y_REG|q[0] gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~1 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/comp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.913 ns gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~3 3 COMB LAB_X8_Y24_N0 1 " "Info: 3: + IC(0.000 ns) + CELL(0.058 ns) = 0.913 ns; Loc. = LAB_X8_Y24_N0; Fanout = 1; COMB Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~1 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~3 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/comp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.971 ns gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~5 4 COMB LAB_X8_Y24_N0 1 " "Info: 4: + IC(0.000 ns) + CELL(0.058 ns) = 0.971 ns; Loc. = LAB_X8_Y24_N0; Fanout = 1; COMB Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~3 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~5 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/comp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.029 ns gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~7 5 COMB LAB_X8_Y24_N0 1 " "Info: 5: + IC(0.000 ns) + CELL(0.058 ns) = 1.029 ns; Loc. = LAB_X8_Y24_N0; Fanout = 1; COMB Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~5 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~7 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/comp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.087 ns gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~9 6 COMB LAB_X8_Y24_N0 1 " "Info: 6: + IC(0.000 ns) + CELL(0.058 ns) = 1.087 ns; Loc. = LAB_X8_Y24_N0; Fanout = 1; COMB Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~7 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~9 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/comp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.145 ns gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~11 7 COMB LAB_X8_Y24_N0 1 " "Info: 7: + IC(0.000 ns) + CELL(0.058 ns) = 1.145 ns; Loc. = LAB_X8_Y24_N0; Fanout = 1; COMB Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~9 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~11 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/comp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.203 ns gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~13 8 COMB LAB_X8_Y24_N0 1 " "Info: 8: + IC(0.000 ns) + CELL(0.058 ns) = 1.203 ns; Loc. = LAB_X8_Y24_N0; Fanout = 1; COMB Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~11 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~13 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/comp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 1.658 ns gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~14 9 COMB LAB_X8_Y24_N0 4 " "Info: 9: + IC(0.000 ns) + CELL(0.455 ns) = 1.658 ns; Loc. = LAB_X8_Y24_N0; Fanout = 4; COMB Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~13 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~14 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/comp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.241 ns) 2.157 ns gcd:U_GCD\|ctrl1:U_CTRL\|Selector4~0 10 COMB LAB_X7_Y24_N0 8 " "Info: 10: + IC(0.258 ns) + CELL(0.241 ns) = 2.157 ns; Loc. = LAB_X7_Y24_N0; Fanout = 8; COMB Node = 'gcd:U_GCD\|ctrl1:U_CTRL\|Selector4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.499 ns" { gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~14 gcd:U_GCD|ctrl1:U_CTRL|Selector4~0 } "NODE_NAME" } } { "ctrl1.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/ctrl1.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.574 ns) + CELL(0.610 ns) 3.341 ns gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_X_REG\|q\[0\] 11 REG LAB_X9_Y24_N0 7 " "Info: 11: + IC(0.574 ns) + CELL(0.610 ns) = 3.341 ns; Loc. = LAB_X9_Y24_N0; Fanout = 7; REG Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_X_REG\|q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.184 ns" { gcd:U_GCD|ctrl1:U_CTRL|Selector4~0 gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] } "NODE_NAME" } } { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 62.86 % ) " "Info: Total cell delay = 2.100 ns ( 62.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.241 ns ( 37.14 % ) " "Info: Total interconnect delay = 1.241 ns ( 37.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { gcd:U_GCD|datapath1:U_DATAPATH|reg:U_Y_REG|q[0] gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~1 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~3 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~5 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~7 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~9 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~11 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~13 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~14 gcd:U_GCD|ctrl1:U_CTRL|Selector4~0 gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y20 X9_Y29 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y20 to location X9_Y29" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "292 " "Info: Peak virtual memory: 292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 23 14:07:16 2016 " "Info: Processing ended: Tue Feb 23 14:07:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Info: Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 23 14:07:18 2016 " "Info: Processing started: Tue Feb 23 14:07:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off gcd -c gcd " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off gcd -c gcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 23 14:07:21 2016 " "Info: Processing ended: Tue Feb 23 14:07:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 23 14:07:22 2016 " "Info: Processing started: Tue Feb 23 14:07:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off gcd -c gcd --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off gcd -c gcd --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_X_REG\|q\[0\] gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_X_REG\|q\[0\] 250.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 250.0 MHz between source register \"gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_X_REG\|q\[0\]\" and destination register \"gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_X_REG\|q\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 4.0 ns " "Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.564 ns + Longest register register " "Info: + Longest register to register delay is 3.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_X_REG\|q\[0\] 1 REG FF_X9_Y24_N5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X9_Y24_N5; Fanout = 7; REG Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_X_REG\|q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] } "NODE_NAME" } } { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.446 ns) 1.107 ns gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~1 2 COMB LCCOMB_X8_Y24_N10 1 " "Info: 2: + IC(0.661 ns) + CELL(0.446 ns) = 1.107 ns; Loc. = LCCOMB_X8_Y24_N10; Fanout = 1; COMB Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~1 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/comp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.165 ns gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~3 3 COMB LCCOMB_X8_Y24_N12 1 " "Info: 3: + IC(0.000 ns) + CELL(0.058 ns) = 1.165 ns; Loc. = LCCOMB_X8_Y24_N12; Fanout = 1; COMB Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~1 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~3 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/comp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.223 ns gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~5 4 COMB LCCOMB_X8_Y24_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.058 ns) = 1.223 ns; Loc. = LCCOMB_X8_Y24_N14; Fanout = 1; COMB Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~3 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~5 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/comp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.281 ns gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~7 5 COMB LCCOMB_X8_Y24_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.058 ns) = 1.281 ns; Loc. = LCCOMB_X8_Y24_N16; Fanout = 1; COMB Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~5 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~7 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/comp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.339 ns gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~9 6 COMB LCCOMB_X8_Y24_N18 1 " "Info: 6: + IC(0.000 ns) + CELL(0.058 ns) = 1.339 ns; Loc. = LCCOMB_X8_Y24_N18; Fanout = 1; COMB Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~7 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~9 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/comp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.397 ns gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~11 7 COMB LCCOMB_X8_Y24_N20 1 " "Info: 7: + IC(0.000 ns) + CELL(0.058 ns) = 1.397 ns; Loc. = LCCOMB_X8_Y24_N20; Fanout = 1; COMB Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~9 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~11 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/comp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.455 ns gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~13 8 COMB LCCOMB_X8_Y24_N22 1 " "Info: 8: + IC(0.000 ns) + CELL(0.058 ns) = 1.455 ns; Loc. = LCCOMB_X8_Y24_N22; Fanout = 1; COMB Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~11 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~13 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/comp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 1.910 ns gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~14 9 COMB LCCOMB_X8_Y24_N24 4 " "Info: 9: + IC(0.000 ns) + CELL(0.455 ns) = 1.910 ns; Loc. = LCCOMB_X8_Y24_N24; Fanout = 4; COMB Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|comp:U_COMP\|LessThan0~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~13 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~14 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/comp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.130 ns) 2.440 ns gcd:U_GCD\|ctrl1:U_CTRL\|Selector4~0 10 COMB LCCOMB_X7_Y24_N2 8 " "Info: 10: + IC(0.400 ns) + CELL(0.130 ns) = 2.440 ns; Loc. = LCCOMB_X7_Y24_N2; Fanout = 8; COMB Node = 'gcd:U_GCD\|ctrl1:U_CTRL\|Selector4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~14 gcd:U_GCD|ctrl1:U_CTRL|Selector4~0 } "NODE_NAME" } } { "ctrl1.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/ctrl1.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.514 ns) + CELL(0.610 ns) 3.564 ns gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_X_REG\|q\[0\] 11 REG FF_X9_Y24_N5 7 " "Info: 11: + IC(0.514 ns) + CELL(0.610 ns) = 3.564 ns; Loc. = FF_X9_Y24_N5; Fanout = 7; REG Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_X_REG\|q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { gcd:U_GCD|ctrl1:U_CTRL|Selector4~0 gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] } "NODE_NAME" } } { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.989 ns ( 55.81 % ) " "Info: Total cell delay = 1.989 ns ( 55.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.575 ns ( 44.19 % ) " "Info: Total interconnect delay = 1.575 ns ( 44.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.564 ns" { gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~1 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~3 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~5 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~7 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~9 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~11 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~13 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~14 gcd:U_GCD|ctrl1:U_CTRL|Selector4~0 gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.564 ns" { gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] {} gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~1 {} gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~3 {} gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~5 {} gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~7 {} gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~9 {} gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~11 {} gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~13 {} gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~14 {} gcd:U_GCD|ctrl1:U_CTRL|Selector4~0 {} gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] {} } { 0.000ns 0.661ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.400ns 0.514ns } { 0.000ns 0.446ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.455ns 0.130ns 0.610ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.597 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns clk~input 2 COMB IOIBUF_X41_Y15_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { clk clk~input } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.099 ns clk~inputclkctrl 3 COMB CLKCTRL_G9 29 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G9; Fanout = 29; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.534 ns) 2.597 ns gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_X_REG\|q\[0\] 4 REG FF_X9_Y24_N5 7 " "Info: 4: + IC(0.964 ns) + CELL(0.534 ns) = 2.597 ns; Loc. = FF_X9_Y24_N5; Fanout = 7; REG Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_X_REG\|q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~inputclkctrl gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] } "NODE_NAME" } } { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 56.60 % ) " "Info: Total cell delay = 1.470 ns ( 56.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.127 ns ( 43.40 % ) " "Info: Total interconnect delay = 1.127 ns ( 43.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { clk clk~input clk~inputclkctrl gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.597 ns" { clk {} clk~input {} clk~inputclkctrl {} gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] {} } { 0.000ns 0.000ns 0.163ns 0.964ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.597 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns clk~input 2 COMB IOIBUF_X41_Y15_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { clk clk~input } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.099 ns clk~inputclkctrl 3 COMB CLKCTRL_G9 29 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G9; Fanout = 29; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.534 ns) 2.597 ns gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_X_REG\|q\[0\] 4 REG FF_X9_Y24_N5 7 " "Info: 4: + IC(0.964 ns) + CELL(0.534 ns) = 2.597 ns; Loc. = FF_X9_Y24_N5; Fanout = 7; REG Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_X_REG\|q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~inputclkctrl gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] } "NODE_NAME" } } { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 56.60 % ) " "Info: Total cell delay = 1.470 ns ( 56.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.127 ns ( 43.40 % ) " "Info: Total interconnect delay = 1.127 ns ( 43.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { clk clk~input clk~inputclkctrl gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.597 ns" { clk {} clk~input {} clk~inputclkctrl {} gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] {} } { 0.000ns 0.000ns 0.163ns 0.964ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { clk clk~input clk~inputclkctrl gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.597 ns" { clk {} clk~input {} clk~inputclkctrl {} gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] {} } { 0.000ns 0.000ns 0.163ns 0.964ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.564 ns" { gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~1 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~3 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~5 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~7 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~9 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~11 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~13 gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~14 gcd:U_GCD|ctrl1:U_CTRL|Selector4~0 gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.564 ns" { gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] {} gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~1 {} gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~3 {} gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~5 {} gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~7 {} gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~9 {} gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~11 {} gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~13 {} gcd:U_GCD|datapath1:U_DATAPATH|comp:U_COMP|LessThan0~14 {} gcd:U_GCD|ctrl1:U_CTRL|Selector4~0 {} gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] {} } { 0.000ns 0.661ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.400ns 0.514ns } { 0.000ns 0.446ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.455ns 0.130ns 0.610ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { clk clk~input clk~inputclkctrl gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.597 ns" { clk {} clk~input {} clk~inputclkctrl {} gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] {} } { 0.000ns 0.000ns 0.163ns 0.964ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { gcd:U_GCD|datapath1:U_DATAPATH|reg:U_X_REG|q[0] {} } {  } {  } "" } } { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "gcd:U_GCD\|ctrl1:U_CTRL\|state.WAIT_1 button\[2\] clk 2.146 ns register " "Info: tsu for register \"gcd:U_GCD\|ctrl1:U_CTRL\|state.WAIT_1\" (data pin = \"button\[2\]\", clock pin = \"clk\") is 2.146 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.759 ns + Longest pin register " "Info: + Longest pin to register delay is 4.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns button\[2\] 1 PIN PIN_F1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F1; Fanout = 1; PIN Node = 'button\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { button[2] } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.916 ns) 0.916 ns button\[2\]~input 2 COMB IOIBUF_X0_Y23_N1 4 " "Info: 2: + IC(0.000 ns) + CELL(0.916 ns) = 0.916 ns; Loc. = IOIBUF_X0_Y23_N1; Fanout = 4; COMB Node = 'button\[2\]~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { button[2] button[2]~input } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.383 ns) + CELL(0.369 ns) 4.668 ns gcd:U_GCD\|ctrl1:U_CTRL\|Selector1~0 3 COMB LCCOMB_X8_Y24_N28 1 " "Info: 3: + IC(3.383 ns) + CELL(0.369 ns) = 4.668 ns; Loc. = LCCOMB_X8_Y24_N28; Fanout = 1; COMB Node = 'gcd:U_GCD\|ctrl1:U_CTRL\|Selector1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.752 ns" { button[2]~input gcd:U_GCD|ctrl1:U_CTRL|Selector1~0 } "NODE_NAME" } } { "ctrl1.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/ctrl1.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 4.759 ns gcd:U_GCD\|ctrl1:U_CTRL\|state.WAIT_1 4 REG FF_X8_Y24_N29 3 " "Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 4.759 ns; Loc. = FF_X8_Y24_N29; Fanout = 3; REG Node = 'gcd:U_GCD\|ctrl1:U_CTRL\|state.WAIT_1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { gcd:U_GCD|ctrl1:U_CTRL|Selector1~0 gcd:U_GCD|ctrl1:U_CTRL|state.WAIT_1 } "NODE_NAME" } } { "ctrl1.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/ctrl1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.376 ns ( 28.91 % ) " "Info: Total cell delay = 1.376 ns ( 28.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.383 ns ( 71.09 % ) " "Info: Total interconnect delay = 3.383 ns ( 71.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.759 ns" { button[2] button[2]~input gcd:U_GCD|ctrl1:U_CTRL|Selector1~0 gcd:U_GCD|ctrl1:U_CTRL|state.WAIT_1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.759 ns" { button[2] {} button[2]~input {} gcd:U_GCD|ctrl1:U_CTRL|Selector1~0 {} gcd:U_GCD|ctrl1:U_CTRL|state.WAIT_1 {} } { 0.000ns 0.000ns 3.383ns 0.000ns } { 0.000ns 0.916ns 0.369ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "ctrl1.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/ctrl1.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.598 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns clk~input 2 COMB IOIBUF_X41_Y15_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { clk clk~input } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.099 ns clk~inputclkctrl 3 COMB CLKCTRL_G9 29 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G9; Fanout = 29; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.534 ns) 2.598 ns gcd:U_GCD\|ctrl1:U_CTRL\|state.WAIT_1 4 REG FF_X8_Y24_N29 3 " "Info: 4: + IC(0.965 ns) + CELL(0.534 ns) = 2.598 ns; Loc. = FF_X8_Y24_N29; Fanout = 3; REG Node = 'gcd:U_GCD\|ctrl1:U_CTRL\|state.WAIT_1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clk~inputclkctrl gcd:U_GCD|ctrl1:U_CTRL|state.WAIT_1 } "NODE_NAME" } } { "ctrl1.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/ctrl1.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 56.58 % ) " "Info: Total cell delay = 1.470 ns ( 56.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 43.42 % ) " "Info: Total interconnect delay = 1.128 ns ( 43.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { clk clk~input clk~inputclkctrl gcd:U_GCD|ctrl1:U_CTRL|state.WAIT_1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.598 ns" { clk {} clk~input {} clk~inputclkctrl {} gcd:U_GCD|ctrl1:U_CTRL|state.WAIT_1 {} } { 0.000ns 0.000ns 0.163ns 0.965ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.759 ns" { button[2] button[2]~input gcd:U_GCD|ctrl1:U_CTRL|Selector1~0 gcd:U_GCD|ctrl1:U_CTRL|state.WAIT_1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.759 ns" { button[2] {} button[2]~input {} gcd:U_GCD|ctrl1:U_CTRL|Selector1~0 {} gcd:U_GCD|ctrl1:U_CTRL|state.WAIT_1 {} } { 0.000ns 0.000ns 3.383ns 0.000ns } { 0.000ns 0.916ns 0.369ns 0.091ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { clk clk~input clk~inputclkctrl gcd:U_GCD|ctrl1:U_CTRL|state.WAIT_1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.598 ns" { clk {} clk~input {} clk~inputclkctrl {} gcd:U_GCD|ctrl1:U_CTRL|state.WAIT_1 {} } { 0.000ns 0.000ns 0.163ns 0.965ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk led2\[5\] gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_OUT_REG\|q\[0\] 7.998 ns register " "Info: tco from clock \"clk\" to destination pin \"led2\[5\]\" through register \"gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_OUT_REG\|q\[0\]\" is 7.998 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.598 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns clk~input 2 COMB IOIBUF_X41_Y15_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { clk clk~input } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.099 ns clk~inputclkctrl 3 COMB CLKCTRL_G9 29 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G9; Fanout = 29; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.534 ns) 2.598 ns gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_OUT_REG\|q\[0\] 4 REG FF_X8_Y24_N9 7 " "Info: 4: + IC(0.965 ns) + CELL(0.534 ns) = 2.598 ns; Loc. = FF_X8_Y24_N9; Fanout = 7; REG Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_OUT_REG\|q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clk~inputclkctrl gcd:U_GCD|datapath1:U_DATAPATH|reg:U_OUT_REG|q[0] } "NODE_NAME" } } { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 56.58 % ) " "Info: Total cell delay = 1.470 ns ( 56.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 43.42 % ) " "Info: Total interconnect delay = 1.128 ns ( 43.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { clk clk~input clk~inputclkctrl gcd:U_GCD|datapath1:U_DATAPATH|reg:U_OUT_REG|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.598 ns" { clk {} clk~input {} clk~inputclkctrl {} gcd:U_GCD|datapath1:U_DATAPATH|reg:U_OUT_REG|q[0] {} } { 0.000ns 0.000ns 0.163ns 0.965ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.201 ns + Longest register pin " "Info: + Longest register to pin delay is 5.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_OUT_REG\|q\[0\] 1 REG FF_X8_Y24_N9 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X8_Y24_N9; Fanout = 7; REG Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_OUT_REG\|q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { gcd:U_GCD|datapath1:U_DATAPATH|reg:U_OUT_REG|q[0] } "NODE_NAME" } } { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.130 ns) 1.044 ns decoder7seg:U_LED2\|Mux1~0 2 COMB LCCOMB_X9_Y25_N24 1 " "Info: 2: + IC(0.914 ns) + CELL(0.130 ns) = 1.044 ns; Loc. = LCCOMB_X9_Y25_N24; Fanout = 1; COMB Node = 'decoder7seg:U_LED2\|Mux1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { gcd:U_GCD|datapath1:U_DATAPATH|reg:U_OUT_REG|q[0] decoder7seg:U_LED2|Mux1~0 } "NODE_NAME" } } { "decoder7seg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/decoder7seg.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.077 ns) + CELL(2.080 ns) 5.201 ns led2\[5\]~output 3 COMB IOOBUF_X30_Y29_N30 1 " "Info: 3: + IC(2.077 ns) + CELL(2.080 ns) = 5.201 ns; Loc. = IOOBUF_X30_Y29_N30; Fanout = 1; COMB Node = 'led2\[5\]~output'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.157 ns" { decoder7seg:U_LED2|Mux1~0 led2[5]~output } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 5.201 ns led2\[5\] 4 PIN PIN_A16 0 " "Info: 4: + IC(0.000 ns) + CELL(0.000 ns) = 5.201 ns; Loc. = PIN_A16; Fanout = 0; PIN Node = 'led2\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { led2[5]~output led2[5] } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.210 ns ( 42.49 % ) " "Info: Total cell delay = 2.210 ns ( 42.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.991 ns ( 57.51 % ) " "Info: Total interconnect delay = 2.991 ns ( 57.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.201 ns" { gcd:U_GCD|datapath1:U_DATAPATH|reg:U_OUT_REG|q[0] decoder7seg:U_LED2|Mux1~0 led2[5]~output led2[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.201 ns" { gcd:U_GCD|datapath1:U_DATAPATH|reg:U_OUT_REG|q[0] {} decoder7seg:U_LED2|Mux1~0 {} led2[5]~output {} led2[5] {} } { 0.000ns 0.914ns 2.077ns 0.000ns } { 0.000ns 0.130ns 2.080ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { clk clk~input clk~inputclkctrl gcd:U_GCD|datapath1:U_DATAPATH|reg:U_OUT_REG|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.598 ns" { clk {} clk~input {} clk~inputclkctrl {} gcd:U_GCD|datapath1:U_DATAPATH|reg:U_OUT_REG|q[0] {} } { 0.000ns 0.000ns 0.163ns 0.965ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.201 ns" { gcd:U_GCD|datapath1:U_DATAPATH|reg:U_OUT_REG|q[0] decoder7seg:U_LED2|Mux1~0 led2[5]~output led2[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.201 ns" { gcd:U_GCD|datapath1:U_DATAPATH|reg:U_OUT_REG|q[0] {} decoder7seg:U_LED2|Mux1~0 {} led2[5]~output {} led2[5] {} } { 0.000ns 0.914ns 2.077ns 0.000ns } { 0.000ns 0.130ns 2.080ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "button\[2\] led2_dp 8.878 ns Longest " "Info: Longest tpd from source pin \"button\[2\]\" to destination pin \"led2_dp\" is 8.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns button\[2\] 1 PIN PIN_F1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F1; Fanout = 1; PIN Node = 'button\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { button[2] } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.916 ns) 0.916 ns button\[2\]~input 2 COMB IOIBUF_X0_Y23_N1 4 " "Info: 2: + IC(0.000 ns) + CELL(0.916 ns) = 0.916 ns; Loc. = IOIBUF_X0_Y23_N1; Fanout = 4; COMB Node = 'button\[2\]~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { button[2] button[2]~input } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.383 ns) + CELL(0.381 ns) 4.680 ns gcd:U_GCD\|ctrl1:U_CTRL\|Selector0~0 3 COMB LCCOMB_X8_Y24_N30 1 " "Info: 3: + IC(3.383 ns) + CELL(0.381 ns) = 4.680 ns; Loc. = LCCOMB_X8_Y24_N30; Fanout = 1; COMB Node = 'gcd:U_GCD\|ctrl1:U_CTRL\|Selector0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.764 ns" { button[2]~input gcd:U_GCD|ctrl1:U_CTRL|Selector0~0 } "NODE_NAME" } } { "ctrl1.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/ctrl1.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.098 ns) + CELL(2.100 ns) 8.878 ns led2_dp~output 4 COMB IOOBUF_X32_Y29_N16 1 " "Info: 4: + IC(2.098 ns) + CELL(2.100 ns) = 8.878 ns; Loc. = IOOBUF_X32_Y29_N16; Fanout = 1; COMB Node = 'led2_dp~output'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.198 ns" { gcd:U_GCD|ctrl1:U_CTRL|Selector0~0 led2_dp~output } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 8.878 ns led2_dp 5 PIN PIN_A18 0 " "Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 8.878 ns; Loc. = PIN_A18; Fanout = 0; PIN Node = 'led2_dp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { led2_dp~output led2_dp } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.397 ns ( 38.26 % ) " "Info: Total cell delay = 3.397 ns ( 38.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.481 ns ( 61.74 % ) " "Info: Total interconnect delay = 5.481 ns ( 61.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.878 ns" { button[2] button[2]~input gcd:U_GCD|ctrl1:U_CTRL|Selector0~0 led2_dp~output led2_dp } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.878 ns" { button[2] {} button[2]~input {} gcd:U_GCD|ctrl1:U_CTRL|Selector0~0 {} led2_dp~output {} led2_dp {} } { 0.000ns 0.000ns 3.383ns 2.098ns 0.000ns } { 0.000ns 0.916ns 0.381ns 2.100ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_Y_REG\|q\[0\] switch\[0\] clk -1.587 ns register " "Info: th for register \"gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_Y_REG\|q\[0\]\" (data pin = \"switch\[0\]\", clock pin = \"clk\") is -1.587 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.598 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns clk~input 2 COMB IOIBUF_X41_Y15_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { clk clk~input } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.099 ns clk~inputclkctrl 3 COMB CLKCTRL_G9 29 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G9; Fanout = 29; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.534 ns) 2.598 ns gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_Y_REG\|q\[0\] 4 REG FF_X7_Y24_N13 6 " "Info: 4: + IC(0.965 ns) + CELL(0.534 ns) = 2.598 ns; Loc. = FF_X7_Y24_N13; Fanout = 6; REG Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_Y_REG\|q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clk~inputclkctrl gcd:U_GCD|datapath1:U_DATAPATH|reg:U_Y_REG|q[0] } "NODE_NAME" } } { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 56.58 % ) " "Info: Total cell delay = 1.470 ns ( 56.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 43.42 % ) " "Info: Total interconnect delay = 1.128 ns ( 43.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { clk clk~input clk~inputclkctrl gcd:U_GCD|datapath1:U_DATAPATH|reg:U_Y_REG|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.598 ns" { clk {} clk~input {} clk~inputclkctrl {} gcd:U_GCD|datapath1:U_DATAPATH|reg:U_Y_REG|q[0] {} } { 0.000ns 0.000ns 0.163ns 0.965ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.342 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns switch\[0\] 1 PIN PIN_J6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J6; Fanout = 1; PIN Node = 'switch\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch[0] } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.886 ns) 0.886 ns switch\[0\]~input 2 COMB IOIBUF_X0_Y24_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.886 ns) = 0.886 ns; Loc. = IOIBUF_X0_Y24_N1; Fanout = 1; COMB Node = 'switch\[0\]~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { switch[0] switch[0]~input } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.114 ns) + CELL(0.342 ns) 4.342 ns gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_Y_REG\|q\[0\] 3 REG FF_X7_Y24_N13 6 " "Info: 3: + IC(3.114 ns) + CELL(0.342 ns) = 4.342 ns; Loc. = FF_X7_Y24_N13; Fanout = 6; REG Node = 'gcd:U_GCD\|datapath1:U_DATAPATH\|reg:U_Y_REG\|q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.456 ns" { switch[0]~input gcd:U_GCD|datapath1:U_DATAPATH|reg:U_Y_REG|q[0] } "NODE_NAME" } } { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.228 ns ( 28.28 % ) " "Info: Total cell delay = 1.228 ns ( 28.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.114 ns ( 71.72 % ) " "Info: Total interconnect delay = 3.114 ns ( 71.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.342 ns" { switch[0] switch[0]~input gcd:U_GCD|datapath1:U_DATAPATH|reg:U_Y_REG|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.342 ns" { switch[0] {} switch[0]~input {} gcd:U_GCD|datapath1:U_DATAPATH|reg:U_Y_REG|q[0] {} } { 0.000ns 0.000ns 3.114ns } { 0.000ns 0.886ns 0.342ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { clk clk~input clk~inputclkctrl gcd:U_GCD|datapath1:U_DATAPATH|reg:U_Y_REG|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.598 ns" { clk {} clk~input {} clk~inputclkctrl {} gcd:U_GCD|datapath1:U_DATAPATH|reg:U_Y_REG|q[0] {} } { 0.000ns 0.000ns 0.163ns 0.965ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.342 ns" { switch[0] switch[0]~input gcd:U_GCD|datapath1:U_DATAPATH|reg:U_Y_REG|q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.342 ns" { switch[0] {} switch[0]~input {} gcd:U_GCD|datapath1:U_DATAPATH|reg:U_Y_REG|q[0] {} } { 0.000ns 0.000ns 3.114ns } { 0.000ns 0.886ns 0.342ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 23 14:07:24 2016 " "Info: Processing ended: Tue Feb 23 14:07:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 23 14:07:25 2016 " "Info: Processing started: Tue Feb 23 14:07:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off gcd -c gcd " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off gcd -c gcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "gcd_6_1200mv_85c_slow.vho C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/simulation/modelsim/ simulation " "Info: Generated file gcd_6_1200mv_85c_slow.vho in folder \"C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "gcd.vho C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/simulation/modelsim/ simulation " "Info: Generated file gcd.vho in folder \"C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "gcd_6_1200mv_85c_vhd_slow.sdo C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/simulation/modelsim/ simulation " "Info: Generated file gcd_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "gcd_vhd.sdo C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/simulation/modelsim/ simulation " "Info: Generated file gcd_vhd.sdo in folder \"C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 23 14:07:27 2016 " "Info: Processing ended: Tue Feb 23 14:07:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Info: Quartus II Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
