module top  (y, clk, wire0, wire1, wire2, wire3, wire4);
  output wire [(32'h35e):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h11):(1'h0)] wire0;
  input wire [(5'h12):(1'h0)] wire1;
  input wire signed [(5'h10):(1'h0)] wire2;
  input wire [(5'h11):(1'h0)] wire3;
  input wire [(5'h12):(1'h0)] wire4;
  wire [(5'h15):(1'h0)] wire224;
  wire [(5'h11):(1'h0)] wire223;
  wire signed [(5'h11):(1'h0)] wire222;
  wire signed [(4'h8):(1'h0)] wire192;
  wire [(5'h12):(1'h0)] wire191;
  wire signed [(4'hc):(1'h0)] wire190;
  wire [(5'h11):(1'h0)] wire105;
  wire [(5'h12):(1'h0)] wire107;
  wire [(5'h15):(1'h0)] wire108;
  wire signed [(3'h5):(1'h0)] wire188;
  wire [(3'h5):(1'h0)] wire226;
  wire signed [(2'h2):(1'h0)] wire245;
  wire signed [(4'hf):(1'h0)] wire248;
  wire signed [(4'hc):(1'h0)] wire249;
  wire signed [(4'he):(1'h0)] wire250;
  wire signed [(3'h4):(1'h0)] wire251;
  reg signed [(4'he):(1'h0)] reg193 = (1'h0);
  reg [(4'h9):(1'h0)] reg194 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg195 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg196 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg197 = (1'h0);
  reg [(5'h12):(1'h0)] reg198 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg199 = (1'h0);
  reg [(3'h5):(1'h0)] reg200 = (1'h0);
  reg [(5'h11):(1'h0)] reg201 = (1'h0);
  reg [(2'h2):(1'h0)] reg202 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg203 = (1'h0);
  reg [(3'h5):(1'h0)] reg204 = (1'h0);
  reg [(5'h10):(1'h0)] reg205 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg206 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg207 = (1'h0);
  reg [(5'h11):(1'h0)] reg208 = (1'h0);
  reg [(4'h8):(1'h0)] reg209 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg210 = (1'h0);
  reg signed [(4'he):(1'h0)] reg211 = (1'h0);
  reg [(4'h9):(1'h0)] reg212 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg213 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg214 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg215 = (1'h0);
  reg [(5'h14):(1'h0)] reg216 = (1'h0);
  reg [(4'hc):(1'h0)] reg217 = (1'h0);
  reg [(5'h11):(1'h0)] reg218 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg219 = (1'h0);
  reg [(4'hf):(1'h0)] reg220 = (1'h0);
  reg [(5'h13):(1'h0)] reg221 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg227 = (1'h0);
  reg [(4'h8):(1'h0)] reg228 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg229 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg230 = (1'h0);
  reg [(5'h12):(1'h0)] reg231 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg232 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg233 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg234 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg235 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg236 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg237 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg238 = (1'h0);
  reg [(3'h7):(1'h0)] reg239 = (1'h0);
  reg [(5'h14):(1'h0)] reg240 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg241 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg242 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg243 = (1'h0);
  reg [(5'h13):(1'h0)] reg244 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg246 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg247 = (1'h0);
  assign y = {wire224,
                 wire223,
                 wire222,
                 wire192,
                 wire191,
                 wire190,
                 wire105,
                 wire107,
                 wire108,
                 wire188,
                 wire226,
                 wire245,
                 wire248,
                 wire249,
                 wire250,
                 wire251,
                 reg193,
                 reg194,
                 reg195,
                 reg196,
                 reg197,
                 reg198,
                 reg199,
                 reg200,
                 reg201,
                 reg202,
                 reg203,
                 reg204,
                 reg205,
                 reg206,
                 reg207,
                 reg208,
                 reg209,
                 reg210,
                 reg211,
                 reg212,
                 reg213,
                 reg214,
                 reg215,
                 reg216,
                 reg217,
                 reg218,
                 reg219,
                 reg220,
                 reg221,
                 reg227,
                 reg228,
                 reg229,
                 reg230,
                 reg231,
                 reg232,
                 reg233,
                 reg234,
                 reg235,
                 reg236,
                 reg237,
                 reg238,
                 reg239,
                 reg240,
                 reg241,
                 reg242,
                 reg243,
                 reg244,
                 reg246,
                 reg247,
                 (1'h0)};
  module5 #() modinst106 (wire105, clk, wire4, wire2, wire0, wire3);
  assign wire107 = $signed(wire1[(4'ha):(1'h1)]);
  assign wire108 = wire107[(2'h2):(1'h0)];
  module109 #() modinst189 (wire188, clk, wire4, wire1, wire107, wire0, wire108);
  assign wire190 = ((((~^wire105) < $unsigned((-wire188))) ?
                       wire1 : (((wire105 ^ wire0) * $unsigned(wire3)) ^ {(^~(8'hb2)),
                           (wire188 - wire107)})) | wire0);
  assign wire191 = (wire2 ?
                       ($signed((~&$signed(wire2))) ?
                           (~$signed(wire1[(4'he):(3'h7)])) : $unsigned(wire2)) : (!$unsigned($unsigned((wire3 ?
                           wire107 : wire105)))));
  assign wire192 = $signed({$unsigned(((-wire190) | $unsigned(wire1))),
                       $unsigned($unsigned((^wire105)))});
  always
    @(posedge clk) begin
      reg193 <= $signed(wire190);
      reg194 <= (&wire0[(5'h11):(4'he)]);
      if ({{(~&wire4), wire4}})
        begin
          if ((~^reg193))
            begin
              reg195 <= ({(8'hb8),
                  ($unsigned((wire4 | wire108)) >>> wire3[(2'h2):(1'h1)])} - $signed(((~&$signed(wire191)) ?
                  ($signed(wire188) ? $unsigned((8'hbb)) : (!wire4)) : wire0)));
              reg196 <= $unsigned($signed(reg195));
              reg197 <= wire192[(3'h7):(3'h4)];
              reg198 <= wire190;
            end
          else
            begin
              reg195 <= ($unsigned(wire188[(3'h5):(1'h0)]) ?
                  (~($unsigned((!reg198)) ?
                      wire0 : (|$unsigned((8'h9d))))) : (+$signed($signed($unsigned(wire0)))));
              reg196 <= ({(^~wire190[(3'h4):(1'h0)]),
                      $signed((~^$signed(wire4)))} ?
                  wire190 : (reg196 ?
                      reg194 : $unsigned(wire3[(4'hf):(3'h7)])));
              reg197 <= (~&($unsigned($unsigned({wire1})) ?
                  (^~$unsigned((wire2 || wire190))) : wire0[(4'h9):(3'h6)]));
              reg198 <= ({reg195, (8'ha9)} ~^ (^~$unsigned(wire188)));
              reg199 <= wire191;
            end
          reg200 <= {($signed(reg198) ?
                  wire2[(1'h0):(1'h0)] : wire190[(2'h3):(2'h3)])};
          reg201 <= reg195[(1'h1):(1'h0)];
          reg202 <= $signed($signed(reg198));
          if ($unsigned($signed(wire192)))
            begin
              reg203 <= (reg193[(2'h3):(2'h3)] ?
                  wire108[(1'h0):(1'h0)] : (~|$signed((wire188 != ((8'ha3) ?
                      wire188 : reg202)))));
              reg204 <= ($signed((~^$signed(wire105[(3'h4):(2'h3)]))) ?
                  $unsigned($signed(wire4)) : (&{((wire4 ? (8'hae) : wire105) ?
                          reg194 : $unsigned((8'ha9))),
                      wire107[(4'hf):(2'h2)]}));
              reg205 <= ((($unsigned(((8'hbb) ? (7'h43) : wire108)) << reg204) ?
                  {((wire191 ?
                          reg195 : reg201) ^ reg199)} : {(-$unsigned(reg194)),
                      ((+reg195) ^ reg200)}) >>> (~^((|(reg202 <<< reg196)) > $signed((~|(7'h41))))));
              reg206 <= (~&$signed(wire1[(4'hc):(2'h2)]));
              reg207 <= wire188[(1'h0):(1'h0)];
            end
          else
            begin
              reg203 <= (^$signed($signed($signed(((8'hae) ?
                  reg195 : wire108)))));
              reg204 <= $unsigned($unsigned(reg200));
            end
        end
      else
        begin
          reg195 <= (({reg205,
                  {(-reg207), {(8'ha0), reg207}}} || (($signed(wire192) ?
                  (reg193 ?
                      reg206 : wire105) : (wire192 <<< wire192)) <<< reg201[(5'h11):(4'h8)])) ?
              (wire190[(1'h1):(1'h0)] << (wire105 * $signed($signed(reg205)))) : reg194);
        end
      if ({((^~reg193[(3'h6):(1'h1)]) & ((^~$unsigned(reg202)) ?
              $unsigned((reg206 == reg193)) : $unsigned((reg193 >>> wire191)))),
          (~((~|(8'haa)) < $signed(((8'hbb) - reg204))))})
        begin
          reg208 <= reg194[(3'h7):(3'h6)];
          reg209 <= $signed(($unsigned(($unsigned(wire105) ?
              (reg197 << (8'ha0)) : (reg195 << wire192))) <= $signed(reg205[(4'hb):(1'h1)])));
          reg210 <= (^~$signed($unsigned({reg194})));
          reg211 <= reg196[(4'hf):(1'h1)];
        end
      else
        begin
          reg208 <= $unsigned((|$signed($unsigned((wire191 ?
              reg201 : reg199)))));
          reg209 <= (~&(|$signed(((!reg209) ?
              reg211[(2'h2):(2'h2)] : (reg196 ? reg203 : reg197)))));
          if ((~|reg194))
            begin
              reg210 <= $unsigned((wire188 | (reg202[(1'h0):(1'h0)] ~^ (^reg193))));
              reg211 <= ($signed(wire3) ?
                  $signed((^~((^(8'hb6)) ?
                      (reg196 ?
                          reg201 : reg206) : (+wire105)))) : $signed((wire105 ^~ wire1)));
              reg212 <= (8'haf);
              reg213 <= {{{{$signed(reg193)},
                          ($signed(reg204) ? reg196 : (~(8'hbf)))},
                      ($signed($signed(reg202)) - (~&(wire192 ?
                          (8'ha7) : (8'h9f))))}};
            end
          else
            begin
              reg210 <= {reg207[(5'h11):(4'he)],
                  ((+((!wire192) ?
                      ((7'h42) ?
                          reg199 : wire1) : wire3)) >> $signed((|$unsigned(reg199))))};
              reg211 <= (($unsigned($signed($unsigned((8'ha2)))) || (^~reg209[(1'h1):(1'h0)])) + (7'h43));
            end
          if ((~^reg195[(2'h3):(1'h0)]))
            begin
              reg214 <= (8'hbb);
              reg215 <= ($unsigned(($signed((reg212 <<< (8'h9f))) & {$unsigned(wire188)})) ?
                  (~$unsigned(((reg203 + reg195) ^~ reg209))) : (+((~(wire108 ?
                      reg194 : reg207)) != $unsigned(wire105[(3'h7):(3'h6)]))));
              reg216 <= wire108;
              reg217 <= (wire188 ~^ $unsigned((~|reg213)));
              reg218 <= reg196[(5'h10):(3'h5)];
            end
          else
            begin
              reg214 <= (^~($unsigned(((8'h9e) ?
                  ((8'hb2) ? (8'ha6) : reg205) : reg195)) >= wire188));
              reg215 <= (reg217 | $signed(reg205));
            end
          reg219 <= ((~|$signed((~|wire108[(4'hb):(2'h2)]))) ?
              (($signed($signed(reg203)) - ($signed(reg196) ?
                  (wire191 | wire191) : (reg200 ?
                      wire190 : (8'ha1)))) ^~ {(~^$unsigned(wire190)),
                  reg196[(1'h1):(1'h1)]}) : reg212);
        end
    end
  always
    @(posedge clk) begin
      reg220 <= {($signed(((~&(8'hac)) || (reg198 >> reg201))) ^ ((&(reg202 != (8'hbe))) * ($signed(reg203) ?
              (reg199 * reg218) : reg201[(4'h9):(2'h2)]))),
          reg194[(1'h1):(1'h1)]};
      reg221 <= reg211[(4'hd):(4'h8)];
    end
  assign wire222 = $unsigned((wire2 >= reg198));
  assign wire223 = $unsigned({($unsigned(reg209[(1'h1):(1'h1)]) ?
                           $unsigned(reg196[(1'h0):(1'h0)]) : ((^reg216) ?
                               $unsigned(reg219) : $signed((8'ha6))))});
  module69 #() modinst225 (.wire70(wire190), .clk(clk), .wire73(reg219), .wire71(wire191), .y(wire224), .wire74(reg197), .wire72(wire105));
  assign wire226 = $signed($signed(($signed({(8'ha8)}) ?
                       ((^~reg206) ?
                           $unsigned(wire224) : wire3[(5'h11):(1'h0)]) : (8'ha4))));
  always
    @(posedge clk) begin
      if (reg213)
        begin
          reg227 <= reg218[(2'h2):(1'h1)];
          reg228 <= $signed((reg207 ?
              (($signed(wire105) ? reg199 : $unsigned(wire2)) ?
                  $signed(wire0) : (reg227[(4'h9):(2'h3)] ?
                      $signed(reg215) : $signed(reg212))) : $signed(($signed(reg213) && wire190[(3'h5):(1'h0)]))));
          if ((^(-{$signed((&wire108))})))
            begin
              reg229 <= (($unsigned(reg208) * ((reg193 + {wire2}) ?
                      reg209[(3'h4):(2'h2)] : reg193)) ?
                  reg227[(5'h13):(5'h13)] : wire226);
              reg230 <= reg215[(3'h6):(3'h4)];
              reg231 <= reg213[(1'h0):(1'h0)];
            end
          else
            begin
              reg229 <= ($signed(((+(wire4 ~^ (8'hba))) + $signed($signed(wire108)))) ?
                  reg218[(3'h7):(3'h6)] : reg206);
              reg230 <= $unsigned(((8'ha2) ^ $signed(($unsigned(reg212) != $unsigned(wire105)))));
              reg231 <= ((+$signed(reg201[(3'h5):(1'h1)])) >= ($signed((~|(reg193 ^~ reg217))) >= (wire107 ?
                  $signed((reg200 <= reg201)) : $unsigned(((8'ha0) >> reg231)))));
              reg232 <= reg212;
              reg233 <= (({(|$signed(reg209)), {(8'hbd), $signed((8'ha5))}} ?
                  reg228 : {(!$signed(wire2))}) & {wire222});
            end
        end
      else
        begin
          reg227 <= $signed({(^~wire188)});
          reg228 <= ((($signed($signed(reg196)) ^ {((8'h9c) + wire191),
                  {wire224}}) ?
              ($unsigned((7'h40)) <<< $unsigned((wire4 <<< (8'h9e)))) : reg218[(4'h8):(4'h8)]) << {reg198[(1'h1):(1'h0)]});
          reg229 <= ($signed(reg216) ?
              $signed(reg201[(2'h3):(1'h0)]) : $signed((wire223 > {$unsigned(wire4),
                  (8'hae)})));
          reg230 <= ((reg218[(4'hb):(1'h1)] ?
              ($unsigned((wire4 <<< wire226)) < {{wire224}}) : ({$unsigned(reg231)} ?
                  ((reg214 ? (8'h9e) : wire108) > {reg211,
                      reg216}) : (7'h42))) ^~ $signed(reg209[(2'h2):(1'h1)]));
        end
      reg234 <= reg215;
      reg235 <= $signed(reg212[(3'h7):(1'h1)]);
      if (((((reg215[(3'h5):(2'h3)] >> (reg218 ?
          reg202 : reg235)) <<< wire3[(2'h3):(1'h0)]) - reg204) ^ wire3))
        begin
          reg236 <= $unsigned($unsigned((~&reg208)));
          reg237 <= reg230[(4'h8):(1'h0)];
          reg238 <= ((^reg214) ?
              ($signed($unsigned($signed(wire191))) ?
                  ((wire223 ? reg236 : ((7'h42) ? wire108 : wire107)) ?
                      $signed(reg227[(5'h14):(3'h4)]) : ($unsigned(wire2) < (&wire0))) : wire226) : $signed((({reg218,
                  reg193} <= $signed(reg216)) >> $unsigned($signed(reg233)))));
          if ((^~{reg232[(3'h7):(3'h5)]}))
            begin
              reg239 <= ($unsigned(({$signed(reg234),
                  {wire190, wire223}} << (^$unsigned(reg215)))) ^~ (8'hbc));
              reg240 <= {$unsigned(reg212)};
              reg241 <= $signed((($unsigned($signed(reg232)) ^~ {$unsigned(reg239),
                      $signed(reg198)}) ?
                  reg195 : (((wire188 ? (8'had) : reg232) ?
                          $signed(reg228) : (wire188 || reg220)) ?
                      $signed(wire191[(3'h6):(1'h1)]) : {(wire191 * reg200),
                          reg231[(2'h2):(1'h0)]})));
              reg242 <= $signed(reg221);
              reg243 <= {(~$unsigned(reg232))};
            end
          else
            begin
              reg239 <= ((reg230[(3'h6):(1'h1)] >>> $unsigned($signed({reg227,
                      reg242}))) ?
                  reg204[(1'h0):(1'h0)] : ($unsigned((~&wire3[(3'h7):(2'h2)])) ?
                      ($signed((wire3 ^~ reg216)) ?
                          (reg195[(1'h0):(1'h0)] == $signed(reg203)) : reg218) : $signed(((reg221 - reg221) == $unsigned(reg243)))));
              reg240 <= ((wire105[(4'h9):(3'h7)] | reg197[(2'h2):(1'h1)]) - $unsigned(reg206));
            end
        end
      else
        begin
          reg236 <= (|wire107);
          reg237 <= ((8'hb4) ^ $signed(($signed((reg201 ? reg243 : wire2)) ?
              ((reg240 ? reg206 : reg230) ?
                  reg235 : $unsigned(reg228)) : $signed((reg229 ^ reg236)))));
          reg238 <= reg206;
          reg239 <= (!($unsigned(wire190) ?
              ($unsigned({(7'h43)}) != reg209) : $signed(((-(8'hb1)) ?
                  (reg202 ? reg214 : wire191) : (reg228 ? reg196 : reg201)))));
          reg240 <= ($unsigned($unsigned({reg203,
              $unsigned(reg201)})) >= reg202[(1'h1):(1'h1)]);
        end
      reg244 <= $unsigned($signed(wire190));
    end
  assign wire245 = $signed((reg213 ?
                       $signed($unsigned(reg204[(2'h3):(1'h1)])) : reg240));
  always
    @(posedge clk) begin
      reg246 <= $signed((wire223 ? wire190 : wire3));
      reg247 <= (^$unsigned((&(reg209 < $unsigned((7'h43))))));
    end
  assign wire248 = {$unsigned(((~&$signed(wire191)) ?
                           reg246 : (((8'hae) <<< reg203) ?
                               reg227 : $unsigned(reg234)))),
                       ({(&(8'hbf)),
                               ($unsigned(reg218) && reg238[(2'h2):(1'h1)])} ?
                           (^~$unsigned(reg241[(2'h2):(1'h0)])) : (({reg201} ?
                                   $signed(wire224) : (^~wire190)) ?
                               wire191[(4'h8):(1'h1)] : (reg209 ?
                                   (reg230 || wire108) : {reg204, wire4})))};
  assign wire249 = $signed((^~($signed((reg246 + reg231)) ?
                       (-reg211) : $unsigned((reg207 == (8'ha6))))));
  assign wire250 = wire108;
  module5 #() modinst252 (.wire6(wire249), .wire7(reg238), .clk(clk), .wire9(reg195), .wire8(reg243), .y(wire251));
endmodule

module module109  (y, clk, wire114, wire113, wire112, wire111, wire110);
  output wire [(32'h1ca):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h4):(1'h0)] wire114;
  input wire [(5'h12):(1'h0)] wire113;
  input wire signed [(5'h12):(1'h0)] wire112;
  input wire signed [(4'ha):(1'h0)] wire111;
  input wire [(5'h15):(1'h0)] wire110;
  wire signed [(4'hc):(1'h0)] wire187;
  wire [(3'h7):(1'h0)] wire186;
  wire signed [(3'h7):(1'h0)] wire185;
  wire signed [(4'h8):(1'h0)] wire179;
  wire signed [(4'ha):(1'h0)] wire172;
  wire signed [(5'h15):(1'h0)] wire171;
  wire signed [(4'hf):(1'h0)] wire170;
  wire signed [(4'hf):(1'h0)] wire169;
  wire signed [(4'hc):(1'h0)] wire168;
  wire [(4'h9):(1'h0)] wire166;
  wire [(5'h11):(1'h0)] wire131;
  wire [(3'h6):(1'h0)] wire130;
  wire [(5'h11):(1'h0)] wire129;
  wire [(4'hf):(1'h0)] wire128;
  wire signed [(3'h4):(1'h0)] wire127;
  wire signed [(5'h14):(1'h0)] wire122;
  wire signed [(4'h8):(1'h0)] wire121;
  reg signed [(3'h5):(1'h0)] reg184 = (1'h0);
  reg [(2'h2):(1'h0)] reg183 = (1'h0);
  reg [(4'he):(1'h0)] reg182 = (1'h0);
  reg [(4'hc):(1'h0)] reg181 = (1'h0);
  reg [(4'hb):(1'h0)] reg180 = (1'h0);
  reg [(4'h8):(1'h0)] reg178 = (1'h0);
  reg [(2'h3):(1'h0)] reg177 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg176 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg175 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg174 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg173 = (1'h0);
  reg [(5'h11):(1'h0)] reg126 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg125 = (1'h0);
  reg [(5'h13):(1'h0)] reg124 = (1'h0);
  reg [(5'h10):(1'h0)] reg123 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg120 = (1'h0);
  reg [(4'he):(1'h0)] reg119 = (1'h0);
  reg [(5'h13):(1'h0)] reg118 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg117 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg116 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg115 = (1'h0);
  assign y = {wire187,
                 wire186,
                 wire185,
                 wire179,
                 wire172,
                 wire171,
                 wire170,
                 wire169,
                 wire168,
                 wire166,
                 wire131,
                 wire130,
                 wire129,
                 wire128,
                 wire127,
                 wire122,
                 wire121,
                 reg184,
                 reg183,
                 reg182,
                 reg181,
                 reg180,
                 reg178,
                 reg177,
                 reg176,
                 reg175,
                 reg174,
                 reg173,
                 reg126,
                 reg125,
                 reg124,
                 reg123,
                 reg120,
                 reg119,
                 reg118,
                 reg117,
                 reg116,
                 reg115,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg115 <= {wire110, wire110};
      if ($signed(wire110))
        begin
          reg116 <= $unsigned((!({(~(8'ha5)), wire112} ?
              ($signed(wire112) <= $signed(wire112)) : wire110[(3'h7):(1'h0)])));
          reg117 <= $unsigned(wire114[(1'h1):(1'h0)]);
          if (((+$unsigned(wire110)) ?
              (8'hb8) : (($unsigned($signed((8'ha9))) & (^wire112)) == wire114)))
            begin
              reg118 <= (~^$unsigned(((wire113[(4'h8):(4'h8)] ?
                  wire113[(4'h9):(3'h5)] : {reg116}) && $signed({reg115}))));
              reg119 <= $signed(wire111);
            end
          else
            begin
              reg118 <= $signed(((reg119 == reg119[(1'h1):(1'h0)]) && $unsigned(({wire112} ?
                  (~wire111) : (reg116 ? reg117 : wire110)))));
              reg119 <= (^~($unsigned((!$unsigned(wire113))) ?
                  (^reg119) : (7'h42)));
            end
        end
      else
        begin
          reg116 <= ((wire113[(1'h1):(1'h1)] ?
              (~wire112) : ($signed((reg115 >>> wire112)) ?
                  (~|(wire110 ?
                      (8'hb0) : wire111)) : $unsigned(reg115))) >= $unsigned(reg119[(1'h1):(1'h0)]));
          reg117 <= $signed((~$unsigned({(reg117 <= wire113)})));
          reg118 <= {(wire113 || reg118[(4'ha):(4'h8)])};
          reg119 <= (-reg115);
        end
      reg120 <= reg115;
    end
  assign wire121 = $unsigned((!($unsigned((~^reg118)) * {{wire110, reg116},
                       (reg117 ? reg119 : reg120)})));
  assign wire122 = wire111[(3'h4):(2'h3)];
  always
    @(posedge clk) begin
      reg123 <= (-reg116);
      reg124 <= ((wire112[(2'h3):(1'h0)] | wire122) ?
          (^~{{wire110[(4'he):(4'h8)], (wire112 ? wire122 : reg117)},
              $signed($unsigned(wire121))}) : ((((reg120 ?
                  wire122 : wire110) <= (reg115 ? wire112 : reg119)) ?
              $signed((wire112 ? (8'hb0) : wire113)) : {wire121,
                  $unsigned(wire114)}) - $unsigned((~&$unsigned(reg120)))));
      reg125 <= reg123;
      reg126 <= ($unsigned((~^((!wire122) <<< reg119[(3'h7):(3'h6)]))) << {wire122});
    end
  assign wire127 = (wire122 << (wire122[(1'h1):(1'h0)] && {$unsigned((~reg123)),
                       reg123}));
  assign wire128 = wire127[(1'h0):(1'h0)];
  assign wire129 = (reg126 <= (($unsigned(((8'ha4) ^ (8'ha2))) >> (~(reg123 & reg125))) ?
                       (reg124[(1'h1):(1'h1)] ^ (+$unsigned(reg119))) : $signed((8'hbd))));
  assign wire130 = reg119[(4'he):(2'h3)];
  assign wire131 = ((((wire113 ? (&wire113) : (~^reg117)) ?
                               $signed(wire130) : ((~|(8'hbe)) == (wire113 ?
                                   wire130 : reg115))) ?
                           reg124[(5'h11):(4'h8)] : reg118) ?
                       $unsigned((reg115[(1'h0):(1'h0)] << $unsigned(reg124))) : (!(8'hab)));
  module132 #() modinst167 (.wire134(wire112), .wire133(wire131), .wire136(wire110), .wire135(wire129), .y(wire166), .clk(clk));
  assign wire168 = (~$signed(wire111[(2'h2):(1'h0)]));
  assign wire169 = (({reg125[(3'h5):(1'h1)]} ?
                       {wire110,
                           wire122[(4'h9):(3'h5)]} : (((8'ha3) ^~ ((8'h9d) ^ wire122)) ?
                           $unsigned(wire130[(1'h0):(1'h0)]) : $signed((reg123 ?
                               wire166 : wire129)))) >> (~|$unsigned(reg118[(4'hf):(4'hb)])));
  assign wire170 = reg115[(2'h2):(1'h0)];
  assign wire171 = reg120;
  assign wire172 = (+$signed($unsigned((((8'haa) >>> wire113) <= (reg117 < reg117)))));
  always
    @(posedge clk) begin
      reg173 <= ((!(8'hbc)) ?
          $unsigned(wire127[(3'h4):(1'h0)]) : $unsigned($signed(wire111)));
    end
  always
    @(posedge clk) begin
      reg174 <= wire112;
      reg175 <= $unsigned({wire166, wire127});
    end
  always
    @(posedge clk) begin
      if (((+(7'h42)) - (+$unsigned(reg116))))
        begin
          reg176 <= $signed($signed(($unsigned(wire171) << (wire169[(2'h3):(1'h1)] ~^ (reg173 ?
              wire129 : wire130)))));
          reg177 <= {$unsigned(wire127[(3'h4):(1'h0)])};
        end
      else
        begin
          reg176 <= ($unsigned($signed(reg176[(4'h9):(2'h2)])) * wire170);
        end
      reg178 <= (|wire130[(1'h1):(1'h1)]);
    end
  assign wire179 = $unsigned(wire114);
  always
    @(posedge clk) begin
      reg180 <= (!reg173[(4'hb):(3'h7)]);
      reg181 <= wire122;
      reg182 <= reg178;
      reg183 <= wire130[(3'h4):(2'h3)];
      reg184 <= {wire127, reg174};
    end
  assign wire185 = $unsigned(reg125);
  assign wire186 = (~^((($signed(reg183) ?
                           $unsigned(wire129) : $unsigned(wire129)) != ((~^reg125) ?
                           reg181 : (~wire168))) ?
                       $signed((wire122 - (!wire122))) : $unsigned($signed($signed((8'hab))))));
  assign wire187 = reg118;
endmodule

module module5  (y, clk, wire9, wire8, wire7, wire6);
  output wire [(32'h154):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h12):(1'h0)] wire9;
  input wire signed [(5'h10):(1'h0)] wire8;
  input wire signed [(5'h11):(1'h0)] wire7;
  input wire [(3'h6):(1'h0)] wire6;
  wire signed [(5'h14):(1'h0)] wire104;
  wire signed [(4'h9):(1'h0)] wire102;
  wire signed [(2'h2):(1'h0)] wire67;
  wire [(4'ha):(1'h0)] wire36;
  wire [(4'h8):(1'h0)] wire35;
  wire signed [(5'h11):(1'h0)] wire34;
  wire signed [(4'hb):(1'h0)] wire33;
  wire [(3'h6):(1'h0)] wire32;
  wire [(4'ha):(1'h0)] wire31;
  wire [(3'h5):(1'h0)] wire30;
  wire signed [(4'hc):(1'h0)] wire29;
  wire [(4'hc):(1'h0)] wire28;
  wire [(5'h10):(1'h0)] wire12;
  wire signed [(4'hb):(1'h0)] wire10;
  reg signed [(5'h15):(1'h0)] reg11 = (1'h0);
  reg [(4'hb):(1'h0)] reg13 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg14 = (1'h0);
  reg [(5'h15):(1'h0)] reg15 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg16 = (1'h0);
  reg [(2'h3):(1'h0)] reg17 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg18 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg19 = (1'h0);
  reg [(2'h3):(1'h0)] reg20 = (1'h0);
  reg [(5'h11):(1'h0)] reg21 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg22 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg23 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg24 = (1'h0);
  reg [(5'h12):(1'h0)] reg25 = (1'h0);
  reg [(2'h2):(1'h0)] reg26 = (1'h0);
  reg [(5'h15):(1'h0)] reg27 = (1'h0);
  assign y = {wire104,
                 wire102,
                 wire67,
                 wire36,
                 wire35,
                 wire34,
                 wire33,
                 wire32,
                 wire31,
                 wire30,
                 wire29,
                 wire28,
                 wire12,
                 wire10,
                 reg11,
                 reg13,
                 reg14,
                 reg15,
                 reg16,
                 reg17,
                 reg18,
                 reg19,
                 reg20,
                 reg21,
                 reg22,
                 reg23,
                 reg24,
                 reg25,
                 reg26,
                 reg27,
                 (1'h0)};
  assign wire10 = (^~(^~wire6));
  always
    @(posedge clk) begin
      reg11 <= (!(($signed((7'h43)) ?
          wire7[(4'h9):(2'h2)] : (((8'hbc) ^~ (7'h44)) > wire8)) != ($unsigned($unsigned(wire7)) >= wire8)));
    end
  assign wire12 = wire8[(4'h8):(4'h8)];
  always
    @(posedge clk) begin
      if ($unsigned(wire8[(1'h0):(1'h0)]))
        begin
          if ($unsigned($unsigned(wire6)))
            begin
              reg13 <= (~^($signed(((wire9 ? wire10 : wire10) & {wire6})) ?
                  (~^(+wire10[(3'h5):(1'h0)])) : (wire7 ~^ $signed((wire12 ?
                      wire10 : wire6)))));
            end
          else
            begin
              reg13 <= $signed((reg11 >> (($unsigned(reg13) ?
                      ((8'hb1) ? (7'h43) : wire6) : {reg13, wire6}) ?
                  {wire6} : reg11)));
            end
          reg14 <= $signed(wire9);
          if ($unsigned(($unsigned($unsigned($signed(wire6))) != $unsigned($unsigned($unsigned((8'hac)))))))
            begin
              reg15 <= (~({(((8'haa) ? (8'h9e) : (7'h40)) ?
                      (^(8'hbb)) : wire9)} >> $unsigned(wire12[(1'h1):(1'h1)])));
            end
          else
            begin
              reg15 <= (({reg14[(1'h1):(1'h1)]} < $signed({{(8'hbe), wire9},
                      (^~reg13)})) ?
                  $unsigned($unsigned((reg11[(3'h5):(3'h4)] && (~|reg15)))) : reg11);
              reg16 <= ((((((7'h42) ?
                      reg14 : reg14) & {wire8}) <<< reg15[(5'h14):(1'h1)]) ?
                  $unsigned(reg14[(3'h7):(1'h0)]) : ((^~(&reg15)) ?
                      reg13 : wire6[(3'h6):(2'h3)])) + $unsigned((((!(8'hbf)) <<< reg14[(1'h1):(1'h0)]) || (reg13 >= (8'ha1)))));
            end
        end
      else
        begin
          reg13 <= (!({$unsigned((wire9 == reg16)),
              reg13[(3'h4):(1'h0)]} & (^~(reg11 ? $signed(wire10) : (8'hbf)))));
          if (reg11[(5'h10):(3'h7)])
            begin
              reg14 <= {({wire10[(3'h6):(2'h2)],
                          ((wire10 ~^ reg15) == wire10)} ?
                      (-(^~(&wire7))) : {$signed(reg15[(3'h7):(1'h1)]),
                          reg13[(3'h5):(3'h5)]}),
                  ($unsigned($signed(wire7[(4'h9):(4'h8)])) ?
                      $signed($signed($signed(reg13))) : (~&{(reg15 + wire7)}))};
              reg15 <= (&{(reg15 ? (7'h40) : reg13), wire12});
              reg16 <= wire7[(1'h1):(1'h0)];
              reg17 <= {$signed({$signed((reg14 >= wire12))})};
              reg18 <= (reg14[(3'h4):(3'h4)] ? reg15 : (8'hb0));
            end
          else
            begin
              reg14 <= ((8'haa) > $unsigned((wire10 << $unsigned((reg14 ?
                  reg13 : (8'hb9))))));
              reg15 <= (($signed((~{reg13, reg17})) ?
                  reg15 : $signed($signed((wire6 <<< reg14)))) ^ reg13);
              reg16 <= $unsigned(reg17[(1'h0):(1'h0)]);
              reg17 <= reg16[(3'h5):(3'h5)];
              reg18 <= $unsigned((reg15 | ($signed($unsigned(wire7)) ?
                  reg17[(1'h1):(1'h1)] : reg11)));
            end
          if (reg15[(3'h7):(2'h3)])
            begin
              reg19 <= {wire8[(4'ha):(4'h9)], (~|$unsigned((^$signed(wire7))))};
              reg20 <= wire9;
            end
          else
            begin
              reg19 <= (wire9[(4'h9):(3'h5)] <<< $signed(($unsigned(((8'hb2) ?
                  (8'hb8) : wire7)) - $unsigned($unsigned(wire10)))));
              reg20 <= $unsigned($unsigned(wire8[(3'h6):(3'h5)]));
            end
          reg21 <= $unsigned($signed((~|{$unsigned((7'h41)), reg17})));
        end
      reg22 <= (&$unsigned((-(~^(8'hb2)))));
      reg23 <= {$unsigned((!((wire7 != reg19) ?
              reg11[(4'hb):(3'h6)] : $signed((8'hb7)))))};
      if ($unsigned(((8'hbd) ?
          (^(reg20[(1'h0):(1'h0)] | (wire8 >>> reg15))) : reg19)))
        begin
          reg24 <= wire7;
          reg25 <= $signed(($signed((~&(wire9 ~^ reg22))) ?
              ({{wire7, reg15}, ((7'h41) ? reg16 : wire6)} ?
                  {reg14[(3'h4):(2'h3)],
                      reg16[(3'h5):(1'h1)]} : ((wire12 ^ (8'hbb)) ?
                      wire6[(3'h4):(3'h4)] : {reg16})) : $unsigned(((reg18 ?
                  wire8 : (7'h43)) ^ (|wire12)))));
          reg26 <= $signed({(~&(reg15[(4'hc):(4'h9)] ?
                  ((8'hb8) <= wire7) : $unsigned(reg22))),
              $unsigned($signed($unsigned(reg15)))});
          reg27 <= (reg18 - (wire10[(2'h3):(1'h0)] * ((^~$unsigned((8'h9d))) ?
              reg24 : (wire7 ? {wire7} : (~&reg19)))));
        end
      else
        begin
          reg24 <= (7'h41);
          reg25 <= (~^({(^$signed((7'h43)))} ? reg11 : $signed(reg18)));
          reg26 <= (~&({reg11[(3'h5):(2'h2)], wire6} ?
              {reg11} : ($signed($signed(reg14)) ?
                  $unsigned({wire7, reg18}) : $signed($signed(reg11)))));
          reg27 <= wire12;
        end
    end
  assign wire28 = $unsigned((($unsigned((wire6 > reg19)) - $signed((~|reg16))) && ({$signed(reg25)} >>> {$unsigned(wire12),
                      reg17})));
  assign wire29 = wire28[(3'h7):(3'h4)];
  assign wire30 = reg15;
  assign wire31 = reg21;
  assign wire32 = (reg25[(3'h6):(1'h0)] ?
                      $signed(($signed((reg20 < reg23)) ?
                          ({reg17} == (!reg19)) : (&reg24))) : $signed(((^~$signed(reg21)) ?
                          (!(reg25 ? reg21 : wire29)) : reg11)));
  assign wire33 = $unsigned(((+$signed((|(8'hbc)))) ?
                      ($signed({reg21}) >= reg17) : wire29));
  assign wire34 = $signed(reg13[(2'h2):(1'h0)]);
  assign wire35 = ((wire34 ? (!wire30[(2'h3):(2'h2)]) : reg15[(1'h1):(1'h1)]) ?
                      reg18 : wire10);
  assign wire36 = {($unsigned(((wire33 ^~ reg17) ?
                          (wire7 ?
                              reg21 : reg14) : ((8'ha4) && wire28))) << wire30),
                      $signed($unsigned(reg25[(4'hc):(2'h3)]))};
  module37 #() modinst68 (.wire38(wire29), .clk(clk), .y(wire67), .wire40(wire8), .wire41(reg19), .wire39(reg11));
  module69 #() modinst103 (.wire70(wire28), .wire71(reg25), .clk(clk), .wire72(wire7), .y(wire102), .wire73(wire35), .wire74(wire31));
  assign wire104 = $unsigned($unsigned((reg21[(2'h3):(1'h0)] * $signed((reg23 ?
                       wire102 : (8'hae))))));
endmodule

module module69
#(parameter param101 = ((8'hae) ? {({(~(8'hb3)), (~|(8'h9f))} ? (&((8'hb5) > (7'h43))) : (^~((8'h9c) ? (7'h44) : (7'h43)))), ((~^(8'ha5)) ? ({(8'hb1), (8'hb9)} - {(8'hae)}) : (((8'h9c) ? (8'hba) : (8'hbb)) == ((8'ha1) && (8'h9f))))} : ({(8'ha7)} != (~|((8'haf) ? (&(8'h9d)) : ((8'h9f) ? (8'hb5) : (8'ha8)))))))
(y, clk, wire74, wire73, wire72, wire71, wire70);
  output wire [(32'h140):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'ha):(1'h0)] wire74;
  input wire [(2'h2):(1'h0)] wire73;
  input wire [(5'h11):(1'h0)] wire72;
  input wire [(5'h12):(1'h0)] wire71;
  input wire signed [(4'hc):(1'h0)] wire70;
  wire [(3'h5):(1'h0)] wire100;
  wire signed [(4'h9):(1'h0)] wire99;
  wire [(5'h10):(1'h0)] wire93;
  wire signed [(5'h13):(1'h0)] wire92;
  wire [(3'h6):(1'h0)] wire91;
  wire signed [(4'h8):(1'h0)] wire81;
  wire [(3'h7):(1'h0)] wire80;
  wire signed [(4'he):(1'h0)] wire79;
  wire signed [(4'hc):(1'h0)] wire78;
  wire signed [(5'h15):(1'h0)] wire77;
  wire signed [(4'h9):(1'h0)] wire76;
  wire [(3'h6):(1'h0)] wire75;
  reg [(5'h14):(1'h0)] reg98 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg97 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg96 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg95 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg94 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg90 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg89 = (1'h0);
  reg signed [(4'he):(1'h0)] reg88 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg87 = (1'h0);
  reg [(4'hc):(1'h0)] reg86 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg85 = (1'h0);
  reg [(5'h14):(1'h0)] reg84 = (1'h0);
  reg [(3'h5):(1'h0)] reg83 = (1'h0);
  reg signed [(4'he):(1'h0)] reg82 = (1'h0);
  assign y = {wire100,
                 wire99,
                 wire93,
                 wire92,
                 wire91,
                 wire81,
                 wire80,
                 wire79,
                 wire78,
                 wire77,
                 wire76,
                 wire75,
                 reg98,
                 reg97,
                 reg96,
                 reg95,
                 reg94,
                 reg90,
                 reg89,
                 reg88,
                 reg87,
                 reg86,
                 reg85,
                 reg84,
                 reg83,
                 reg82,
                 (1'h0)};
  assign wire75 = {$unsigned((&wire71[(4'hb):(3'h7)]))};
  assign wire76 = {wire72[(4'ha):(2'h2)],
                      $signed(($signed($unsigned(wire75)) ?
                          $signed($unsigned(wire71)) : (wire75 ^ (wire71 ^~ wire71))))};
  assign wire77 = wire75[(1'h0):(1'h0)];
  assign wire78 = (~$unsigned(((-(8'hb5)) ?
                      $signed((wire70 | wire77)) : (+$unsigned((8'ha6))))));
  assign wire79 = $signed(wire71);
  assign wire80 = wire77;
  assign wire81 = ($unsigned(wire78[(4'ha):(3'h4)]) ~^ (&($signed({(8'hb8),
                          wire80}) ?
                      $unsigned((wire70 ?
                          wire72 : wire78)) : $signed((8'haf)))));
  always
    @(posedge clk) begin
      reg82 <= wire77;
      reg83 <= wire73[(1'h0):(1'h0)];
      reg84 <= $unsigned(wire75[(3'h6):(3'h4)]);
    end
  always
    @(posedge clk) begin
      if ($unsigned((~(wire77[(4'hb):(4'h9)] ?
          ((^wire72) ~^ ((8'hb9) * wire79)) : (~&$signed(reg84))))))
        begin
          if ((~&(^~(|(-(wire74 ? (8'hb9) : wire74))))))
            begin
              reg85 <= $unsigned($unsigned((~&wire79[(3'h4):(1'h1)])));
              reg86 <= wire81;
              reg87 <= wire71;
              reg88 <= ($signed({$signed({wire75}),
                  {$signed(reg82)}}) ~^ $signed({$unsigned(((8'hb3) ~^ wire75)),
                  ($unsigned(reg83) ^ wire81[(1'h0):(1'h0)])}));
              reg89 <= (~&$signed(($unsigned($signed(wire74)) < reg88[(2'h2):(1'h1)])));
            end
          else
            begin
              reg85 <= $unsigned((($signed((reg87 ? wire71 : (7'h44))) ?
                  reg83 : {wire72, $signed(wire79)}) >> (reg89[(2'h3):(1'h0)] ?
                  reg84[(1'h0):(1'h0)] : (~((8'hb5) ^~ wire70)))));
              reg86 <= ((~((7'h41) ?
                  $unsigned(reg89) : reg84[(5'h13):(5'h12)])) == {(+wire77)});
              reg87 <= (^~({(wire78[(3'h4):(1'h1)] & $unsigned((8'hb7)))} >> reg84));
            end
          reg90 <= (^((~&{$signed((8'h9c)),
              (+wire73)}) >> (~|wire75[(1'h1):(1'h1)])));
        end
      else
        begin
          reg85 <= (reg89[(1'h0):(1'h0)] ?
              (+$unsigned(((wire74 < reg84) ^~ wire71[(4'he):(4'ha)]))) : (^$signed(reg84)));
          reg86 <= ((($signed((~^reg88)) | (-(reg88 < wire76))) ?
                  $signed(((wire78 <<< reg90) ?
                      (wire76 <= reg89) : wire76)) : reg85) ?
              (reg83 ?
                  $signed(reg87) : $signed(reg82)) : $unsigned($unsigned(reg89)));
          reg87 <= (~^((~|(-(~|reg90))) ^ reg82[(1'h1):(1'h0)]));
        end
    end
  assign wire91 = (-$unsigned({$unsigned(((7'h41) ~^ wire76))}));
  assign wire92 = ((~^$unsigned($signed((reg83 <<< reg87)))) != wire91[(2'h2):(1'h0)]);
  assign wire93 = wire71;
  always
    @(posedge clk) begin
      reg94 <= $unsigned(wire73[(1'h1):(1'h0)]);
      reg95 <= wire81[(3'h4):(1'h1)];
      reg96 <= (~^(reg86[(3'h7):(2'h3)] ?
          {$signed({reg86, wire80}),
              $signed((wire92 ? (8'hb2) : reg95))} : reg85));
      reg97 <= (8'h9c);
      reg98 <= wire74;
    end
  assign wire99 = {($signed($signed((wire77 ? wire91 : reg98))) ?
                          {$signed(reg87[(4'h9):(2'h2)])} : $signed($signed(reg98)))};
  assign wire100 = (~wire77[(2'h3):(2'h3)]);
endmodule

module module37  (y, clk, wire41, wire40, wire39, wire38);
  output wire [(32'h12b):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hb):(1'h0)] wire41;
  input wire [(4'h9):(1'h0)] wire40;
  input wire signed [(4'hd):(1'h0)] wire39;
  input wire signed [(2'h2):(1'h0)] wire38;
  wire signed [(5'h13):(1'h0)] wire66;
  wire signed [(3'h4):(1'h0)] wire65;
  wire [(3'h4):(1'h0)] wire64;
  wire [(5'h14):(1'h0)] wire63;
  wire [(4'hf):(1'h0)] wire62;
  wire signed [(3'h4):(1'h0)] wire61;
  wire signed [(4'h8):(1'h0)] wire60;
  wire signed [(5'h14):(1'h0)] wire59;
  wire [(3'h4):(1'h0)] wire58;
  wire signed [(4'hc):(1'h0)] wire57;
  wire [(4'ha):(1'h0)] wire56;
  wire signed [(3'h7):(1'h0)] wire55;
  wire signed [(4'hd):(1'h0)] wire54;
  wire signed [(3'h5):(1'h0)] wire53;
  wire [(5'h13):(1'h0)] wire52;
  wire [(4'ha):(1'h0)] wire51;
  wire signed [(4'h9):(1'h0)] wire44;
  wire signed [(4'hd):(1'h0)] wire43;
  wire [(4'hb):(1'h0)] wire42;
  reg [(3'h5):(1'h0)] reg50 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg49 = (1'h0);
  reg [(5'h10):(1'h0)] reg48 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg47 = (1'h0);
  reg [(5'h15):(1'h0)] reg46 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg45 = (1'h0);
  assign y = {wire66,
                 wire65,
                 wire64,
                 wire63,
                 wire62,
                 wire61,
                 wire60,
                 wire59,
                 wire58,
                 wire57,
                 wire56,
                 wire55,
                 wire54,
                 wire53,
                 wire52,
                 wire51,
                 wire44,
                 wire43,
                 wire42,
                 reg50,
                 reg49,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 (1'h0)};
  assign wire42 = ($signed(wire39) >= (($unsigned(wire40[(1'h1):(1'h1)]) ?
                      (&wire39) : ((wire41 ?
                          wire39 : wire41) || wire41[(1'h0):(1'h0)])) * {wire39}));
  assign wire43 = wire38;
  assign wire44 = (~|$unsigned($signed({(wire42 ? (8'hb6) : wire41),
                      (|wire38)})));
  always
    @(posedge clk) begin
      reg45 <= wire44[(2'h3):(2'h2)];
      reg46 <= ($unsigned((wire42[(3'h7):(1'h1)] == (~&$unsigned(reg45)))) ?
          (wire43 & ((^(~^wire41)) ? (8'ha7) : wire41)) : (^wire43));
      reg47 <= (($signed($signed((^(8'hab)))) <= $signed(((wire43 ?
              reg46 : (8'hac)) + $signed(wire41)))) ?
          wire42 : ($unsigned({(wire44 ? wire42 : wire42), wire44}) ?
              ($unsigned($signed(reg46)) ?
                  (^wire43[(4'h8):(3'h5)]) : {(wire38 <<< wire42)}) : (&($signed(wire44) ^ (8'hb7)))));
    end
  always
    @(posedge clk) begin
      reg48 <= reg47[(4'hb):(3'h6)];
      reg49 <= reg48;
      reg50 <= wire43;
    end
  assign wire51 = $unsigned({$signed(({reg46} ? (-reg46) : reg50))});
  assign wire52 = (reg48 ?
                      (^~reg47) : (({$signed(wire38),
                          (wire42 ? (8'ha6) : reg49)} != (wire44 ?
                          $unsigned(reg48) : wire41)) || (reg49 - $unsigned($unsigned(wire38)))));
  assign wire53 = {($unsigned(wire40) ? (8'h9f) : reg50), $signed((8'haf))};
  assign wire54 = reg49[(2'h2):(1'h0)];
  assign wire55 = reg50;
  assign wire56 = (+(-(wire44[(3'h6):(1'h0)] + reg45[(1'h1):(1'h0)])));
  assign wire57 = (({(8'hb7),
                      (^(!wire42))} ^ $signed($signed(reg48))) >= $signed(reg45[(5'h12):(2'h3)]));
  assign wire58 = ($signed((^~({reg47} <= wire54[(2'h3):(1'h1)]))) ?
                      $unsigned({wire53[(3'h4):(2'h3)]}) : $signed((&($signed(wire54) ?
                          ((8'hb7) - wire39) : wire38[(2'h2):(2'h2)]))));
  assign wire59 = (^~($unsigned({(^~wire41),
                      (reg45 ? wire39 : wire51)}) - reg49));
  assign wire60 = $unsigned(wire55);
  assign wire61 = (((wire57[(3'h4):(1'h0)] ?
                          reg45[(1'h0):(1'h0)] : ($signed((8'ha7)) || (~&wire41))) >> wire54[(4'h9):(2'h3)]) ?
                      {$signed(((reg47 ? reg50 : wire41) ?
                              (wire41 != wire40) : wire43[(2'h2):(1'h0)]))} : (|$signed(($unsigned(wire43) ^~ reg47[(4'he):(4'hd)]))));
  assign wire62 = $unsigned(wire38[(1'h0):(1'h0)]);
  assign wire63 = (wire55[(1'h1):(1'h0)] == wire41);
  assign wire64 = $signed({$signed($signed(wire44[(3'h7):(3'h7)])),
                      $signed($unsigned(wire42))});
  assign wire65 = ((8'hba) ? wire51[(4'ha):(4'h9)] : reg50);
  assign wire66 = ({$signed(((wire58 >>> wire52) ?
                          (^wire43) : ((8'haa) ? reg47 : wire56)))} < {wire42});
endmodule

module module132  (y, clk, wire136, wire135, wire134, wire133);
  output wire [(32'h150):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h15):(1'h0)] wire136;
  input wire [(5'h11):(1'h0)] wire135;
  input wire [(4'hb):(1'h0)] wire134;
  input wire [(5'h11):(1'h0)] wire133;
  wire [(5'h14):(1'h0)] wire165;
  wire [(5'h13):(1'h0)] wire164;
  wire signed [(4'he):(1'h0)] wire163;
  wire [(5'h15):(1'h0)] wire162;
  wire [(4'h8):(1'h0)] wire161;
  wire signed [(4'hf):(1'h0)] wire160;
  wire signed [(2'h3):(1'h0)] wire159;
  wire signed [(4'hf):(1'h0)] wire158;
  wire [(3'h7):(1'h0)] wire157;
  wire signed [(2'h3):(1'h0)] wire156;
  wire signed [(5'h12):(1'h0)] wire155;
  wire [(4'he):(1'h0)] wire154;
  wire signed [(3'h6):(1'h0)] wire153;
  wire signed [(3'h6):(1'h0)] wire144;
  wire signed [(5'h12):(1'h0)] wire143;
  wire signed [(4'hb):(1'h0)] wire142;
  wire signed [(4'he):(1'h0)] wire137;
  reg signed [(5'h10):(1'h0)] reg152 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg151 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg150 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg149 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg148 = (1'h0);
  reg [(4'hb):(1'h0)] reg147 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg146 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg145 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg141 = (1'h0);
  reg [(3'h6):(1'h0)] reg140 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg139 = (1'h0);
  reg [(2'h3):(1'h0)] reg138 = (1'h0);
  assign y = {wire165,
                 wire164,
                 wire163,
                 wire162,
                 wire161,
                 wire160,
                 wire159,
                 wire158,
                 wire157,
                 wire156,
                 wire155,
                 wire154,
                 wire153,
                 wire144,
                 wire143,
                 wire142,
                 wire137,
                 reg152,
                 reg151,
                 reg150,
                 reg149,
                 reg148,
                 reg147,
                 reg146,
                 reg145,
                 reg141,
                 reg140,
                 reg139,
                 reg138,
                 (1'h0)};
  assign wire137 = wire134;
  always
    @(posedge clk) begin
      reg138 <= wire137;
      reg139 <= wire133;
      reg140 <= $signed(wire134);
      reg141 <= $signed({wire134[(3'h6):(1'h0)],
          $unsigned($signed(((8'h9f) + wire136)))});
    end
  assign wire142 = ({reg139, reg140[(3'h5):(3'h4)]} <<< wire135);
  assign wire143 = {$signed($signed((|$unsigned((8'hbf))))),
                       reg140[(1'h1):(1'h0)]};
  assign wire144 = $signed($unsigned((^($signed(wire137) << $unsigned(wire134)))));
  always
    @(posedge clk) begin
      reg145 <= wire143;
      reg146 <= (wire143[(4'ha):(4'h8)] ?
          (+$signed(reg141[(4'hc):(2'h2)])) : ($signed($signed(((8'haa) ?
              wire143 : reg141))) >= {{wire142}}));
      reg147 <= wire134[(4'h8):(1'h1)];
      if ($signed((~&($unsigned((|(7'h42))) ~^ wire142[(4'ha):(2'h3)]))))
        begin
          if (wire142)
            begin
              reg148 <= (reg140[(2'h2):(1'h0)] <<< (^reg139[(3'h7):(3'h5)]));
              reg149 <= reg146[(1'h0):(1'h0)];
              reg150 <= (~|wire134[(4'h8):(3'h7)]);
              reg151 <= $unsigned($unsigned($signed($unsigned($signed(reg147)))));
              reg152 <= reg141;
            end
          else
            begin
              reg148 <= {$unsigned((^~((reg147 ~^ reg151) ?
                      $unsigned(wire134) : (wire144 + wire144))))};
            end
        end
      else
        begin
          reg148 <= $signed(((~$signed((reg151 <= wire142))) ?
              reg138[(1'h1):(1'h1)] : (wire137 <= $signed($signed(reg151)))));
          reg149 <= {{(wire144[(2'h3):(2'h3)] >> (~&$signed(reg147)))},
              ($signed((~wire143)) ?
                  {reg148[(3'h7):(3'h7)],
                      (reg150 <= (reg148 ?
                          wire133 : reg139))} : reg152[(3'h6):(2'h3)])};
        end
    end
  assign wire153 = ($signed(((((8'ha3) | wire137) ?
                               (reg140 > reg145) : reg140) ?
                           $signed((~wire137)) : $signed($signed(reg149)))) ?
                       (~reg149[(4'h9):(4'h8)]) : {(wire135[(4'he):(3'h4)] ?
                               (&(!reg145)) : ((reg146 ?
                                   wire142 : wire142) >= (^~reg146))),
                           $signed(((reg141 < reg140) && $unsigned(reg148)))});
  assign wire154 = wire143[(4'ha):(4'h9)];
  assign wire155 = wire136[(5'h15):(2'h2)];
  assign wire156 = {$unsigned($unsigned(reg150[(4'h9):(2'h3)]))};
  assign wire157 = ($unsigned((wire155[(5'h11):(4'he)] <<< ((wire156 >> reg152) == (wire142 > wire154)))) ?
                       reg145 : wire133);
  assign wire158 = (&(~&wire137));
  assign wire159 = {(wire156 ?
                           wire134 : $unsigned(($signed(wire154) ^~ ((8'hac) ?
                               wire156 : (8'hba))))),
                       (($unsigned(reg139) ?
                               $signed($unsigned(wire135)) : reg150[(3'h7):(1'h1)]) ?
                           {$unsigned((^wire137)),
                               wire137} : ((~(reg139 ^ reg139)) >> reg138[(1'h1):(1'h1)]))};
  assign wire160 = ((wire156 ? reg149[(3'h7):(3'h5)] : wire155[(4'hc):(4'hb)]) ?
                       wire157 : reg145);
  assign wire161 = ($unsigned((wire155[(3'h7):(3'h6)] - $unsigned(reg148))) ?
                       reg150 : reg147);
  assign wire162 = (reg150[(3'h6):(1'h1)] ?
                       $signed((^(+{(8'ha1),
                           wire153}))) : (^~(~|$signed($signed((8'h9d))))));
  assign wire163 = wire153;
  assign wire164 = {(~^(((wire154 >>> wire153) ?
                           wire136 : wire155) ^ ((wire133 == reg138) >> $signed((8'hb2))))),
                       (wire142[(3'h7):(3'h6)] ?
                           (~^(8'hb1)) : (wire163 ?
                               ((wire135 >>> wire137) ~^ $unsigned(reg148)) : ($signed(wire142) ?
                                   (reg140 * wire160) : {wire154, (8'hb6)})))};
  assign wire165 = wire137[(2'h2):(2'h2)];
endmodule
