// Seed: 3840765132
module module_0 (
    output wor id_0,
    input wor id_1,
    output supply0 id_2
);
  wire id_4;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd79
) (
    input uwire id_0,
    output supply0 id_1,
    input uwire id_2,
    input wire _id_3,
    output logic id_4
);
  logic [7:0][1 : 1] id_6;
  initial
    #1 begin : LABEL_0
      $unsigned(7);
      ;
    end
  assign id_6[id_3] = -1'd0;
  assign id_1 = id_6 ? -1 ==? id_6 : 1'b0;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_1
  );
  initial begin : LABEL_1
    $signed(49);
    ;
    id_4 <= -1;
  end
endmodule
