INFO-FLOW: Workspace /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1 opened at Mon Mar 11 08:58:41 CET 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 0.14 sec.
Execute   set_part virtex7 
INFO: [HLS 200-1510] Running: set_part virtex7 
Execute     create_platform virtex7 -board  
DBG:HLSDevice: Trying to load device library: /home/bruno/Documents/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/bruno/Documents/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7v585t-ffg1761-2'
Command     create_platform done; 3 sec.
Execute     source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.15 sec.
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 3.19 sec.
Execute   create_clock -period 50MHz 
INFO: [HLS 200-1510] Running: create_clock -period 50MHz 
Execute     ap_set_clock -name default -period 20 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 751.695 MB.
INFO: [HLS 200-10] Analyzing design file 'gemm_no_taffoin2.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling gemm_no_taffoin2.c as C
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang gemm_no_taffoin2.c -foptimization-record-file=/home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/bruno/Documents/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/autopilot -I /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c -hls-platform-db-name=/home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_1590.000000_DSP_1260.000000_FF_728400.000000_LUT_364200.000000_SLICE_91050.000000_URAM_0.000000 -device-name-info=xc7v585tffg1761-2 > /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.c.clang.out.log 2> /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.c.clang.err.log 
Command       ap_eval done; 0.28 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top mm -name=mm 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c -hls-platform-db-name=/home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_1590.000000_DSP_1260.000000_FF_728400.000000_LUT_364200.000000_SLICE_91050.000000_URAM_0.000000 -device-name-info=xc7v585tffg1761-2 > /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/clang.out.log 2> /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.24 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c std=gnu99 -target fpga  -directive=/home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/.systemc_flag -fix-errors /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c std=gnu99 -target fpga  -directive=/home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/all.directive.json -fix-errors /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c.clang-tidy.loop-label.out.log 2> /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c.clang-tidy.loop-label.err.log 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute       ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/autopilot -I /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.bc -hls-platform-db-name=/home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_1590.000000_DSP_1260.000000_FF_728400.000000_LUT_364200.000000_SLICE_91050.000000_URAM_0.000000 -device-name-info=xc7v585tffg1761-2 > /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c.clang.out.log 2> /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.pp.0.c.clang.err.log 
Command       ap_eval done; 0.27 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.57 seconds. CPU system time: 0.55 seconds. Elapsed time: 1.17 seconds; current allocated memory: 752.910 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.g.bc"  
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.g.bc -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc > /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 3.37 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.37 sec.
Execute       run_link_or_opt -opt -out /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mm -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mm -reflow-float-conversion -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.23 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.23 sec.
Execute       run_link_or_opt -out /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mm 
Execute         ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mm -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=mm -mllvm -hls-db-dir -mllvm /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=20 -x ir /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_1590.000000_DSP_1260.000000_FF_728400.000000_LUT_364200.000000_SLICE_91050.000000_URAM_0.000000 -device-name-info=xc7v585tffg1761-2 > /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 1.42 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_86_8' is marked as complete unroll implied by the pipeline pragma (gemm_no_taffoin2.c:86:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_90_9' is marked as complete unroll implied by the pipeline pragma (gemm_no_taffoin2.c:90:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_86_8' (gemm_no_taffoin2.c:86:19) in function 'mm' completely with a factor of 32 (gemm_no_taffoin2.c:44:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_90_9' (gemm_no_taffoin2.c:90:30) in function 'mm' completely with a factor of 32 (gemm_no_taffoin2.c:44:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_90_9' (gemm_no_taffoin2.c:90:30) in function 'mm' has been removed because the loop is unrolled completely (gemm_no_taffoin2.c:44:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=16 dim=1' for array 'A' due to pipeline pragma (gemm_no_taffoin2.c:85:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=32 dim=1' for array 'D' due to pipeline pragma (gemm_no_taffoin2.c:85:9)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 16 on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'D': Cyclic partitioning with factor 32 on dimension 1. (gemm_no_taffoin2.c:54:11)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6 seconds. CPU system time: 0.69 seconds. Elapsed time: 6.76 seconds; current allocated memory: 753.844 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 753.844 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top mm -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.0.bc -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 758.988 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.1.bc -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 759.152 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.g.1.bc to /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.o.1.bc -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_6' (gemm_no_taffoin2.c:58) in function 'mm' automatically.
Command         transform done; 0.33 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 787.969 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.o.2.bc -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_65_5' (gemm_no_taffoin2.c:57:9) in function 'mm'.
INFO: [HLS 200-472] Inferring partial write operation for 'D' (gemm_no_taffoin2.c:67:23)
INFO: [HLS 200-472] Inferring partial write operation for 'D' (gemm_no_taffoin2.c:96:31)
Command         transform done; 0.31 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 800.047 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1 sec.
Command     elaborate done; 8.94 sec.
Execute     ap_eval exec zip -j /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'mm' ...
Execute       ap_set_top_model mm 
Execute       get_model_list mm -filter all-wo-channel -topdown 
Execute       preproc_iomode -model mm 
Execute       preproc_iomode -model mm_Pipeline_VITIS_LOOP_84_7 
Execute       preproc_iomode -model mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 
Execute       get_model_list mm -filter all-wo-channel 
INFO-FLOW: Model list for configure: mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 mm_Pipeline_VITIS_LOOP_84_7 mm
INFO-FLOW: Configuring Module : mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 ...
Execute       set_default_model mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 
Execute       apply_spec_resource_limit mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 
INFO-FLOW: Configuring Module : mm_Pipeline_VITIS_LOOP_84_7 ...
Execute       set_default_model mm_Pipeline_VITIS_LOOP_84_7 
Execute       apply_spec_resource_limit mm_Pipeline_VITIS_LOOP_84_7 
INFO-FLOW: Configuring Module : mm ...
Execute       set_default_model mm 
Execute       apply_spec_resource_limit mm 
INFO-FLOW: Model list for preprocess: mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 mm_Pipeline_VITIS_LOOP_84_7 mm
INFO-FLOW: Preprocessing Module: mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 ...
Execute       set_default_model mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 
Execute       cdfg_preprocess -model mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 
Execute       rtl_gen_preprocess mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 
INFO-FLOW: Preprocessing Module: mm_Pipeline_VITIS_LOOP_84_7 ...
Execute       set_default_model mm_Pipeline_VITIS_LOOP_84_7 
Execute       cdfg_preprocess -model mm_Pipeline_VITIS_LOOP_84_7 
Execute       rtl_gen_preprocess mm_Pipeline_VITIS_LOOP_84_7 
INFO-FLOW: Preprocessing Module: mm ...
Execute       set_default_model mm 
Execute       cdfg_preprocess -model mm 
Execute       rtl_gen_preprocess mm 
INFO-FLOW: Model list for synthesis: mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 mm_Pipeline_VITIS_LOOP_84_7 mm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 
Execute       schedule -model mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_5_VITIS_LOOP_66_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_65_5_VITIS_LOOP_66_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.35 seconds; current allocated memory: 802.922 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6.sched.adb -f 
INFO-FLOW: Finish scheduling mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6.
Execute       set_default_model mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 
Execute       bind -model mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 802.922 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6.bind.adb -f 
INFO-FLOW: Finish binding mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm_Pipeline_VITIS_LOOP_84_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mm_Pipeline_VITIS_LOOP_84_7 
Execute       schedule -model mm_Pipeline_VITIS_LOOP_84_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_7'.
WARNING: [HLS 200-880] The II Violation in module 'mm_Pipeline_VITIS_LOOP_84_7' (loop 'VITIS_LOOP_84_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln84', gemm_no_taffoin2.c:84) of variable 'sum', gemm_no_taffoin2.c:97 on local variable 'sum' and 'load' operation ('sum_load', gemm_no_taffoin2.c:97) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'mm_Pipeline_VITIS_LOOP_84_7' (loop 'VITIS_LOOP_84_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln84', gemm_no_taffoin2.c:84) of variable 'sum', gemm_no_taffoin2.c:97 on local variable 'sum' and 'load' operation ('sum_load', gemm_no_taffoin2.c:97) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'mm_Pipeline_VITIS_LOOP_84_7' (loop 'VITIS_LOOP_84_7'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_write_ln84', gemm_no_taffoin2.c:84) of variable 'sum', gemm_no_taffoin2.c:97 on local variable 'sum' and 'load' operation ('sum_load', gemm_no_taffoin2.c:97) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'mm_Pipeline_VITIS_LOOP_84_7' (loop 'VITIS_LOOP_84_7'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('sum_write_ln84', gemm_no_taffoin2.c:84) of variable 'sum', gemm_no_taffoin2.c:97 on local variable 'sum' and 'load' operation ('sum_load', gemm_no_taffoin2.c:97) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'mm_Pipeline_VITIS_LOOP_84_7' (loop 'VITIS_LOOP_84_7'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation ('sum_write_ln84', gemm_no_taffoin2.c:84) of variable 'sum', gemm_no_taffoin2.c:97 on local variable 'sum' and 'load' operation ('sum_load', gemm_no_taffoin2.c:97) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'mm_Pipeline_VITIS_LOOP_84_7' (loop 'VITIS_LOOP_84_7'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation ('sum_write_ln84', gemm_no_taffoin2.c:84) of variable 'sum', gemm_no_taffoin2.c:97 on local variable 'sum' and 'load' operation ('sum_load', gemm_no_taffoin2.c:97) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'mm_Pipeline_VITIS_LOOP_84_7' (loop 'VITIS_LOOP_84_7'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0) between 'store' operation ('sum_write_ln84', gemm_no_taffoin2.c:84) of variable 'sum', gemm_no_taffoin2.c:97 on local variable 'sum' and 'load' operation ('sum_load', gemm_no_taffoin2.c:97) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 69, loop 'VITIS_LOOP_84_7'
WARNING: [HLS 200-871] Estimated clock period (26.256ns) exceeds the target (target clock period: 20ns, clock uncertainty: 5.4ns, effective delay budget: 14.6ns).
WARNING: [HLS 200-1016] The critical path in module 'mm_Pipeline_VITIS_LOOP_84_7' consists of the following:	'fadd' operation ('add', gemm_no_taffoin2.c:93) [72]  (13.1 ns)
	'fadd' operation ('add84_s', gemm_no_taffoin2.c:93) [77]  (13.1 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 53.79 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 53.77 seconds. CPU system time: 0.06 seconds. Elapsed time: 53.9 seconds; current allocated memory: 831.879 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_84_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 5.54 sec.
Execute       db_write -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_84_7.sched.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling mm_Pipeline_VITIS_LOOP_84_7.
Execute       set_default_model mm_Pipeline_VITIS_LOOP_84_7 
Execute       bind -model mm_Pipeline_VITIS_LOOP_84_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.35 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.01 seconds; current allocated memory: 831.879 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_84_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 5.77 sec.
Execute       db_write -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_84_7.bind.adb -f 
Command       db_write done; 0.16 sec.
INFO-FLOW: Finish binding mm_Pipeline_VITIS_LOOP_84_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mm 
Execute       schedule -model mm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.99 seconds; current allocated memory: 831.879 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.sched.adb -f 
INFO-FLOW: Finish scheduling mm.
Execute       set_default_model mm 
Execute       bind -model mm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 831.879 MB.
Execute       syn_report -verbosereport -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.55 sec.
Execute       db_write -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.bind.adb -f 
INFO-FLOW: Finish binding mm.
Execute       get_model_list mm -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 
Execute       rtl_gen_preprocess mm_Pipeline_VITIS_LOOP_84_7 
Execute       rtl_gen_preprocess mm 
INFO-FLOW: Model list for RTL generation: mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 mm_Pipeline_VITIS_LOOP_84_7 mm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 -top_prefix mm_ -sub_prefix mm_ -mg_file /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6' pipeline 'VITIS_LOOP_65_5_VITIS_LOOP_66_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_5s_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 831.879 MB.
Execute       source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute       gen_rtl mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 -style xilinx -f -lang vhdl -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/syn/vhdl/mm_mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 
Execute       gen_rtl mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 -style xilinx -f -lang vlog -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/syn/verilog/mm_mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 
Execute       syn_report -csynth -model mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/syn/report/mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/syn/report/mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6_csynth.xml 
Execute       syn_report -verbosereport -model mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 -f -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6.adb 
Execute       db_write -model mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 -bindview -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 -p /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm_Pipeline_VITIS_LOOP_84_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mm_Pipeline_VITIS_LOOP_84_7 -top_prefix mm_ -sub_prefix mm_ -mg_file /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_84_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm_Pipeline_VITIS_LOOP_84_7' pipeline 'VITIS_LOOP_84_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 33 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 45 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm_Pipeline_VITIS_LOOP_84_7'.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_84_7_A_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_84_7_A_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_84_7_A_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_84_7_A_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_84_7_A_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_84_7_A_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_84_7_A_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_84_7_A_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_84_7_A_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_84_7_A_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_84_7_A_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_84_7_A_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_84_7_A_12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_84_7_A_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_84_7_A_14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mm_mm_Pipeline_VITIS_LOOP_84_7_A_15_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 1.09 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 841.410 MB.
Execute       source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute       gen_rtl mm_Pipeline_VITIS_LOOP_84_7 -style xilinx -f -lang vhdl -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/syn/vhdl/mm_mm_Pipeline_VITIS_LOOP_84_7 
Execute       gen_rtl mm_Pipeline_VITIS_LOOP_84_7 -style xilinx -f -lang vlog -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/syn/verilog/mm_mm_Pipeline_VITIS_LOOP_84_7 
Execute       syn_report -csynth -model mm_Pipeline_VITIS_LOOP_84_7 -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/syn/report/mm_Pipeline_VITIS_LOOP_84_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.36 sec.
Execute       syn_report -rtlxml -model mm_Pipeline_VITIS_LOOP_84_7 -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/syn/report/mm_Pipeline_VITIS_LOOP_84_7_csynth.xml 
Command       syn_report done; 0.17 sec.
Execute       syn_report -verbosereport -model mm_Pipeline_VITIS_LOOP_84_7 -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_84_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 5.93 sec.
Execute       db_write -model mm_Pipeline_VITIS_LOOP_84_7 -f -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_84_7.adb 
Command       db_write done; 0.36 sec.
Execute       db_write -model mm_Pipeline_VITIS_LOOP_84_7 -bindview -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 5.53 sec.
Execute       gen_tb_info mm_Pipeline_VITIS_LOOP_84_7 -p /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_84_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mm -top_prefix  -sub_prefix mm_ -mg_file /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'mm/gamma' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm'.
INFO: [RTMG 210-278] Implementing memory 'mm_D_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.02 seconds. CPU system time: 0.11 seconds. Elapsed time: 13.17 seconds; current allocated memory: 889.262 MB.
Execute       source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute       gen_rtl mm -istop -style xilinx -f -lang vhdl -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/syn/vhdl/mm 
Execute       gen_rtl mm -istop -style xilinx -f -lang vlog -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/syn/verilog/mm 
Execute       syn_report -csynth -model mm -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/syn/report/mm_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model mm -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/syn/report/mm_csynth.xml 
Execute       syn_report -verbosereport -model mm -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.56 sec.
Execute       db_write -model mm -f -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.adb 
Execute       db_write -model mm -bindview -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mm -p /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm 
Execute       export_constraint_db -f -tool general -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.constraint.tcl 
Execute       syn_report -designview -model mm -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.design.xml 
Command       syn_report done; 0.41 sec.
Execute       syn_report -csynthDesign -model mm -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model mm -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model mm -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.protoinst 
Execute       sc_get_clocks mm 
Execute       sc_get_portdomain mm 
INFO-FLOW: Model list for RTL component generation: mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 mm_Pipeline_VITIS_LOOP_84_7 mm
INFO-FLOW: Handling components in module [mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6] ... 
Execute       source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6.compgen.tcl 
INFO-FLOW: Found component mm_sitofp_32ns_32_2_no_dsp_1.
INFO-FLOW: Append model mm_sitofp_32ns_32_2_no_dsp_1
INFO-FLOW: Found component mm_mul_5s_5s_5_1_1.
INFO-FLOW: Append model mm_mul_5s_5s_5_1_1
INFO-FLOW: Found component mm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mm_Pipeline_VITIS_LOOP_84_7] ... 
Execute       source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_84_7.compgen.tcl 
INFO-FLOW: Found component mm_fadd_32ns_32ns_32_2_full_dsp_1.
INFO-FLOW: Append model mm_fadd_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: Found component mm_fadd_32ns_32ns_32_2_no_dsp_1.
INFO-FLOW: Append model mm_fadd_32ns_32ns_32_2_no_dsp_1
INFO-FLOW: Found component mm_mm_Pipeline_VITIS_LOOP_84_7_A_0_ROM_AUTO_1R.
INFO-FLOW: Append model mm_mm_Pipeline_VITIS_LOOP_84_7_A_0_ROM_AUTO_1R
INFO-FLOW: Found component mm_mm_Pipeline_VITIS_LOOP_84_7_A_1_ROM_AUTO_1R.
INFO-FLOW: Append model mm_mm_Pipeline_VITIS_LOOP_84_7_A_1_ROM_AUTO_1R
INFO-FLOW: Found component mm_mm_Pipeline_VITIS_LOOP_84_7_A_2_ROM_AUTO_1R.
INFO-FLOW: Append model mm_mm_Pipeline_VITIS_LOOP_84_7_A_2_ROM_AUTO_1R
INFO-FLOW: Found component mm_mm_Pipeline_VITIS_LOOP_84_7_A_3_ROM_AUTO_1R.
INFO-FLOW: Append model mm_mm_Pipeline_VITIS_LOOP_84_7_A_3_ROM_AUTO_1R
INFO-FLOW: Found component mm_mm_Pipeline_VITIS_LOOP_84_7_A_4_ROM_AUTO_1R.
INFO-FLOW: Append model mm_mm_Pipeline_VITIS_LOOP_84_7_A_4_ROM_AUTO_1R
INFO-FLOW: Found component mm_mm_Pipeline_VITIS_LOOP_84_7_A_5_ROM_AUTO_1R.
INFO-FLOW: Append model mm_mm_Pipeline_VITIS_LOOP_84_7_A_5_ROM_AUTO_1R
INFO-FLOW: Found component mm_mm_Pipeline_VITIS_LOOP_84_7_A_6_ROM_AUTO_1R.
INFO-FLOW: Append model mm_mm_Pipeline_VITIS_LOOP_84_7_A_6_ROM_AUTO_1R
INFO-FLOW: Found component mm_mm_Pipeline_VITIS_LOOP_84_7_A_7_ROM_AUTO_1R.
INFO-FLOW: Append model mm_mm_Pipeline_VITIS_LOOP_84_7_A_7_ROM_AUTO_1R
INFO-FLOW: Found component mm_mm_Pipeline_VITIS_LOOP_84_7_A_8_ROM_AUTO_1R.
INFO-FLOW: Append model mm_mm_Pipeline_VITIS_LOOP_84_7_A_8_ROM_AUTO_1R
INFO-FLOW: Found component mm_mm_Pipeline_VITIS_LOOP_84_7_A_9_ROM_AUTO_1R.
INFO-FLOW: Append model mm_mm_Pipeline_VITIS_LOOP_84_7_A_9_ROM_AUTO_1R
INFO-FLOW: Found component mm_mm_Pipeline_VITIS_LOOP_84_7_A_10_ROM_AUTO_1R.
INFO-FLOW: Append model mm_mm_Pipeline_VITIS_LOOP_84_7_A_10_ROM_AUTO_1R
INFO-FLOW: Found component mm_mm_Pipeline_VITIS_LOOP_84_7_A_11_ROM_AUTO_1R.
INFO-FLOW: Append model mm_mm_Pipeline_VITIS_LOOP_84_7_A_11_ROM_AUTO_1R
INFO-FLOW: Found component mm_mm_Pipeline_VITIS_LOOP_84_7_A_12_ROM_AUTO_1R.
INFO-FLOW: Append model mm_mm_Pipeline_VITIS_LOOP_84_7_A_12_ROM_AUTO_1R
INFO-FLOW: Found component mm_mm_Pipeline_VITIS_LOOP_84_7_A_13_ROM_AUTO_1R.
INFO-FLOW: Append model mm_mm_Pipeline_VITIS_LOOP_84_7_A_13_ROM_AUTO_1R
INFO-FLOW: Found component mm_mm_Pipeline_VITIS_LOOP_84_7_A_14_ROM_AUTO_1R.
INFO-FLOW: Append model mm_mm_Pipeline_VITIS_LOOP_84_7_A_14_ROM_AUTO_1R
INFO-FLOW: Found component mm_mm_Pipeline_VITIS_LOOP_84_7_A_15_ROM_AUTO_1R.
INFO-FLOW: Append model mm_mm_Pipeline_VITIS_LOOP_84_7_A_15_ROM_AUTO_1R
INFO-FLOW: Found component mm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mm] ... 
Execute       source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.compgen.tcl 
INFO-FLOW: Found component mm_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model mm_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Found component mm_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model mm_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Found component mm_D_RAM_AUTO_1R1W.
INFO-FLOW: Append model mm_D_RAM_AUTO_1R1W
INFO-FLOW: Append model mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6
INFO-FLOW: Append model mm_Pipeline_VITIS_LOOP_84_7
INFO-FLOW: Append model mm
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: mm_sitofp_32ns_32_2_no_dsp_1 mm_mul_5s_5s_5_1_1 mm_flow_control_loop_pipe_sequential_init mm_fadd_32ns_32ns_32_2_full_dsp_1 mm_fadd_32ns_32ns_32_2_no_dsp_1 mm_mm_Pipeline_VITIS_LOOP_84_7_A_0_ROM_AUTO_1R mm_mm_Pipeline_VITIS_LOOP_84_7_A_1_ROM_AUTO_1R mm_mm_Pipeline_VITIS_LOOP_84_7_A_2_ROM_AUTO_1R mm_mm_Pipeline_VITIS_LOOP_84_7_A_3_ROM_AUTO_1R mm_mm_Pipeline_VITIS_LOOP_84_7_A_4_ROM_AUTO_1R mm_mm_Pipeline_VITIS_LOOP_84_7_A_5_ROM_AUTO_1R mm_mm_Pipeline_VITIS_LOOP_84_7_A_6_ROM_AUTO_1R mm_mm_Pipeline_VITIS_LOOP_84_7_A_7_ROM_AUTO_1R mm_mm_Pipeline_VITIS_LOOP_84_7_A_8_ROM_AUTO_1R mm_mm_Pipeline_VITIS_LOOP_84_7_A_9_ROM_AUTO_1R mm_mm_Pipeline_VITIS_LOOP_84_7_A_10_ROM_AUTO_1R mm_mm_Pipeline_VITIS_LOOP_84_7_A_11_ROM_AUTO_1R mm_mm_Pipeline_VITIS_LOOP_84_7_A_12_ROM_AUTO_1R mm_mm_Pipeline_VITIS_LOOP_84_7_A_13_ROM_AUTO_1R mm_mm_Pipeline_VITIS_LOOP_84_7_A_14_ROM_AUTO_1R mm_mm_Pipeline_VITIS_LOOP_84_7_A_15_ROM_AUTO_1R mm_flow_control_loop_pipe_sequential_init mm_fmul_32ns_32ns_32_2_max_dsp_1 mm_fmul_32ns_32ns_32_2_max_dsp_1 mm_D_RAM_AUTO_1R1W mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 mm_Pipeline_VITIS_LOOP_84_7 mm
INFO-FLOW: Generating /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model mm_sitofp_32ns_32_2_no_dsp_1
INFO-FLOW: To file: write model mm_mul_5s_5s_5_1_1
INFO-FLOW: To file: write model mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mm_fadd_32ns_32ns_32_2_full_dsp_1
INFO-FLOW: To file: write model mm_fadd_32ns_32ns_32_2_no_dsp_1
INFO-FLOW: To file: write model mm_mm_Pipeline_VITIS_LOOP_84_7_A_0_ROM_AUTO_1R
INFO-FLOW: To file: write model mm_mm_Pipeline_VITIS_LOOP_84_7_A_1_ROM_AUTO_1R
INFO-FLOW: To file: write model mm_mm_Pipeline_VITIS_LOOP_84_7_A_2_ROM_AUTO_1R
INFO-FLOW: To file: write model mm_mm_Pipeline_VITIS_LOOP_84_7_A_3_ROM_AUTO_1R
INFO-FLOW: To file: write model mm_mm_Pipeline_VITIS_LOOP_84_7_A_4_ROM_AUTO_1R
INFO-FLOW: To file: write model mm_mm_Pipeline_VITIS_LOOP_84_7_A_5_ROM_AUTO_1R
INFO-FLOW: To file: write model mm_mm_Pipeline_VITIS_LOOP_84_7_A_6_ROM_AUTO_1R
INFO-FLOW: To file: write model mm_mm_Pipeline_VITIS_LOOP_84_7_A_7_ROM_AUTO_1R
INFO-FLOW: To file: write model mm_mm_Pipeline_VITIS_LOOP_84_7_A_8_ROM_AUTO_1R
INFO-FLOW: To file: write model mm_mm_Pipeline_VITIS_LOOP_84_7_A_9_ROM_AUTO_1R
INFO-FLOW: To file: write model mm_mm_Pipeline_VITIS_LOOP_84_7_A_10_ROM_AUTO_1R
INFO-FLOW: To file: write model mm_mm_Pipeline_VITIS_LOOP_84_7_A_11_ROM_AUTO_1R
INFO-FLOW: To file: write model mm_mm_Pipeline_VITIS_LOOP_84_7_A_12_ROM_AUTO_1R
INFO-FLOW: To file: write model mm_mm_Pipeline_VITIS_LOOP_84_7_A_13_ROM_AUTO_1R
INFO-FLOW: To file: write model mm_mm_Pipeline_VITIS_LOOP_84_7_A_14_ROM_AUTO_1R
INFO-FLOW: To file: write model mm_mm_Pipeline_VITIS_LOOP_84_7_A_15_ROM_AUTO_1R
INFO-FLOW: To file: write model mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mm_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model mm_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model mm_D_RAM_AUTO_1R1W
INFO-FLOW: To file: write model mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6
INFO-FLOW: To file: write model mm_Pipeline_VITIS_LOOP_84_7
INFO-FLOW: To file: write model mm
INFO-FLOW: Generating /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=20.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/vhdl' dstVlogDir='/home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/vlog' tclDir='/home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db' modelList='mm_sitofp_32ns_32_2_no_dsp_1
mm_mul_5s_5s_5_1_1
mm_flow_control_loop_pipe_sequential_init
mm_fadd_32ns_32ns_32_2_full_dsp_1
mm_fadd_32ns_32ns_32_2_no_dsp_1
mm_mm_Pipeline_VITIS_LOOP_84_7_A_0_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_84_7_A_1_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_84_7_A_2_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_84_7_A_3_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_84_7_A_4_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_84_7_A_5_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_84_7_A_6_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_84_7_A_7_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_84_7_A_8_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_84_7_A_9_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_84_7_A_10_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_84_7_A_11_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_84_7_A_12_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_84_7_A_13_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_84_7_A_14_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_84_7_A_15_ROM_AUTO_1R
mm_flow_control_loop_pipe_sequential_init
mm_fmul_32ns_32ns_32_2_max_dsp_1
mm_fmul_32ns_32ns_32_2_max_dsp_1
mm_D_RAM_AUTO_1R1W
mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6
mm_Pipeline_VITIS_LOOP_84_7
mm
' expOnly='0'
Execute       source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6.compgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_84_7.compgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.38 seconds; current allocated memory: 899.633 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='mm_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.4 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='mm_sitofp_32ns_32_2_no_dsp_1
mm_mul_5s_5s_5_1_1
mm_flow_control_loop_pipe_sequential_init
mm_fadd_32ns_32ns_32_2_full_dsp_1
mm_fadd_32ns_32ns_32_2_no_dsp_1
mm_mm_Pipeline_VITIS_LOOP_84_7_A_0_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_84_7_A_1_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_84_7_A_2_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_84_7_A_3_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_84_7_A_4_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_84_7_A_5_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_84_7_A_6_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_84_7_A_7_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_84_7_A_8_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_84_7_A_9_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_84_7_A_10_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_84_7_A_11_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_84_7_A_12_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_84_7_A_13_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_84_7_A_14_ROM_AUTO_1R
mm_mm_Pipeline_VITIS_LOOP_84_7_A_15_ROM_AUTO_1R
mm_flow_control_loop_pipe_sequential_init
mm_fmul_32ns_32ns_32_2_max_dsp_1
mm_fmul_32ns_32ns_32_2_max_dsp_1
mm_D_RAM_AUTO_1R1W
mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6
mm_Pipeline_VITIS_LOOP_84_7
mm
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.tbgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.compgen.dataonly.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6.tbgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm_Pipeline_VITIS_LOOP_84_7.tbgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.tbgen.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute       ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute       source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.constraint.tcl 
Execute       sc_get_clocks mm 
Execute       source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/impl/misc/mm_fadd_32ns_32ns_32_2_full_dsp_1_ip.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/impl/misc/mm_fadd_32ns_32ns_32_2_no_dsp_1_ip.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/impl/misc/mm_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl 
Execute       source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/impl/misc/mm_sitofp_32ns_32_2_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST mm MODULE2INSTS {mm mm mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 grp_mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6_fu_198 mm_Pipeline_VITIS_LOOP_84_7 grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266} INST2MODULE {mm mm grp_mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6_fu_198 mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266 mm_Pipeline_VITIS_LOOP_84_7} INSTDATA {mm {DEPTH 1 CHILDREN {grp_mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6_fu_198 grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266}} grp_mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6_fu_198 {DEPTH 2 CHILDREN {}} grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266 {DEPTH 2 CHILDREN {}}} MODULEDATA {mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_661_p2 SOURCE gemm_no_taffoin2.c:65 VARIABLE add_ln65 LOOP VITIS_LOOP_65_5_VITIS_LOOP_66_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_1_fu_687_p2 SOURCE gemm_no_taffoin2.c:65 VARIABLE add_ln65_1 LOOP VITIS_LOOP_65_5_VITIS_LOOP_66_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mul_ln67_fu_715_p0 SOURCE gemm_no_taffoin2.c:67 VARIABLE add_ln67 LOOP VITIS_LOOP_65_5_VITIS_LOOP_66_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5s_5s_5_1_1_U4 SOURCE gemm_no_taffoin2.c:67 VARIABLE mul_ln67 LOOP VITIS_LOOP_65_5_VITIS_LOOP_66_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_726_p2 SOURCE gemm_no_taffoin2.c:66 VARIABLE add_ln66 LOOP VITIS_LOOP_65_5_VITIS_LOOP_66_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mm_Pipeline_VITIS_LOOP_84_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_fu_5056_p2 SOURCE gemm_no_taffoin2.c:84 VARIABLE add_ln84 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE gemm_no_taffoin2.c:93 VARIABLE add LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U39 SOURCE gemm_no_taffoin2.c:93 VARIABLE tmp LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE gemm_no_taffoin2.c:96 VARIABLE add1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U72 SOURCE gemm_no_taffoin2.c:97 VARIABLE sum_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_1_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_32 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_1_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_1_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_33 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_1_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_1_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_34 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_1_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_1_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_35 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_1_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_1_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_36 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_1_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_1_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_37 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_1_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_1_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_38 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_1_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_1_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_39 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_1_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_1_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_40 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_1_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_1_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_41 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_1_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_1_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_42 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_1_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_1_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_43 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_1_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_1_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_44 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_1_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_1_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_45 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_1_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_1_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_46 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_1_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_1_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_47 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_1_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_1_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_48 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_1_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_1_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_49 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_1_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_1_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_50 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_1_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_1_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_51 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_1_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_1_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_52 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_1_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_1_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_53 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_1_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_1_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_54 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_1_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_1_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_55 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_1_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_1_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_56 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_1_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_1_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_57 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_1_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_1_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_58 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_1_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_1_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_59 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_1_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_1_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_60 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_1_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_1_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_61 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_1_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_1_30 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U40 SOURCE gemm_no_taffoin2.c:93 VARIABLE tmp_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE gemm_no_taffoin2.c:96 VARIABLE add109_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U72 SOURCE gemm_no_taffoin2.c:97 VARIABLE sum_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_2_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_63 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_2_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_2_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_64 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_2_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_2_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_65 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_2_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_2_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_66 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_2_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_2_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_67 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_2_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_2_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_68 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_2_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U97 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_2_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_69 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_2_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U97 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_2_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_70 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_2_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_2_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_71 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_2_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_2_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_72 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_2_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_2_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_73 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_2_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_2_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_74 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_2_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_2_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_75 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_2_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_2_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_76 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_2_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_2_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_77 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_2_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_2_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_2_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_78 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_2_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_2_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_79 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_2_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_2_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_80 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_2_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_2_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_81 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_2_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_2_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_82 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_2_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_2_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_83 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_2_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_2_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_84 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_2_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_2_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_85 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_2_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_2_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_86 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_2_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_2_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_87 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_2_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_2_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_88 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_2_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_2_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_89 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_2_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_2_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_90 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_2_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_2_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_91 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_2_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_2_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U41 SOURCE gemm_no_taffoin2.c:93 VARIABLE tmp_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE gemm_no_taffoin2.c:96 VARIABLE add109_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U72 SOURCE gemm_no_taffoin2.c:97 VARIABLE sum_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U98 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_3_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U98 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_93 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_3_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U99 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_3_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U99 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_94 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_3_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U100 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_3_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U100 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_95 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_3_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U101 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_3_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U101 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_96 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_3_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U102 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_3_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U102 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_97 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_3_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U103 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_3_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_98 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_3_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U103 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_3_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_99 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_3_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_3_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_100 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_3_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_3_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_101 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_3_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_3_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_102 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_3_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_3_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_103 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_3_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_3_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_104 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_3_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_3_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_105 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_3_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_3_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_106 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_3_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_3_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_107 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_3_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_3_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_3_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_108 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_3_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_3_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_109 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_3_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_3_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_110 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_3_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_3_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_111 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_3_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_3_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_112 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_3_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_3_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_113 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_3_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_3_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_114 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_3_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_3_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_115 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_3_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_3_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_116 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_3_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_3_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_117 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_3_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_3_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_118 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_3_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_3_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_119 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_3_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_3_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_120 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_3_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_3_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_121 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_3_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_3_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U42 SOURCE gemm_no_taffoin2.c:93 VARIABLE tmp_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE gemm_no_taffoin2.c:96 VARIABLE add109_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U72 SOURCE gemm_no_taffoin2.c:97 VARIABLE sum_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U104 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_4_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U104 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_123 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_4_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U105 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_4_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U105 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_124 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_4_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U106 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_4_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U106 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_125 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_4_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U107 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_4_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U107 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_126 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_4_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U108 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_4_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_127 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_4_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U108 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_4_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_128 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_4_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_4_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_129 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_4_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_4_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_4_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_130 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_4_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_4_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_131 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_4_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_4_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_132 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_4_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_4_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_133 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_4_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_4_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_134 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_4_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_4_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_135 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_4_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_4_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_136 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_4_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_4_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_4_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_137 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_4_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_4_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_138 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_4_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_4_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_139 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_4_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_4_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_140 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_4_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_4_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_141 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_4_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_4_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_142 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_4_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_4_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_143 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_4_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_4_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_4_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_144 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_4_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_4_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_145 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_4_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_4_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_146 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_4_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_4_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_147 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_4_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_4_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_148 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_4_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_4_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_149 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_4_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_4_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_150 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U43 SOURCE gemm_no_taffoin2.c:93 VARIABLE tmp_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE gemm_no_taffoin2.c:96 VARIABLE add109_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U72 SOURCE gemm_no_taffoin2.c:97 VARIABLE sum_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U109 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_5_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U109 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_151 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_5_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U110 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_5_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U110 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_152 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_5_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U111 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_5_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U111 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_153 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_5_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U112 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_5_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U97 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_154 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_5_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U112 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_5_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U98 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_155 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_5_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U99 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_5_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_156 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_5_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U100 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_5_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_157 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_5_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_5_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_5_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_158 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_5_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_5_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_159 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_5_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_5_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_160 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_5_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_5_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_161 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_5_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_5_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_162 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_5_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_5_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_163 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_5_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_5_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_164 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_5_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_5_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_5_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_165 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_5_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_5_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_166 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_5_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_5_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_167 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_5_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_5_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_168 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_5_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_5_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_169 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_5_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_5_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_170 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_5_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_5_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_171 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_5_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_5_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_5_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_172 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_5_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_5_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_173 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_5_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_5_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_174 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_5_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_5_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_175 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_5_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_5_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_176 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_5_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_5_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_177 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_5_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_5_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U44 SOURCE gemm_no_taffoin2.c:93 VARIABLE tmp_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE gemm_no_taffoin2.c:96 VARIABLE add109_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U72 SOURCE gemm_no_taffoin2.c:97 VARIABLE sum_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U113 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_6_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U113 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_179 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_6_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U114 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_6_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U114 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_180 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_6_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U115 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_6_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U101 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_181 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_6_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U115 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_6_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U102 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_182 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_6_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U103 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_6_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_183 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_6_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U104 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_6_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_184 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_6_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_6_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_185 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_6_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_6_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_6_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_186 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_6_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_6_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_187 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_6_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_6_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_188 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_6_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_6_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_189 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_6_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_6_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_190 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_6_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_6_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_191 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_6_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_6_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_192 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_6_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_6_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_6_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_193 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_6_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_6_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_194 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_6_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_6_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_195 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_6_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_6_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_196 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_6_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_6_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_197 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_6_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_6_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_198 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_6_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_6_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_199 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_6_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_6_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_6_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_200 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_6_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_6_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_201 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_6_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_6_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_202 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_6_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_6_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_203 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_6_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_6_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_204 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_6_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_6_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_205 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_6_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_6_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U45 SOURCE gemm_no_taffoin2.c:93 VARIABLE tmp_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE gemm_no_taffoin2.c:95 VARIABLE mul96_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE gemm_no_taffoin2.c:96 VARIABLE add109_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U72 SOURCE gemm_no_taffoin2.c:97 VARIABLE sum_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U116 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_7_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U116 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_207 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_7_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U117 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_7_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U105 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_208 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_7_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U106 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_7_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_209 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_7_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U107 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_7_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U97 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_210 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_7_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U108 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_7_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U98 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_211 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_7_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U99 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_7_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_212 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_7_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U100 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_7_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U97 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_213 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_7_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_7_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U98 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_7_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U97 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_214 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_7_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U98 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_7_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_215 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_7_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_7_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_216 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_7_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_7_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_217 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_7_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_7_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_218 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_7_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_7_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_219 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_7_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_7_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_220 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_7_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_7_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_7_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_221 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_7_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_7_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_222 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_7_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_7_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_223 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_7_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_7_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_224 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_7_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_7_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_225 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_7_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_7_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_226 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_7_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_7_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_227 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_7_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_7_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_7_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_228 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_7_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_7_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_229 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_7_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_7_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_230 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_7_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_7_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_231 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_7_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_7_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_232 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_7_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_7_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_233 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_7_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_7_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U46 SOURCE gemm_no_taffoin2.c:93 VARIABLE tmp_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE gemm_no_taffoin2.c:96 VARIABLE add109_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U72 SOURCE gemm_no_taffoin2.c:97 VARIABLE sum_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U117 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_8_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U109 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_235 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_8_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U110 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_8_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U101 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_236 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_8_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U111 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_8_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U102 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_237 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_8_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_8_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U103 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_8_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U99 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_238 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_8_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U104 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_8_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U100 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_239 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_8_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U101 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_8_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U99 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_240 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_8_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_8_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U100 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_8_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_241 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_8_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_8_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_242 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_8_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_8_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_243 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_8_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_8_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_8_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_244 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_8_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_8_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_245 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_8_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_8_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_246 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_8_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_8_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_8_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_247 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_8_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_8_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_248 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_8_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_8_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_249 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_8_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_8_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_8_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_250 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_8_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_8_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_251 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_8_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_8_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_252 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_8_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_8_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_8_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_253 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_8_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_8_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_254 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_8_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_8_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_255 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_8_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_8_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_8_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_256 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_8_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_8_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_257 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_8_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_8_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_258 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U47 SOURCE gemm_no_taffoin2.c:93 VARIABLE tmp_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE gemm_no_taffoin2.c:95 VARIABLE mul96_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE gemm_no_taffoin2.c:96 VARIABLE add109_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U72 SOURCE gemm_no_taffoin2.c:97 VARIABLE sum_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U112 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_9_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U105 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_259 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_9_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U113 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_9_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U106 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_260 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_9_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U114 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_9_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U107 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_261 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_9_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_9_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U108 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_9_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U102 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_262 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_9_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U103 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_9_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U101 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_263 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_9_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U104 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_9_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U102 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_264 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_9_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_9_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U97 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_9_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U97 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_265 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_9_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U98 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_9_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U98 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_266 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_9_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U99 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_9_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_267 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_9_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_9_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_9_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_268 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_9_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U97 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_9_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_269 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_9_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U97 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_9_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_270 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_9_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_9_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_9_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_271 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_9_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_9_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_272 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_9_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U97 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_9_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_273 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_9_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_9_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_9_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_274 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_9_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_9_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_275 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_9_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_9_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_276 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_9_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_9_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_9_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_277 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_9_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_9_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_278 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_9_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_9_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_279 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_9_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_9_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_9_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_280 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_9_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_9_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_281 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_9_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_9_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U49 SOURCE gemm_no_taffoin2.c:93 VARIABLE tmp_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U48 SOURCE gemm_no_taffoin2.c:96 VARIABLE add109_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U72 SOURCE gemm_no_taffoin2.c:97 VARIABLE sum_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U115 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_10_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U109 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_283 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U49 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_10_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U116 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_10_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U110 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_284 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U49 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_10_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U111 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_10_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U105 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_285 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U49 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_10_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U49 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_10_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U106 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_10_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U103 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_286 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U49 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_10_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U107 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_10_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U104 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_287 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U49 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_10_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U105 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_10_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U99 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_288 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U49 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_10_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U49 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_10_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U100 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_10_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U100 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_289 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U49 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_10_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U101 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_10_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_290 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U49 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_10_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U97 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_10_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U98 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_291 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U49 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_10_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U49 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_10_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U99 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_10_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U98 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_292 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U49 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_10_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U99 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_10_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_293 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U49 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_10_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_10_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_294 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U49 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_10_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U49 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_10_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_10_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_295 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U49 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_10_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U98 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_10_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_296 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U49 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_10_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_10_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_297 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U49 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_10_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U49 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_10_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_10_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_298 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U49 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_10_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_10_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_299 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U49 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_10_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_10_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_300 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U49 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_10_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U49 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_10_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_10_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_301 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U49 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_10_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_10_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_302 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U49 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_10_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_10_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_303 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U49 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_10_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U49 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_10_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_10_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_304 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U49 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_10_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_10_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_305 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U49 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_10_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_10_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U50 SOURCE gemm_no_taffoin2.c:93 VARIABLE tmp_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U49 SOURCE gemm_no_taffoin2.c:96 VARIABLE add109_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U72 SOURCE gemm_no_taffoin2.c:97 VARIABLE sum_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U117 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_11_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U112 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_307 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U50 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_11_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U113 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_11_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U108 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_308 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U50 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_11_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U114 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_11_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U109 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_309 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U50 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_11_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U50 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_11_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U110 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_11_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U106 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_310 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U50 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_11_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U107 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_11_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U101 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_311 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U50 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_11_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U102 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_11_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U102 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_312 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U50 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_11_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U50 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_11_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U103 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_11_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U98 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_313 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U50 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_11_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U99 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_11_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U100 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_314 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U50 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_11_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U100 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_11_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U101 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_315 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U50 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_11_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U50 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_11_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U100 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_11_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_316 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U50 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_11_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U97 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_11_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_317 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U50 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_11_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U98 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_11_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U99 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_318 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U50 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_11_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U50 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_11_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U100 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_11_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_319 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U50 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_11_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_11_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_320 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U50 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_11_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_11_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_321 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U50 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_11_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U50 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_11_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_11_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_322 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U50 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_11_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_11_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_323 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U50 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_11_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_11_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_324 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U50 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_11_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U50 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_11_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_11_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_325 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U50 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_11_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_11_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_326 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U50 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_11_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_11_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_327 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U50 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_11_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U50 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_11_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_11_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_328 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U50 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_11_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_11_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_329 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U50 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_11_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_11_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_330 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U51 SOURCE gemm_no_taffoin2.c:93 VARIABLE tmp_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE gemm_no_taffoin2.c:95 VARIABLE mul96_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U50 SOURCE gemm_no_taffoin2.c:96 VARIABLE add109_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U72 SOURCE gemm_no_taffoin2.c:97 VARIABLE sum_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U115 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_12_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U111 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_331 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U51 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_12_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U116 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_12_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U112 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_332 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U51 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_12_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U113 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_12_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U108 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_333 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U51 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_12_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U51 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_12_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U109 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_12_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U103 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_334 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U51 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_12_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U104 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_12_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U104 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_335 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U51 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_12_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U105 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_12_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U105 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_336 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U51 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_12_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U51 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_12_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U101 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_12_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U102 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_337 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U51 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_12_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U102 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_12_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U103 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_338 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U51 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_12_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U104 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_12_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U101 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_339 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U51 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_12_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U51 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_12_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U99 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_12_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U97 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_340 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U51 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_12_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U100 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_12_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U101 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_341 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U51 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_12_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U98 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_12_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_342 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U51 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_12_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U51 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_12_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_12_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_343 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U51 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_12_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_12_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U97 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_344 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U51 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_12_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U98 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_12_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_345 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U51 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_12_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U51 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_12_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_12_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_346 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U51 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_12_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_12_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_347 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U51 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_12_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_12_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_348 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U51 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_12_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U51 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_12_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_12_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_349 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U51 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_12_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_12_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_350 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U51 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_12_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_12_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_351 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U51 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_12_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U51 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_12_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_12_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_352 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U51 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_12_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_12_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_353 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U52 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_12_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_12_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U51 SOURCE gemm_no_taffoin2.c:93 VARIABLE tmp_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U51 SOURCE gemm_no_taffoin2.c:96 VARIABLE add109_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U72 SOURCE gemm_no_taffoin2.c:97 VARIABLE sum_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U117 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_13_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U114 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_355 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U52 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_13_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U115 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_13_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U110 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_356 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U52 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_13_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U116 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_13_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U111 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_357 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U52 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_13_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U52 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_13_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U106 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_13_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U106 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_358 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U52 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_13_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U107 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_13_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U107 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_359 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U52 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_13_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U108 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_13_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U103 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_360 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U52 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_13_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U52 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_13_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U104 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_13_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U105 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_361 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U52 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_13_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U106 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_13_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U102 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_362 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U52 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_13_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U103 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_13_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U101 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_363 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U52 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_13_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U52 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_13_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U102 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_13_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U102 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_364 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U52 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_13_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U99 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_13_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U97 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_365 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U52 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_13_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U103 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_13_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U98 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_366 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U52 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_13_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U52 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_13_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_13_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U99 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_367 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U52 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_13_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U100 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_13_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U97 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_368 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U52 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_13_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U98 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_13_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U97 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_369 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U52 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_13_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U52 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_13_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_13_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_370 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U52 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_13_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_13_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_371 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U52 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_13_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_13_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_372 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U52 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_13_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U52 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_13_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_13_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_373 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U52 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_13_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_13_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_374 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U52 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_13_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_13_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_375 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U52 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_13_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U52 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_13_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_13_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_376 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U52 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_13_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_13_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_377 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U53 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_13_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_13_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_378 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U52 SOURCE gemm_no_taffoin2.c:93 VARIABLE tmp_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE gemm_no_taffoin2.c:95 VARIABLE mul96_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U52 SOURCE gemm_no_taffoin2.c:96 VARIABLE add109_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U72 SOURCE gemm_no_taffoin2.c:97 VARIABLE sum_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U117 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_14_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U112 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_379 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U53 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_14_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U113 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_14_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U108 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_380 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U53 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_14_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U114 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_14_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U109 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_381 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U53 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_14_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U53 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_14_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U110 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_14_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U109 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_382 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U53 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_14_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U110 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_14_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U105 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_383 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U53 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_14_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U106 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_14_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U107 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_384 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U53 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_14_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U53 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_14_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U108 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_14_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U104 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_385 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U53 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_14_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U105 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_14_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U103 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_386 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U53 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_14_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U104 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_14_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U100 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_387 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U53 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_14_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U53 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_14_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U101 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_14_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U99 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_388 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U53 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_14_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U104 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_14_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U100 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_389 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U53 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_14_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U101 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_14_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_390 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U53 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_14_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U53 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_14_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U101 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_14_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U99 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_391 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U53 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_14_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U100 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_14_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U98 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_392 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U53 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_14_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U99 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_14_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_393 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U53 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_14_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U53 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_14_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_14_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_394 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U53 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_14_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_14_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_395 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U53 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_14_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_14_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_396 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U53 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_14_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U53 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_14_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_14_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_397 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U53 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_14_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_14_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_398 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U53 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_14_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_14_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_399 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U53 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_14_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U53 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_14_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_14_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_400 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U54 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_14_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_14_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_401 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U53 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_14_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_14_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U53 SOURCE gemm_no_taffoin2.c:93 VARIABLE tmp_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE gemm_no_taffoin2.c:95 VARIABLE mul96_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U53 SOURCE gemm_no_taffoin2.c:96 VARIABLE add109_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U72 SOURCE gemm_no_taffoin2.c:97 VARIABLE sum_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U115 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_15_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U111 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_403 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U54 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_15_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U116 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_15_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U112 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_404 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U54 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_15_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U113 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_15_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U111 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_405 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U54 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_15_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U54 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_15_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U112 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_15_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U107 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_406 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U54 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_15_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U108 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_15_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U109 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_407 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U54 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_15_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U109 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_15_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U110 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_408 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U54 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_15_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U54 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_15_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U106 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_15_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U105 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_409 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U54 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_15_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U106 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_15_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U102 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_410 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U54 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_15_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U107 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_15_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U105 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_411 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U54 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_15_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U54 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_15_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U106 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_15_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U102 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_412 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U54 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_15_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U103 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_15_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U97 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_413 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U54 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_15_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U98 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_15_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U102 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_414 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U54 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_15_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U54 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_15_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U101 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_15_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U100 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_415 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U54 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_15_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U101 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_15_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_416 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U54 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_15_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U97 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_15_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_417 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U54 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_15_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U54 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_15_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U97 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_15_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_418 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U54 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_15_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_15_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_419 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U54 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_15_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_15_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_420 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U54 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_15_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U54 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_15_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_15_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_421 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U54 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_15_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_15_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_422 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U54 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_15_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_15_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_423 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U54 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_15_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U55 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_15_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_15_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_424 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U54 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_15_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_15_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U54 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_15_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_15_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_426 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U54 SOURCE gemm_no_taffoin2.c:93 VARIABLE tmp_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE gemm_no_taffoin2.c:95 VARIABLE mul96_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U54 SOURCE gemm_no_taffoin2.c:96 VARIABLE add109_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U72 SOURCE gemm_no_taffoin2.c:97 VARIABLE sum_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U117 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_16_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U114 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_427 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U55 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_16_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U55 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_16_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U115 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_16_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U113 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_428 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U55 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_16_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U55 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_16_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U110 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_16_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U111 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_429 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U55 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_16_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U55 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_16_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U112 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_16_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U107 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_430 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U55 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_16_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U55 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_16_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U108 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_16_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U103 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_431 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U55 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_16_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U55 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_16_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U104 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_16_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U104 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_432 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U55 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_16_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U55 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_16_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U105 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_16_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U99 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_433 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U55 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_16_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U55 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_16_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U103 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_16_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U102 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_434 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U55 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_16_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U55 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_16_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U102 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_16_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U98 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_435 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U55 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_16_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U55 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_16_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U99 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_16_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U97 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_436 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U55 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_16_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U55 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_16_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U98 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_16_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_437 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U55 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_16_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U55 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_16_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U97 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_16_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_438 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U55 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_16_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U55 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_16_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_16_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_439 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U55 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_16_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U55 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_16_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_16_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_440 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U55 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_16_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U56 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_16_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_16_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_441 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U55 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_16_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U55 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_16_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_16_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_442 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U55 SOURCE gemm_no_taffoin2.c:93 VARIABLE tmp_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE gemm_no_taffoin2.c:95 VARIABLE mul96_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U55 SOURCE gemm_no_taffoin2.c:96 VARIABLE add109_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U72 SOURCE gemm_no_taffoin2.c:97 VARIABLE sum_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U116 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_17_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U114 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_443 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U56 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_17_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U56 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_17_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U115 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_17_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U111 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_444 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U56 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_17_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U56 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_17_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U112 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_17_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U108 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_445 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U56 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_17_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U56 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_17_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U109 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_17_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U109 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_446 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U56 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_17_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U56 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_17_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U110 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_17_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U107 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_447 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U56 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_17_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U56 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_17_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U108 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_17_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U106 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_448 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U56 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_17_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U56 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_17_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U100 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_17_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U104 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_449 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U56 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_17_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U56 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_17_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U103 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_17_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U103 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_450 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U56 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_17_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U56 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_17_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U100 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_17_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U98 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_451 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U56 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_17_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U56 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_17_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U99 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_17_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U99 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_452 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U56 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_17_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U56 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_17_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U98 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_17_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_453 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U56 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_17_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U56 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_17_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_17_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_454 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U56 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_17_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U56 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_17_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_17_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_455 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U56 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_17_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U56 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_17_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_17_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_456 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U57 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_17_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U56 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_17_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_17_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_457 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U56 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_17_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U56 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_17_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_17_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U56 SOURCE gemm_no_taffoin2.c:93 VARIABLE tmp_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U56 SOURCE gemm_no_taffoin2.c:96 VARIABLE add109_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U72 SOURCE gemm_no_taffoin2.c:97 VARIABLE sum_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U117 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_18_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U116 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_459 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U57 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_18_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U57 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_18_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U113 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_18_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U113 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_460 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U57 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_18_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U57 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_18_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U114 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_18_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U110 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_461 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U57 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_18_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U57 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_18_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U111 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_18_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U105 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_462 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U57 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_18_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U57 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_18_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U106 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_18_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U107 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_463 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U57 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_18_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U57 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_18_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U108 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_18_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U101 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_464 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U57 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_18_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U57 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_18_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U105 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_18_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U104 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_465 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U57 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_18_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U57 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_18_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U104 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_18_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U101 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_466 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U57 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_18_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U57 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_18_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U102 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_18_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U100 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_467 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U57 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_18_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U57 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_18_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U101 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_18_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U99 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_468 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U57 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_18_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U57 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_18_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U100 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_18_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U97 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_469 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U57 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_18_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U57 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_18_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_18_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_470 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U57 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_18_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U57 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_18_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_18_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_471 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U57 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_18_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U57 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_18_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_18_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_472 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U58 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_18_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U57 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_18_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_18_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_473 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U57 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_18_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U57 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_18_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_18_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_474 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U57 SOURCE gemm_no_taffoin2.c:93 VARIABLE tmp_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE gemm_no_taffoin2.c:95 VARIABLE mul96_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U57 SOURCE gemm_no_taffoin2.c:96 VARIABLE add109_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U72 SOURCE gemm_no_taffoin2.c:97 VARIABLE sum_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U117 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_19_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U114 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_475 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U58 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_19_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U58 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_19_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U115 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_19_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U111 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_476 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U58 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_19_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U58 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_19_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U112 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_19_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U112 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_477 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U58 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_19_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U58 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_19_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U107 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_19_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U109 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_478 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U58 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_19_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U58 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_19_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U110 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_19_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U102 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_479 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U58 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_19_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U58 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_19_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U103 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_19_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U106 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_480 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U58 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_19_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U58 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_19_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U105 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_19_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U105 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_481 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U58 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_19_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U58 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_19_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U103 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_19_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U100 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_482 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U58 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_19_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U58 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_19_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U101 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_19_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U102 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_483 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U58 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_19_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U58 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_19_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U101 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_19_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U98 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_484 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U58 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_19_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U58 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_19_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U99 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_19_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_485 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U58 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_19_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U58 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_19_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_19_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_486 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U58 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_19_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U58 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_19_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U97 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_19_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_487 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U58 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_19_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U59 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_19_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_19_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_488 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U58 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_19_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U58 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_19_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_19_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_489 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U58 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_19_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U58 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_19_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_19_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U58 SOURCE gemm_no_taffoin2.c:93 VARIABLE tmp_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE gemm_no_taffoin2.c:95 VARIABLE mul96_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U58 SOURCE gemm_no_taffoin2.c:96 VARIABLE add109_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U72 SOURCE gemm_no_taffoin2.c:97 VARIABLE sum_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U116 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_20_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U115 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_491 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U59 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_20_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U59 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_20_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U116 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_20_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U113 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_492 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U59 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_20_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U59 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_20_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U113 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_20_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U108 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_493 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U59 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_20_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U59 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_20_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U109 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_20_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U109 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_494 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U59 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_20_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U59 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_20_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U110 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_20_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U104 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_495 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U59 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_20_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U59 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_20_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U107 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_20_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U106 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_496 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U59 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_20_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U59 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_20_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U106 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_20_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U104 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_497 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U59 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_20_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U59 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_20_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U105 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_20_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U103 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_498 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U59 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_20_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U59 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_20_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U104 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_20_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U102 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_499 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U59 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_20_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U59 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_20_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U103 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_20_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U100 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_500 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U59 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_20_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U59 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_20_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_20_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U98 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_501 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U59 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_20_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U59 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_20_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U99 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_20_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_502 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U59 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_20_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U59 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_20_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_20_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_503 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U60 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_20_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U59 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_20_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_20_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_504 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U59 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_20_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U59 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_20_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_20_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_505 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U59 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_20_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U59 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_20_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_20_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U59 SOURCE gemm_no_taffoin2.c:93 VARIABLE tmp_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE gemm_no_taffoin2.c:95 VARIABLE mul96_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U59 SOURCE gemm_no_taffoin2.c:96 VARIABLE add109_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U72 SOURCE gemm_no_taffoin2.c:97 VARIABLE sum_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U117 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_21_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U114 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_507 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U60 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_21_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U60 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_21_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U115 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_21_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U114 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_508 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U60 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_21_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U60 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_21_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U110 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_21_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U111 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_509 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U60 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_21_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U60 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_21_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U112 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_21_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U105 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_510 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U60 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_21_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U60 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_21_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U106 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_21_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U108 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_511 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U60 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_21_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U60 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_21_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U107 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_21_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U107 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_512 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U60 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_21_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U60 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_21_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U106 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_21_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U102 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_513 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U60 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_21_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U60 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_21_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U103 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_21_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U105 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_514 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U60 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_21_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U60 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_21_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U104 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_21_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U101 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_515 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U60 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_21_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U60 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_21_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U102 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_21_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_516 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U60 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_21_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U60 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_21_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U97 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_21_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U100 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_517 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U60 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_21_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U60 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_21_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U101 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_21_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_518 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U60 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_21_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U61 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_21_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U97 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_21_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_519 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U60 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_21_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U60 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_21_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_21_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_520 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U60 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_21_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U60 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_21_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_21_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_521 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U60 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_21_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U60 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_21_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_21_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_522 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U60 SOURCE gemm_no_taffoin2.c:93 VARIABLE tmp_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE gemm_no_taffoin2.c:95 VARIABLE mul96_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U60 SOURCE gemm_no_taffoin2.c:96 VARIABLE add109_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U72 SOURCE gemm_no_taffoin2.c:97 VARIABLE sum_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U117 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_22_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U116 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_523 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U61 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_22_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U61 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_22_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U115 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_22_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U111 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_524 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U61 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_22_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U61 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_22_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U112 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_22_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U111 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_525 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U61 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_22_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U61 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_22_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U112 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_22_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U107 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_526 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U61 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_22_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U61 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_22_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U109 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_22_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U108 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_527 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U61 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_22_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U61 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_22_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U108 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_22_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U107 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_528 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U61 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_22_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U61 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_22_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U108 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_22_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U106 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_529 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U61 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_22_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U61 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_22_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U107 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_22_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U105 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_530 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U61 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_22_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U61 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_22_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U103 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_22_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U98 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_531 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U61 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_22_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U61 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_22_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U99 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_22_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U102 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_532 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U61 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_22_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U61 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_22_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U103 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_22_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U98 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_533 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U61 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_22_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U61 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_22_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U99 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_22_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_534 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U61 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_22_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U62 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_22_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_22_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_535 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U61 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_22_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U61 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_22_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_22_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_536 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U61 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_22_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U61 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_22_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_22_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_537 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U61 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_22_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U61 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_22_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_22_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U61 SOURCE gemm_no_taffoin2.c:93 VARIABLE tmp_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE gemm_no_taffoin2.c:95 VARIABLE mul96_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U61 SOURCE gemm_no_taffoin2.c:96 VARIABLE add109_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U72 SOURCE gemm_no_taffoin2.c:97 VARIABLE sum_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U117 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_23_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U116 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_539 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U62 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_23_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U62 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_23_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U113 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_23_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U113 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_540 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U62 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_23_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U62 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_23_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U114 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_23_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U108 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_541 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U62 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_23_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U62 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_23_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U109 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_23_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U110 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_542 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U62 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_23_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U62 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_23_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U109 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_23_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U109 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_543 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U62 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_23_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U62 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_23_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U109 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_23_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U104 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_544 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U62 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_23_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U62 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_23_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U105 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_23_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U108 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_545 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U62 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_23_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U62 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_23_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U106 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_23_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U104 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_546 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U62 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_23_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U62 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_23_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U105 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_23_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U100 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_547 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U62 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_23_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U62 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_23_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U101 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_23_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U104 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_548 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U62 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_23_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U62 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_23_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U105 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_23_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U100 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_549 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U62 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_23_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U62 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_23_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U101 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_23_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_550 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U63 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_23_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U62 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_23_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_23_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_551 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U62 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_23_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U62 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_23_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_23_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_552 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U62 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_23_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U62 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_23_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_23_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_553 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U62 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_23_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U62 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_23_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_23_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U62 SOURCE gemm_no_taffoin2.c:93 VARIABLE tmp_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE gemm_no_taffoin2.c:95 VARIABLE mul96_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U62 SOURCE gemm_no_taffoin2.c:96 VARIABLE add109_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U72 SOURCE gemm_no_taffoin2.c:97 VARIABLE sum_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U117 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_24_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U114 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_555 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U63 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_24_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U63 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_24_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U115 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_24_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U113 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_556 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U63 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_24_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U63 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_24_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U114 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_24_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U110 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_557 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U63 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_24_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U63 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_24_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U111 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_24_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U110 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_558 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U63 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_24_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U63 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_24_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U110 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_24_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U110 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_559 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U63 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_24_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U63 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_24_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U106 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_24_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U109 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_560 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U63 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_24_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U63 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_24_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U110 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_24_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U107 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_561 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U63 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_24_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U63 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_24_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U106 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_24_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U102 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_562 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U63 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_24_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U63 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_24_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U103 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_24_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U106 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_563 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U63 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_24_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U63 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_24_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U107 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_24_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U102 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_564 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U63 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_24_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U63 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_24_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U103 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_24_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U97 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_565 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U63 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_24_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U64 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_24_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U98 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_24_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_566 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U63 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_24_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U63 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_24_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U99 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_24_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_567 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U63 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_24_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U63 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_24_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_24_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_568 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U63 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_24_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U63 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_24_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_24_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_569 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U63 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_24_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U63 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_24_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_24_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_570 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U63 SOURCE gemm_no_taffoin2.c:93 VARIABLE tmp_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE gemm_no_taffoin2.c:95 VARIABLE mul96_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U63 SOURCE gemm_no_taffoin2.c:96 VARIABLE add109_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U72 SOURCE gemm_no_taffoin2.c:97 VARIABLE sum_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U116 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_25_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U115 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_571 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U64 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_25_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U64 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_25_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U116 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_25_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U111 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_572 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U64 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_25_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U64 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_25_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U112 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_25_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U112 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_573 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U64 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_25_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U64 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_25_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U111 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_25_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U111 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_574 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U64 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_25_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U64 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_25_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U111 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_25_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U107 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_575 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U64 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_25_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U64 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_25_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U108 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_25_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U111 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_576 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U64 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_25_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U64 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_25_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U108 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_25_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U107 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_577 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U64 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_25_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U64 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_25_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U108 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_25_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U104 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_578 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U64 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_25_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U64 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_25_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U105 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_25_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U108 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_579 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U64 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_25_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U64 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_25_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U104 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_25_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U100 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_580 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U64 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_25_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U64 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_25_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U105 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_25_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U101 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_581 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U65 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_25_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U64 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_25_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U102 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_25_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U97 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_582 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U64 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_25_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U64 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_25_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U98 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_25_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_583 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U64 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_25_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U64 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_25_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U99 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_25_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_584 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U64 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_25_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U64 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_25_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_25_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_585 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U64 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_25_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U64 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_25_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_25_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_586 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U64 SOURCE gemm_no_taffoin2.c:93 VARIABLE tmp_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE gemm_no_taffoin2.c:95 VARIABLE mul96_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U64 SOURCE gemm_no_taffoin2.c:96 VARIABLE add109_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U72 SOURCE gemm_no_taffoin2.c:97 VARIABLE sum_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U117 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_26_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U115 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_587 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U65 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_26_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U65 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_26_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U116 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_26_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U113 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_588 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U65 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_26_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U65 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_26_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U113 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_26_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U112 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_589 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U65 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_26_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U65 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_26_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U112 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_26_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U112 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_590 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U65 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_26_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U65 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_26_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U109 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_26_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U112 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_591 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U65 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_26_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U65 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_26_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U113 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_26_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U109 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_592 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U65 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_26_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U65 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_26_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U109 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_26_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U106 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_593 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U65 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_26_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U65 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_26_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U107 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_26_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U109 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_594 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U65 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_26_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U65 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_26_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U110 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_26_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U106 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_595 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U65 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_26_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U65 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_26_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U107 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_26_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U103 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_596 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U65 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_26_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U66 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_26_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U104 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_26_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U100 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_597 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U65 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_26_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U65 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_26_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U101 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_26_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_598 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U65 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_26_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U65 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_26_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U102 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_26_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_599 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U65 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_26_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U65 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_26_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_26_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_600 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U65 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_26_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U65 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_26_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_26_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_601 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U65 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_26_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U65 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_26_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U97 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_26_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_602 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U65 SOURCE gemm_no_taffoin2.c:93 VARIABLE tmp_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE gemm_no_taffoin2.c:95 VARIABLE mul96_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U65 SOURCE gemm_no_taffoin2.c:96 VARIABLE add109_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U72 SOURCE gemm_no_taffoin2.c:97 VARIABLE sum_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U117 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_27_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U114 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_603 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U66 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_27_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U66 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_27_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U115 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_27_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U114 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_604 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U66 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_27_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U66 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_27_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U113 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_27_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U113 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_605 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U66 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_27_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U66 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_27_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U113 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_27_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U110 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_606 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U66 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_27_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U66 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_27_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U111 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_27_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U110 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_607 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U66 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_27_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U66 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_27_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U111 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_27_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U110 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_608 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U66 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_27_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U66 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_27_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U111 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_27_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U108 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_609 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U66 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_27_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U66 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_27_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U109 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_27_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U111 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_610 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U66 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_27_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U66 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_27_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U108 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_27_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U105 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_611 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U66 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_27_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U66 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_27_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U109 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_27_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U106 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_612 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U67 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_27_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U66 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_27_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U107 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_27_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U103 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_613 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U66 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_27_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U66 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_27_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U104 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_27_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U98 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_614 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U66 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_27_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U66 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_27_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U105 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_27_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U99 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_615 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U66 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_27_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U66 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_27_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U100 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_27_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U84 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_616 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U66 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_27_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U66 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_27_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U101 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_27_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U85 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_617 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U66 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_27_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U66 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_27_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U86 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_27_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U66 SOURCE gemm_no_taffoin2.c:93 VARIABLE tmp_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U87 SOURCE gemm_no_taffoin2.c:95 VARIABLE mul96_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U66 SOURCE gemm_no_taffoin2.c:96 VARIABLE add109_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U72 SOURCE gemm_no_taffoin2.c:97 VARIABLE sum_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U117 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_28_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U116 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_619 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U67 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_28_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U67 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_28_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U115 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_28_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U114 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_620 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U67 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_28_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U67 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_28_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U114 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_28_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U114 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_621 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U67 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_28_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U67 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_28_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U112 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_28_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U114 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_622 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U67 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_28_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U67 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_28_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U115 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_28_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U112 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_623 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U67 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_28_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U67 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_28_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U112 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_28_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U110 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_624 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U67 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_28_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U67 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_28_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U111 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_28_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U112 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_625 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U67 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_28_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U67 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_28_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U113 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_28_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U110 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_626 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U67 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_28_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U67 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_28_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U111 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_28_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U108 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_627 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U67 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_28_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U67 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_28_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U109 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_28_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U106 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_628 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U68 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_28_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U67 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_28_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U107 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_28_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U102 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_629 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U67 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_28_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U67 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_28_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U108 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_28_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U103 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_630 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U67 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_28_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U67 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_28_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U104 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_28_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U88 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_631 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U67 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_28_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U67 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_28_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U105 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_28_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U89 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_632 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U67 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_28_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U67 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_28_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U90 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_28_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U67 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_28_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U67 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_28_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U91 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_28_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U75 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_634 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U67 SOURCE gemm_no_taffoin2.c:93 VARIABLE tmp_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U92 SOURCE gemm_no_taffoin2.c:95 VARIABLE mul96_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U67 SOURCE gemm_no_taffoin2.c:96 VARIABLE add109_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U72 SOURCE gemm_no_taffoin2.c:97 VARIABLE sum_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U117 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_29_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U116 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_635 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U68 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_29_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U68 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_29_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U115 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_29_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U115 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_636 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U68 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_29_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U68 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_29_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U115 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_29_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U113 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_637 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U68 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_29_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U68 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_29_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U114 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_29_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U113 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_638 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U68 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_29_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U68 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_29_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U114 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_29_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U113 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_639 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U68 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_29_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U68 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_29_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U114 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_29_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U112 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_640 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U68 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_29_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U68 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_29_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U113 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_29_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U114 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_641 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U68 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_29_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U68 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_29_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U112 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_29_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U110 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_642 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U68 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_29_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U68 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_29_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U113 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_29_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U111 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_643 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U68 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_29_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U69 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_29_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U112 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_29_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U109 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_644 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U68 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_29_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U68 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_29_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U110 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_29_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U106 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_645 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U68 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_29_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U68 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_29_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U111 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_29_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U107 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_646 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U68 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_29_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U68 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_29_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U108 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_29_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U93 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_647 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U68 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_29_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U68 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_29_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U109 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_29_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U94 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_648 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U68 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_29_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U68 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_29_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U95 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_29_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U76 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_649 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U68 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_29_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U68 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_29_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U96 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_29_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U77 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_650 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U68 SOURCE gemm_no_taffoin2.c:93 VARIABLE tmp_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U97 SOURCE gemm_no_taffoin2.c:95 VARIABLE mul96_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U68 SOURCE gemm_no_taffoin2.c:96 VARIABLE add109_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U72 SOURCE gemm_no_taffoin2.c:97 VARIABLE sum_30 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U117 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_30_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U116 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_651 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U69 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_30_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U69 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_30_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U116 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_30_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U116 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_652 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U69 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_30_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U69 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_30_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U115 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_30_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U116 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_653 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U69 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_30_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U69 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_30_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U117 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_30_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U115 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_654 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U69 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_30_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U69 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_30_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U115 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_30_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U114 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_655 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U69 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_30_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U69 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_30_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U115 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_30_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U115 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_656 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U69 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_30_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U69 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_30_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U116 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_30_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U114 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_657 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U69 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_30_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U69 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_30_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U115 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_30_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U113 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_658 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U69 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_30_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U69 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_30_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U114 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_30_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U112 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_659 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U70 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_30_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U69 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_30_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U113 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_30_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U110 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_660 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U69 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_30_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U69 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_30_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U114 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_30_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U111 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_661 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U69 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_30_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U69 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_30_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U112 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_30_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U98 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_662 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U69 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_30_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U69 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_30_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U113 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_30_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U99 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_663 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U69 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_30_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U69 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_30_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U100 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_30_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U78 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_664 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U69 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_30_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U69 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_30_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U101 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_30_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U79 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_665 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U69 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_30_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U69 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_30_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U102 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_30_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U80 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_666 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U69 SOURCE gemm_no_taffoin2.c:93 VARIABLE tmp_30 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U103 SOURCE gemm_no_taffoin2.c:95 VARIABLE mul96_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U69 SOURCE gemm_no_taffoin2.c:96 VARIABLE add109_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U72 SOURCE gemm_no_taffoin2.c:97 VARIABLE sum_31 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U117 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_31_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U117 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_667 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U70 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_31_1 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U70 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_31_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U117 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_31_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U116 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_668 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U70 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_31_3 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U70 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_31_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U117 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_31_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U116 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_669 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U70 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_31_5 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U70 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_31_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U117 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_31_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U116 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_670 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U70 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_31_7 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U70 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_31_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U117 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_31_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U116 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_671 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U70 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_31_9 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U70 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_31_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U117 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_31_s LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U117 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_672 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U70 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_31_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U70 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_31_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U116 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_31_2 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U115 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_673 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U70 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_31_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U70 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_31_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U117 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_31_4 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U116 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_674 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U70 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_31_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U71 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_31_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U117 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_31_6 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U115 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_675 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U70 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_31_16 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U70 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_31_17 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U116 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_31_8 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U114 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_676 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U70 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_31_18 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U70 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_31_19 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U117 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_31_10 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U115 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_677 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U70 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_31_20 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U70 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_31_21 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U116 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_31_11 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U104 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_678 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U70 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_31_22 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U70 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_31_23 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U117 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_31_12 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U105 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_679 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U70 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_31_24 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U70 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_31_25 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U106 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_31_13 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U81 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_680 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U70 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_31_26 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U70 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_31_27 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U107 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_31_14 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U82 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_681 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U70 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_31_28 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U70 SOURCE gemm_no_taffoin2.c:93 VARIABLE add84_31_29 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U108 SOURCE gemm_no_taffoin2.c:92 VARIABLE mul78_31_15 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U83 SOURCE gemm_no_taffoin2.c:92 VARIABLE z_682 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U70 SOURCE gemm_no_taffoin2.c:93 VARIABLE tmp_31 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U109 SOURCE gemm_no_taffoin2.c:95 VARIABLE mul96_30 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_full_dsp_1_U70 SOURCE gemm_no_taffoin2.c:96 VARIABLE add109_30 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 1 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_2_no_dsp_1_U72 SOURCE gemm_no_taffoin2.c:97 VARIABLE sum_32 LOOP VITIS_LOOP_84_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME A_0_U SOURCE {} VARIABLE A_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME A_1_U SOURCE {} VARIABLE A_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME A_2_U SOURCE {} VARIABLE A_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME A_3_U SOURCE {} VARIABLE A_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME A_4_U SOURCE {} VARIABLE A_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME A_5_U SOURCE {} VARIABLE A_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME A_6_U SOURCE {} VARIABLE A_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME A_7_U SOURCE {} VARIABLE A_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME A_8_U SOURCE {} VARIABLE A_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME A_9_U SOURCE {} VARIABLE A_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME A_10_U SOURCE {} VARIABLE A_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME A_11_U SOURCE {} VARIABLE A_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME A_12_U SOURCE {} VARIABLE A_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME A_13_U SOURCE {} VARIABLE A_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME A_14_U SOURCE {} VARIABLE A_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME A_15_U SOURCE {} VARIABLE A_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 195 BRAM 16 URAM 0}} mm {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME D_U SOURCE gemm_no_taffoin2.c:54 VARIABLE D LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME D_1_U SOURCE gemm_no_taffoin2.c:54 VARIABLE D_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME D_2_U SOURCE gemm_no_taffoin2.c:54 VARIABLE D_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME D_3_U SOURCE gemm_no_taffoin2.c:54 VARIABLE D_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME D_4_U SOURCE gemm_no_taffoin2.c:54 VARIABLE D_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME D_5_U SOURCE gemm_no_taffoin2.c:54 VARIABLE D_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME D_6_U SOURCE gemm_no_taffoin2.c:54 VARIABLE D_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME D_7_U SOURCE gemm_no_taffoin2.c:54 VARIABLE D_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME D_8_U SOURCE gemm_no_taffoin2.c:54 VARIABLE D_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME D_9_U SOURCE gemm_no_taffoin2.c:54 VARIABLE D_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME D_10_U SOURCE gemm_no_taffoin2.c:54 VARIABLE D_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME D_11_U SOURCE gemm_no_taffoin2.c:54 VARIABLE D_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME D_12_U SOURCE gemm_no_taffoin2.c:54 VARIABLE D_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME D_13_U SOURCE gemm_no_taffoin2.c:54 VARIABLE D_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME D_14_U SOURCE gemm_no_taffoin2.c:54 VARIABLE D_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME D_15_U SOURCE gemm_no_taffoin2.c:54 VARIABLE D_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME D_16_U SOURCE gemm_no_taffoin2.c:54 VARIABLE D_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME D_17_U SOURCE gemm_no_taffoin2.c:54 VARIABLE D_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME D_18_U SOURCE gemm_no_taffoin2.c:54 VARIABLE D_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME D_19_U SOURCE gemm_no_taffoin2.c:54 VARIABLE D_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME D_20_U SOURCE gemm_no_taffoin2.c:54 VARIABLE D_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME D_21_U SOURCE gemm_no_taffoin2.c:54 VARIABLE D_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME D_22_U SOURCE gemm_no_taffoin2.c:54 VARIABLE D_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME D_23_U SOURCE gemm_no_taffoin2.c:54 VARIABLE D_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME D_24_U SOURCE gemm_no_taffoin2.c:54 VARIABLE D_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME D_25_U SOURCE gemm_no_taffoin2.c:54 VARIABLE D_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME D_26_U SOURCE gemm_no_taffoin2.c:54 VARIABLE D_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME D_27_U SOURCE gemm_no_taffoin2.c:54 VARIABLE D_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME D_28_U SOURCE gemm_no_taffoin2.c:54 VARIABLE D_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME D_29_U SOURCE gemm_no_taffoin2.c:54 VARIABLE D_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME D_30_U SOURCE gemm_no_taffoin2.c:54 VARIABLE D_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME D_31_U SOURCE gemm_no_taffoin2.c:54 VARIABLE D_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U169 SOURCE gemm_no_taffoin2.c:104 VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 201 BRAM 48 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.2 seconds; current allocated memory: 929.137 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mm.
INFO: [VLOG 209-307] Generating Verilog RTL for mm.
Execute       syn_report -model mm -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 38.09 MHz
Command     autosyn done; 85.38 sec.
Command   csynth_design done; 94.36 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 92.4 seconds. CPU system time: 1.69 seconds. Elapsed time: 94.36 seconds; current allocated memory: 177.441 MB.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/bruno/Documents/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     ap_eval exec -ignorestderr /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -gcc-toolchain /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/gcc -foptimization-record-file=/home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.c.clang.autosim-tb.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /usr/include/x86_64-linux-gnu -I /home/bruno/Documents/Vitis_HLS/2022.2/include -I include /home/bruno/Desktop/benchmarks/gemm/gemm_no_taffoin2.c -o /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/./sim/autowrap/testbench/gemm_no_taffoin2.c_pre.c -std=gnu89 -D__DSP48E1__ > /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.c.clang.autosim-tb.out.log 2> /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/gemm_no_taffoin2.c.clang.autosim-tb.err.log 
INFO-FLOW: TB processing: /home/bruno/Desktop/benchmarks/gemm/gemm_no_taffoin2.c /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/./sim/autowrap/testbench/gemm_no_taffoin2.c_pre.c
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/./sim/autowrap/testbench/gemm_no_taffoin2.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec /home/bruno/Documents/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/./sim/autowrap/testbench/gemm_no_taffoin2.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info 
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.14 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     source /home/bruno/Desktop/benchmarks/gemm/proj_gemm_no_taffo/solution1/.autopilot/db/mm.tbgen.tcl 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data names -quiet 
Execute     ap_part_info -name xc7v585t-ffg1761-2 -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 116.28 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 155.38 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 204.34 seconds. CPU system time: 5.66 seconds. Elapsed time: 155.38 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 263.12 sec.
Execute cleanup_all 
Command cleanup_all done; 0.11 sec.
