Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Sun Jul  7 18:01:56 2024
| Host         : Luan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RISCV_topmodule_timing_summary_routed.rpt -pb RISCV_topmodule_timing_summary_routed.pb -rpx RISCV_topmodule_timing_summary_routed.rpx -warn_on_violation
| Design       : RISCV_topmodule
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (75)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (75)
-------------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 7 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   36          inf        0.000                      0                   36           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RegisterFile/mem_reg_1/DOBDO[3]
                            (internal pin)
  Destination:            RegisterFile/mem_reg_1/DIBDI[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.616ns  (logic 1.057ns (29.231%)  route 2.559ns (70.769%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1                     0.000     0.000 r  RegisterFile/mem_reg_1/DOBDO[3]
                         net (fo=2, routed)           1.347     1.347    RegisterFile/RD1[19]
    SLICE_X8Y17          LUT2 (Prop_lut2_I0_O)        0.124     1.471 r  RegisterFile/ALU0_carry__3_i_1/O
                         net (fo=1, routed)           0.000     1.471    ALU/mem_reg_1_2[3]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.847 r  ALU/ALU0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.847    ALU/ALU0_carry__3_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.964 r  ALU/ALU0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.964    ALU/ALU0_carry__4_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.081 r  ALU/ALU0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.081    ALU/ALU0_carry__5_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.404 r  ALU/ALU0_carry__6/O[1]
                         net (fo=3, routed)           1.212     3.616    RegisterFile/WD3[29]
    RAMB18_X0Y6          RAMB18E1                                     r  RegisterFile/mem_reg_1/DIBDI[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterFile/mem_reg_1/DOBDO[3]
                            (internal pin)
  Destination:            RegisterFile/mem_reg_1/DIBDI[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.534ns  (logic 0.953ns (26.965%)  route 2.581ns (73.035%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1                     0.000     0.000 r  RegisterFile/mem_reg_1/DOBDO[3]
                         net (fo=2, routed)           1.347     1.347    RegisterFile/RD1[19]
    SLICE_X8Y17          LUT2 (Prop_lut2_I0_O)        0.124     1.471 r  RegisterFile/ALU0_carry__3_i_1/O
                         net (fo=1, routed)           0.000     1.471    ALU/mem_reg_1_2[3]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.847 r  ALU/ALU0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.847    ALU/ALU0_carry__3_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.964 r  ALU/ALU0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.964    ALU/ALU0_carry__4_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.081 r  ALU/ALU0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.081    ALU/ALU0_carry__5_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.300 r  ALU/ALU0_carry__6/O[0]
                         net (fo=3, routed)           1.235     3.534    RegisterFile/WD3[28]
    RAMB18_X0Y6          RAMB18E1                                     r  RegisterFile/mem_reg_1/DIBDI[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterFile/mem_reg_1/DOBDO[3]
                            (internal pin)
  Destination:            RegisterFile/mem_reg_1/DIBDI[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.185ns  (logic 0.932ns (29.267%)  route 2.253ns (70.733%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1                     0.000     0.000 r  RegisterFile/mem_reg_1/DOBDO[3]
                         net (fo=2, routed)           1.347     1.347    RegisterFile/RD1[19]
    SLICE_X8Y17          LUT2 (Prop_lut2_I0_O)        0.124     1.471 r  RegisterFile/ALU0_carry__3_i_1/O
                         net (fo=1, routed)           0.000     1.471    ALU/mem_reg_1_2[3]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.847 r  ALU/ALU0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.847    ALU/ALU0_carry__3_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.964 r  ALU/ALU0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.964    ALU/ALU0_carry__4_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.279 r  ALU/ALU0_carry__5/O[3]
                         net (fo=3, routed)           0.906     3.185    RegisterFile/WD3[27]
    RAMB18_X0Y6          RAMB18E1                                     r  RegisterFile/mem_reg_1/DIBDI[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterFile/mem_reg_1/DOBDO[3]
                            (internal pin)
  Destination:            RegisterFile/mem_reg_1/DIBDI[14]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.180ns  (logic 0.973ns (30.593%)  route 2.207ns (69.407%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1                     0.000     0.000 r  RegisterFile/mem_reg_1/DOBDO[3]
                         net (fo=2, routed)           1.347     1.347    RegisterFile/RD1[19]
    SLICE_X8Y17          LUT2 (Prop_lut2_I0_O)        0.124     1.471 r  RegisterFile/ALU0_carry__3_i_1/O
                         net (fo=1, routed)           0.000     1.471    ALU/mem_reg_1_2[3]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.847 r  ALU/ALU0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.847    ALU/ALU0_carry__3_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.964 r  ALU/ALU0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.964    ALU/ALU0_carry__4_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.081 r  ALU/ALU0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.081    ALU/ALU0_carry__5_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.320 r  ALU/ALU0_carry__6/O[2]
                         net (fo=3, routed)           0.861     3.180    RegisterFile/WD3[30]
    RAMB18_X0Y6          RAMB18E1                                     r  RegisterFile/mem_reg_1/DIBDI[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterFile/mem_reg_1/DOBDO[3]
                            (internal pin)
  Destination:            RegisterFile/mem_reg_1/DIBDI[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.114ns  (logic 0.823ns (26.429%)  route 2.291ns (73.571%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1                     0.000     0.000 r  RegisterFile/mem_reg_1/DOBDO[3]
                         net (fo=2, routed)           1.347     1.347    RegisterFile/RD1[19]
    SLICE_X8Y17          LUT2 (Prop_lut2_I0_O)        0.124     1.471 r  RegisterFile/ALU0_carry__3_i_1/O
                         net (fo=1, routed)           0.000     1.471    ALU/mem_reg_1_2[3]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.847 r  ALU/ALU0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.847    ALU/ALU0_carry__3_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.170 r  ALU/ALU0_carry__4/O[1]
                         net (fo=3, routed)           0.944     3.114    RegisterFile/WD3[21]
    RAMB18_X0Y6          RAMB18E1                                     r  RegisterFile/mem_reg_1/DIBDI[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterFile/mem_reg_1/DOBDO[3]
                            (internal pin)
  Destination:            RegisterFile/mem_reg_1/DIBDI[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.090ns  (logic 0.836ns (27.054%)  route 2.254ns (72.946%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1                     0.000     0.000 r  RegisterFile/mem_reg_1/DOBDO[3]
                         net (fo=2, routed)           1.347     1.347    RegisterFile/RD1[19]
    SLICE_X8Y17          LUT2 (Prop_lut2_I0_O)        0.124     1.471 r  RegisterFile/ALU0_carry__3_i_1/O
                         net (fo=1, routed)           0.000     1.471    ALU/mem_reg_1_2[3]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.847 r  ALU/ALU0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.847    ALU/ALU0_carry__3_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.964 r  ALU/ALU0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.964    ALU/ALU0_carry__4_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.183 r  ALU/ALU0_carry__5/O[0]
                         net (fo=3, routed)           0.907     3.090    RegisterFile/WD3[24]
    RAMB18_X0Y6          RAMB18E1                                     r  RegisterFile/mem_reg_1/DIBDI[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterFile/mem_reg_1/DOBDO[3]
                            (internal pin)
  Destination:            RegisterFile/mem_reg_1/DIBDI[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.049ns  (logic 0.940ns (30.831%)  route 2.109ns (69.169%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1                     0.000     0.000 r  RegisterFile/mem_reg_1/DOBDO[3]
                         net (fo=2, routed)           1.347     1.347    RegisterFile/RD1[19]
    SLICE_X8Y17          LUT2 (Prop_lut2_I0_O)        0.124     1.471 r  RegisterFile/ALU0_carry__3_i_1/O
                         net (fo=1, routed)           0.000     1.471    ALU/mem_reg_1_2[3]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.847 r  ALU/ALU0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.847    ALU/ALU0_carry__3_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.964 r  ALU/ALU0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.964    ALU/ALU0_carry__4_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.287 r  ALU/ALU0_carry__5/O[1]
                         net (fo=3, routed)           0.762     3.049    RegisterFile/WD3[25]
    RAMB18_X0Y6          RAMB18E1                                     r  RegisterFile/mem_reg_1/DIBDI[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterFile/mem_reg_1/DOBDO[3]
                            (internal pin)
  Destination:            RegisterFile/mem_reg_1/DIBDI[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.007ns  (logic 1.049ns (34.884%)  route 1.958ns (65.116%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1                     0.000     0.000 r  RegisterFile/mem_reg_1/DOBDO[3]
                         net (fo=2, routed)           1.347     1.347    RegisterFile/RD1[19]
    SLICE_X8Y17          LUT2 (Prop_lut2_I0_O)        0.124     1.471 r  RegisterFile/ALU0_carry__3_i_1/O
                         net (fo=1, routed)           0.000     1.471    ALU/mem_reg_1_2[3]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.847 r  ALU/ALU0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.847    ALU/ALU0_carry__3_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.964 r  ALU/ALU0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.964    ALU/ALU0_carry__4_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.081 r  ALU/ALU0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.081    ALU/ALU0_carry__5_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.396 r  ALU/ALU0_carry__6/O[3]
                         net (fo=3, routed)           0.611     3.007    RegisterFile/WD3[31]
    RAMB18_X0Y6          RAMB18E1                                     r  RegisterFile/mem_reg_1/DIBDI[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterFile/mem_reg_1/DOBDO[3]
                            (internal pin)
  Destination:            RegisterFile/mem_reg_1/DIBDI[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.955ns  (logic 0.856ns (28.971%)  route 2.099ns (71.029%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1                     0.000     0.000 r  RegisterFile/mem_reg_1/DOBDO[3]
                         net (fo=2, routed)           1.347     1.347    RegisterFile/RD1[19]
    SLICE_X8Y17          LUT2 (Prop_lut2_I0_O)        0.124     1.471 r  RegisterFile/ALU0_carry__3_i_1/O
                         net (fo=1, routed)           0.000     1.471    ALU/mem_reg_1_2[3]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.847 r  ALU/ALU0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.847    ALU/ALU0_carry__3_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.964 r  ALU/ALU0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.964    ALU/ALU0_carry__4_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.203 r  ALU/ALU0_carry__5/O[2]
                         net (fo=3, routed)           0.752     2.955    RegisterFile/WD3[26]
    RAMB18_X0Y6          RAMB18E1                                     r  RegisterFile/mem_reg_1/DIBDI[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterFile/mem_reg_1/DOBDO[3]
                            (internal pin)
  Destination:            RegisterFile/mem_reg_2/DIBDI[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.919ns  (logic 0.953ns (32.648%)  route 1.966ns (67.352%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1                     0.000     0.000 r  RegisterFile/mem_reg_1/DOBDO[3]
                         net (fo=2, routed)           1.347     1.347    RegisterFile/RD1[19]
    SLICE_X8Y17          LUT2 (Prop_lut2_I0_O)        0.124     1.471 r  RegisterFile/ALU0_carry__3_i_1/O
                         net (fo=1, routed)           0.000     1.471    ALU/mem_reg_1_2[3]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.847 r  ALU/ALU0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.847    ALU/ALU0_carry__3_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.964 r  ALU/ALU0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.964    ALU/ALU0_carry__4_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.081 r  ALU/ALU0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.081    ALU/ALU0_carry__5_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.300 r  ALU/ALU0_carry__6/O[0]
                         net (fo=3, routed)           0.619     2.919    RegisterFile/WD3[28]
    RAMB18_X0Y7          RAMB18E1                                     r  RegisterFile/mem_reg_2/DIBDI[12]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ProgramCounter/out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ProgramCounter/out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.287ns (78.386%)  route 0.079ns (21.614%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDCE                         0.000     0.000 r  ProgramCounter/out_reg[2]/C
    SLICE_X9Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ProgramCounter/out_reg[2]/Q
                         net (fo=3, routed)           0.079     0.220    ProgramCounter/PC[2]
    SLICE_X9Y15          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.366 r  ProgramCounter/out_reg[2]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.366    ProgramCounter/out_reg[2]_i_1_n_5
    SLICE_X9Y15          FDCE                                         r  ProgramCounter/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterFile/mem_reg_2/DOBDO[0]
                            (internal pin)
  Destination:            RegisterFile/mem_reg_2/DIBDI[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.150ns (31.772%)  route 0.322ns (68.228%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1                     0.000     0.000 r  RegisterFile/mem_reg_2/DOBDO[0]
                         net (fo=1, routed)           0.184     0.184    RegisterFile/WD[16]
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.045     0.229 r  RegisterFile/ALU0_carry__3_i_4/O
                         net (fo=1, routed)           0.000     0.229    ALU/mem_reg_1_2[0]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.334 r  ALU/ALU0_carry__3/O[1]
                         net (fo=3, routed)           0.138     0.472    RegisterFile/WD3[17]
    RAMB18_X0Y7          RAMB18E1                                     r  RegisterFile/mem_reg_2/DIBDI[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterFile/mem_reg_2/DOBDO[11]
                            (internal pin)
  Destination:            RegisterFile/mem_reg_2/DIBDI[11]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.483ns  (logic 0.109ns (22.586%)  route 0.374ns (77.414%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1                     0.000     0.000 r  RegisterFile/mem_reg_2/DOBDO[11]
                         net (fo=1, routed)           0.179     0.179    RegisterFile/WD[27]
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.045     0.224 r  RegisterFile/ALU0_carry__5_i_1/O
                         net (fo=1, routed)           0.000     0.224    ALU/mem_reg_1_4[3]
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.288 r  ALU/ALU0_carry__5/O[3]
                         net (fo=3, routed)           0.194     0.483    RegisterFile/WD3[27]
    RAMB18_X0Y7          RAMB18E1                                     r  RegisterFile/mem_reg_2/DIBDI[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ProgramCounter/out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ProgramCounter/out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.251ns (50.899%)  route 0.242ns (49.101%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDCE                         0.000     0.000 r  ProgramCounter/out_reg[2]/C
    SLICE_X9Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  ProgramCounter/out_reg[2]/Q
                         net (fo=3, routed)           0.242     0.383    ProgramCounter/PC[2]
    SLICE_X9Y15          LUT1 (Prop_lut1_I0_O)        0.045     0.428 r  ProgramCounter/out[2]_i_2/O
                         net (fo=1, routed)           0.000     0.428    ProgramCounter/out[2]_i_2_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.493 r  ProgramCounter/out_reg[2]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.493    ProgramCounter/out_reg[2]_i_1_n_6
    SLICE_X9Y15          FDCE                                         r  ProgramCounter/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterFile/mem_reg_2/DOBDO[2]
                            (internal pin)
  Destination:            RegisterFile/mem_reg_1/DIBDI[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.508ns  (logic 0.110ns (21.644%)  route 0.398ns (78.356%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1                     0.000     0.000 r  RegisterFile/mem_reg_2/DOBDO[2]
                         net (fo=1, routed)           0.217     0.217    RegisterFile/WD[18]
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.045     0.262 r  RegisterFile/ALU0_carry__3_i_2/O
                         net (fo=1, routed)           0.000     0.262    ALU/mem_reg_1_2[2]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.327 r  ALU/ALU0_carry__3/O[2]
                         net (fo=3, routed)           0.181     0.508    RegisterFile/WD3[18]
    RAMB18_X0Y6          RAMB18E1                                     r  RegisterFile/mem_reg_1/DIBDI[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterFile/mem_reg_2/DOBDO[2]
                            (internal pin)
  Destination:            RegisterFile/mem_reg_2/DIBDI[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.520ns  (logic 0.110ns (21.155%)  route 0.410ns (78.845%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1                     0.000     0.000 r  RegisterFile/mem_reg_2/DOBDO[2]
                         net (fo=1, routed)           0.217     0.217    RegisterFile/WD[18]
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.045     0.262 r  RegisterFile/ALU0_carry__3_i_2/O
                         net (fo=1, routed)           0.000     0.262    ALU/mem_reg_1_2[2]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.327 r  ALU/ALU0_carry__3/O[2]
                         net (fo=3, routed)           0.193     0.520    RegisterFile/WD3[18]
    RAMB18_X0Y7          RAMB18E1                                     r  RegisterFile/mem_reg_2/DIBDI[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterFile/mem_reg_1/DOBDO[6]
                            (internal pin)
  Destination:            RegisterFile/mem_reg_2/DIBDI[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.534ns  (logic 0.110ns (20.597%)  route 0.424ns (79.403%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y6          RAMB18E1                     0.000     0.000 r  RegisterFile/mem_reg_1/DOBDO[6]
                         net (fo=2, routed)           0.244     0.244    RegisterFile/RD1[22]
    SLICE_X8Y18          LUT2 (Prop_lut2_I0_O)        0.045     0.289 r  RegisterFile/ALU0_carry__4_i_2/O
                         net (fo=1, routed)           0.000     0.289    ALU/mem_reg_1_3[2]
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.354 r  ALU/ALU0_carry__4/O[2]
                         net (fo=3, routed)           0.180     0.534    RegisterFile/WD3[22]
    RAMB18_X0Y7          RAMB18E1                                     r  RegisterFile/mem_reg_2/DIBDI[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterFile/mem_reg_2/DOBDO[3]
                            (internal pin)
  Destination:            RegisterFile/mem_reg_1/DIBDI[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.541ns  (logic 0.109ns (20.151%)  route 0.432ns (79.849%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1                     0.000     0.000 r  RegisterFile/mem_reg_2/DOBDO[3]
                         net (fo=1, routed)           0.249     0.249    RegisterFile/WD[19]
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.045     0.294 r  RegisterFile/ALU0_carry__3_i_1/O
                         net (fo=1, routed)           0.000     0.294    ALU/mem_reg_1_2[3]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.358 r  ALU/ALU0_carry__3/O[3]
                         net (fo=3, routed)           0.182     0.541    RegisterFile/WD3[19]
    RAMB18_X0Y6          RAMB18E1                                     r  RegisterFile/mem_reg_1/DIBDI[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterFile/mem_reg_2/DOBDO[3]
                            (internal pin)
  Destination:            RegisterFile/mem_reg_2/DIBDI[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.552ns  (logic 0.109ns (19.759%)  route 0.443ns (80.241%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1                     0.000     0.000 r  RegisterFile/mem_reg_2/DOBDO[3]
                         net (fo=1, routed)           0.249     0.249    RegisterFile/WD[19]
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.045     0.294 r  RegisterFile/ALU0_carry__3_i_1/O
                         net (fo=1, routed)           0.000     0.294    ALU/mem_reg_1_2[3]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.358 r  ALU/ALU0_carry__3/O[3]
                         net (fo=3, routed)           0.193     0.552    RegisterFile/WD3[19]
    RAMB18_X0Y7          RAMB18E1                                     r  RegisterFile/mem_reg_2/DIBDI[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RegisterFile/mem_reg_2/DOBDO[14]
                            (internal pin)
  Destination:            RegisterFile/mem_reg_2/DIBDI[14]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.110ns (19.512%)  route 0.454ns (80.488%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y7          RAMB18E1                     0.000     0.000 r  RegisterFile/mem_reg_2/DOBDO[14]
                         net (fo=1, routed)           0.265     0.265    RegisterFile/WD[30]
    SLICE_X8Y20          LUT2 (Prop_lut2_I1_O)        0.045     0.310 r  RegisterFile/ALU0_carry__6_i_2/O
                         net (fo=1, routed)           0.000     0.310    ALU/mem_reg_1_5[2]
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.375 r  ALU/ALU0_carry__6/O[2]
                         net (fo=3, routed)           0.188     0.564    RegisterFile/WD3[30]
    RAMB18_X0Y7          RAMB18E1                                     r  RegisterFile/mem_reg_2/DIBDI[14]
  -------------------------------------------------------------------    -------------------





