--- verilog_synth
+++ uhdm_synth
@@ -1,7 +1,7 @@
 /* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
 (* dynports =  1  *)
-(* top =  1  *)
 (* src = "dut.sv:1.1-10.10" *)
+(* top =  1  *)
 module mul(x, y, A);
 (* src = "dut.sv:4.25-4.26" *)
 input [5:0] x;
