# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_shit.srcs/sources_1/ip/blk_mem_gen_font/sim/blk_mem_gen_font.v" \
"../../../../../project_vivado/Submodules/calc_mode_module.v" \
"../../../../../project_vivado/features/parser/data_parser_accumulator.v" \
"../../../../../project_vivado/sim/tb_calc_mode_text_display.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
