
MCS_hv.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f80  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08005040  08005040  00015040  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080050b8  080050b8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080050b8  080050b8  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080050b8  080050b8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080050b8  080050b8  000150b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080050bc  080050bc  000150bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080050c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000188  2000000c  080050cc  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000194  080050cc  00020194  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000107ec  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002711  00000000  00000000  00030820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f18  00000000  00000000  00032f38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e00  00000000  00000000  00033e50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a35d  00000000  00000000  00034c50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012abe  00000000  00000000  0004efad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00096e73  00000000  00000000  00061a6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f88de  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000372c  00000000  00000000  000f8930  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005028 	.word	0x08005028

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08005028 	.word	0x08005028

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_d2uiz>:
 8000220:	b570      	push	{r4, r5, r6, lr}
 8000222:	2200      	movs	r2, #0
 8000224:	4b0c      	ldr	r3, [pc, #48]	; (8000258 <__aeabi_d2uiz+0x38>)
 8000226:	0004      	movs	r4, r0
 8000228:	000d      	movs	r5, r1
 800022a:	f001 f809 	bl	8001240 <__aeabi_dcmpge>
 800022e:	2800      	cmp	r0, #0
 8000230:	d104      	bne.n	800023c <__aeabi_d2uiz+0x1c>
 8000232:	0020      	movs	r0, r4
 8000234:	0029      	movs	r1, r5
 8000236:	f000 fe99 	bl	8000f6c <__aeabi_d2iz>
 800023a:	bd70      	pop	{r4, r5, r6, pc}
 800023c:	4b06      	ldr	r3, [pc, #24]	; (8000258 <__aeabi_d2uiz+0x38>)
 800023e:	2200      	movs	r2, #0
 8000240:	0020      	movs	r0, r4
 8000242:	0029      	movs	r1, r5
 8000244:	f000 fb00 	bl	8000848 <__aeabi_dsub>
 8000248:	f000 fe90 	bl	8000f6c <__aeabi_d2iz>
 800024c:	2380      	movs	r3, #128	; 0x80
 800024e:	061b      	lsls	r3, r3, #24
 8000250:	469c      	mov	ip, r3
 8000252:	4460      	add	r0, ip
 8000254:	e7f1      	b.n	800023a <__aeabi_d2uiz+0x1a>
 8000256:	46c0      	nop			; (mov r8, r8)
 8000258:	41e00000 	.word	0x41e00000

0800025c <__aeabi_ddiv>:
 800025c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800025e:	4657      	mov	r7, sl
 8000260:	464e      	mov	r6, r9
 8000262:	4645      	mov	r5, r8
 8000264:	46de      	mov	lr, fp
 8000266:	b5e0      	push	{r5, r6, r7, lr}
 8000268:	4681      	mov	r9, r0
 800026a:	0005      	movs	r5, r0
 800026c:	030c      	lsls	r4, r1, #12
 800026e:	0048      	lsls	r0, r1, #1
 8000270:	4692      	mov	sl, r2
 8000272:	001f      	movs	r7, r3
 8000274:	b085      	sub	sp, #20
 8000276:	0b24      	lsrs	r4, r4, #12
 8000278:	0d40      	lsrs	r0, r0, #21
 800027a:	0fce      	lsrs	r6, r1, #31
 800027c:	2800      	cmp	r0, #0
 800027e:	d100      	bne.n	8000282 <__aeabi_ddiv+0x26>
 8000280:	e156      	b.n	8000530 <__aeabi_ddiv+0x2d4>
 8000282:	4bd4      	ldr	r3, [pc, #848]	; (80005d4 <__aeabi_ddiv+0x378>)
 8000284:	4298      	cmp	r0, r3
 8000286:	d100      	bne.n	800028a <__aeabi_ddiv+0x2e>
 8000288:	e172      	b.n	8000570 <__aeabi_ddiv+0x314>
 800028a:	0f6b      	lsrs	r3, r5, #29
 800028c:	00e4      	lsls	r4, r4, #3
 800028e:	431c      	orrs	r4, r3
 8000290:	2380      	movs	r3, #128	; 0x80
 8000292:	041b      	lsls	r3, r3, #16
 8000294:	4323      	orrs	r3, r4
 8000296:	4698      	mov	r8, r3
 8000298:	4bcf      	ldr	r3, [pc, #828]	; (80005d8 <__aeabi_ddiv+0x37c>)
 800029a:	00ed      	lsls	r5, r5, #3
 800029c:	469b      	mov	fp, r3
 800029e:	2300      	movs	r3, #0
 80002a0:	4699      	mov	r9, r3
 80002a2:	4483      	add	fp, r0
 80002a4:	9300      	str	r3, [sp, #0]
 80002a6:	033c      	lsls	r4, r7, #12
 80002a8:	007b      	lsls	r3, r7, #1
 80002aa:	4650      	mov	r0, sl
 80002ac:	0b24      	lsrs	r4, r4, #12
 80002ae:	0d5b      	lsrs	r3, r3, #21
 80002b0:	0fff      	lsrs	r7, r7, #31
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d100      	bne.n	80002b8 <__aeabi_ddiv+0x5c>
 80002b6:	e11f      	b.n	80004f8 <__aeabi_ddiv+0x29c>
 80002b8:	4ac6      	ldr	r2, [pc, #792]	; (80005d4 <__aeabi_ddiv+0x378>)
 80002ba:	4293      	cmp	r3, r2
 80002bc:	d100      	bne.n	80002c0 <__aeabi_ddiv+0x64>
 80002be:	e162      	b.n	8000586 <__aeabi_ddiv+0x32a>
 80002c0:	49c5      	ldr	r1, [pc, #788]	; (80005d8 <__aeabi_ddiv+0x37c>)
 80002c2:	0f42      	lsrs	r2, r0, #29
 80002c4:	468c      	mov	ip, r1
 80002c6:	00e4      	lsls	r4, r4, #3
 80002c8:	4659      	mov	r1, fp
 80002ca:	4314      	orrs	r4, r2
 80002cc:	2280      	movs	r2, #128	; 0x80
 80002ce:	4463      	add	r3, ip
 80002d0:	0412      	lsls	r2, r2, #16
 80002d2:	1acb      	subs	r3, r1, r3
 80002d4:	4314      	orrs	r4, r2
 80002d6:	469b      	mov	fp, r3
 80002d8:	00c2      	lsls	r2, r0, #3
 80002da:	2000      	movs	r0, #0
 80002dc:	0033      	movs	r3, r6
 80002de:	407b      	eors	r3, r7
 80002e0:	469a      	mov	sl, r3
 80002e2:	464b      	mov	r3, r9
 80002e4:	2b0f      	cmp	r3, #15
 80002e6:	d827      	bhi.n	8000338 <__aeabi_ddiv+0xdc>
 80002e8:	49bc      	ldr	r1, [pc, #752]	; (80005dc <__aeabi_ddiv+0x380>)
 80002ea:	009b      	lsls	r3, r3, #2
 80002ec:	58cb      	ldr	r3, [r1, r3]
 80002ee:	469f      	mov	pc, r3
 80002f0:	46b2      	mov	sl, r6
 80002f2:	9b00      	ldr	r3, [sp, #0]
 80002f4:	2b02      	cmp	r3, #2
 80002f6:	d016      	beq.n	8000326 <__aeabi_ddiv+0xca>
 80002f8:	2b03      	cmp	r3, #3
 80002fa:	d100      	bne.n	80002fe <__aeabi_ddiv+0xa2>
 80002fc:	e28e      	b.n	800081c <__aeabi_ddiv+0x5c0>
 80002fe:	2b01      	cmp	r3, #1
 8000300:	d000      	beq.n	8000304 <__aeabi_ddiv+0xa8>
 8000302:	e0d9      	b.n	80004b8 <__aeabi_ddiv+0x25c>
 8000304:	2300      	movs	r3, #0
 8000306:	2400      	movs	r4, #0
 8000308:	2500      	movs	r5, #0
 800030a:	4652      	mov	r2, sl
 800030c:	051b      	lsls	r3, r3, #20
 800030e:	4323      	orrs	r3, r4
 8000310:	07d2      	lsls	r2, r2, #31
 8000312:	4313      	orrs	r3, r2
 8000314:	0028      	movs	r0, r5
 8000316:	0019      	movs	r1, r3
 8000318:	b005      	add	sp, #20
 800031a:	bcf0      	pop	{r4, r5, r6, r7}
 800031c:	46bb      	mov	fp, r7
 800031e:	46b2      	mov	sl, r6
 8000320:	46a9      	mov	r9, r5
 8000322:	46a0      	mov	r8, r4
 8000324:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000326:	2400      	movs	r4, #0
 8000328:	2500      	movs	r5, #0
 800032a:	4baa      	ldr	r3, [pc, #680]	; (80005d4 <__aeabi_ddiv+0x378>)
 800032c:	e7ed      	b.n	800030a <__aeabi_ddiv+0xae>
 800032e:	46ba      	mov	sl, r7
 8000330:	46a0      	mov	r8, r4
 8000332:	0015      	movs	r5, r2
 8000334:	9000      	str	r0, [sp, #0]
 8000336:	e7dc      	b.n	80002f2 <__aeabi_ddiv+0x96>
 8000338:	4544      	cmp	r4, r8
 800033a:	d200      	bcs.n	800033e <__aeabi_ddiv+0xe2>
 800033c:	e1c7      	b.n	80006ce <__aeabi_ddiv+0x472>
 800033e:	d100      	bne.n	8000342 <__aeabi_ddiv+0xe6>
 8000340:	e1c2      	b.n	80006c8 <__aeabi_ddiv+0x46c>
 8000342:	2301      	movs	r3, #1
 8000344:	425b      	negs	r3, r3
 8000346:	469c      	mov	ip, r3
 8000348:	002e      	movs	r6, r5
 800034a:	4640      	mov	r0, r8
 800034c:	2500      	movs	r5, #0
 800034e:	44e3      	add	fp, ip
 8000350:	0223      	lsls	r3, r4, #8
 8000352:	0e14      	lsrs	r4, r2, #24
 8000354:	431c      	orrs	r4, r3
 8000356:	0c1b      	lsrs	r3, r3, #16
 8000358:	4699      	mov	r9, r3
 800035a:	0423      	lsls	r3, r4, #16
 800035c:	0c1f      	lsrs	r7, r3, #16
 800035e:	0212      	lsls	r2, r2, #8
 8000360:	4649      	mov	r1, r9
 8000362:	9200      	str	r2, [sp, #0]
 8000364:	9701      	str	r7, [sp, #4]
 8000366:	f7ff ff55 	bl	8000214 <__aeabi_uidivmod>
 800036a:	0002      	movs	r2, r0
 800036c:	437a      	muls	r2, r7
 800036e:	040b      	lsls	r3, r1, #16
 8000370:	0c31      	lsrs	r1, r6, #16
 8000372:	4680      	mov	r8, r0
 8000374:	4319      	orrs	r1, r3
 8000376:	428a      	cmp	r2, r1
 8000378:	d907      	bls.n	800038a <__aeabi_ddiv+0x12e>
 800037a:	2301      	movs	r3, #1
 800037c:	425b      	negs	r3, r3
 800037e:	469c      	mov	ip, r3
 8000380:	1909      	adds	r1, r1, r4
 8000382:	44e0      	add	r8, ip
 8000384:	428c      	cmp	r4, r1
 8000386:	d800      	bhi.n	800038a <__aeabi_ddiv+0x12e>
 8000388:	e207      	b.n	800079a <__aeabi_ddiv+0x53e>
 800038a:	1a88      	subs	r0, r1, r2
 800038c:	4649      	mov	r1, r9
 800038e:	f7ff ff41 	bl	8000214 <__aeabi_uidivmod>
 8000392:	0409      	lsls	r1, r1, #16
 8000394:	468c      	mov	ip, r1
 8000396:	0431      	lsls	r1, r6, #16
 8000398:	4666      	mov	r6, ip
 800039a:	9a01      	ldr	r2, [sp, #4]
 800039c:	0c09      	lsrs	r1, r1, #16
 800039e:	4342      	muls	r2, r0
 80003a0:	0003      	movs	r3, r0
 80003a2:	4331      	orrs	r1, r6
 80003a4:	428a      	cmp	r2, r1
 80003a6:	d904      	bls.n	80003b2 <__aeabi_ddiv+0x156>
 80003a8:	1909      	adds	r1, r1, r4
 80003aa:	3b01      	subs	r3, #1
 80003ac:	428c      	cmp	r4, r1
 80003ae:	d800      	bhi.n	80003b2 <__aeabi_ddiv+0x156>
 80003b0:	e1ed      	b.n	800078e <__aeabi_ddiv+0x532>
 80003b2:	1a88      	subs	r0, r1, r2
 80003b4:	4642      	mov	r2, r8
 80003b6:	0412      	lsls	r2, r2, #16
 80003b8:	431a      	orrs	r2, r3
 80003ba:	4690      	mov	r8, r2
 80003bc:	4641      	mov	r1, r8
 80003be:	9b00      	ldr	r3, [sp, #0]
 80003c0:	040e      	lsls	r6, r1, #16
 80003c2:	0c1b      	lsrs	r3, r3, #16
 80003c4:	001f      	movs	r7, r3
 80003c6:	9302      	str	r3, [sp, #8]
 80003c8:	9b00      	ldr	r3, [sp, #0]
 80003ca:	0c36      	lsrs	r6, r6, #16
 80003cc:	041b      	lsls	r3, r3, #16
 80003ce:	0c19      	lsrs	r1, r3, #16
 80003d0:	000b      	movs	r3, r1
 80003d2:	4373      	muls	r3, r6
 80003d4:	0c12      	lsrs	r2, r2, #16
 80003d6:	437e      	muls	r6, r7
 80003d8:	9103      	str	r1, [sp, #12]
 80003da:	4351      	muls	r1, r2
 80003dc:	437a      	muls	r2, r7
 80003de:	0c1f      	lsrs	r7, r3, #16
 80003e0:	46bc      	mov	ip, r7
 80003e2:	1876      	adds	r6, r6, r1
 80003e4:	4466      	add	r6, ip
 80003e6:	42b1      	cmp	r1, r6
 80003e8:	d903      	bls.n	80003f2 <__aeabi_ddiv+0x196>
 80003ea:	2180      	movs	r1, #128	; 0x80
 80003ec:	0249      	lsls	r1, r1, #9
 80003ee:	468c      	mov	ip, r1
 80003f0:	4462      	add	r2, ip
 80003f2:	0c31      	lsrs	r1, r6, #16
 80003f4:	188a      	adds	r2, r1, r2
 80003f6:	0431      	lsls	r1, r6, #16
 80003f8:	041e      	lsls	r6, r3, #16
 80003fa:	0c36      	lsrs	r6, r6, #16
 80003fc:	198e      	adds	r6, r1, r6
 80003fe:	4290      	cmp	r0, r2
 8000400:	d302      	bcc.n	8000408 <__aeabi_ddiv+0x1ac>
 8000402:	d112      	bne.n	800042a <__aeabi_ddiv+0x1ce>
 8000404:	42b5      	cmp	r5, r6
 8000406:	d210      	bcs.n	800042a <__aeabi_ddiv+0x1ce>
 8000408:	4643      	mov	r3, r8
 800040a:	1e59      	subs	r1, r3, #1
 800040c:	9b00      	ldr	r3, [sp, #0]
 800040e:	469c      	mov	ip, r3
 8000410:	4465      	add	r5, ip
 8000412:	001f      	movs	r7, r3
 8000414:	429d      	cmp	r5, r3
 8000416:	419b      	sbcs	r3, r3
 8000418:	425b      	negs	r3, r3
 800041a:	191b      	adds	r3, r3, r4
 800041c:	18c0      	adds	r0, r0, r3
 800041e:	4284      	cmp	r4, r0
 8000420:	d200      	bcs.n	8000424 <__aeabi_ddiv+0x1c8>
 8000422:	e1a0      	b.n	8000766 <__aeabi_ddiv+0x50a>
 8000424:	d100      	bne.n	8000428 <__aeabi_ddiv+0x1cc>
 8000426:	e19b      	b.n	8000760 <__aeabi_ddiv+0x504>
 8000428:	4688      	mov	r8, r1
 800042a:	1bae      	subs	r6, r5, r6
 800042c:	42b5      	cmp	r5, r6
 800042e:	41ad      	sbcs	r5, r5
 8000430:	1a80      	subs	r0, r0, r2
 8000432:	426d      	negs	r5, r5
 8000434:	1b40      	subs	r0, r0, r5
 8000436:	4284      	cmp	r4, r0
 8000438:	d100      	bne.n	800043c <__aeabi_ddiv+0x1e0>
 800043a:	e1d5      	b.n	80007e8 <__aeabi_ddiv+0x58c>
 800043c:	4649      	mov	r1, r9
 800043e:	f7ff fee9 	bl	8000214 <__aeabi_uidivmod>
 8000442:	9a01      	ldr	r2, [sp, #4]
 8000444:	040b      	lsls	r3, r1, #16
 8000446:	4342      	muls	r2, r0
 8000448:	0c31      	lsrs	r1, r6, #16
 800044a:	0005      	movs	r5, r0
 800044c:	4319      	orrs	r1, r3
 800044e:	428a      	cmp	r2, r1
 8000450:	d900      	bls.n	8000454 <__aeabi_ddiv+0x1f8>
 8000452:	e16c      	b.n	800072e <__aeabi_ddiv+0x4d2>
 8000454:	1a88      	subs	r0, r1, r2
 8000456:	4649      	mov	r1, r9
 8000458:	f7ff fedc 	bl	8000214 <__aeabi_uidivmod>
 800045c:	9a01      	ldr	r2, [sp, #4]
 800045e:	0436      	lsls	r6, r6, #16
 8000460:	4342      	muls	r2, r0
 8000462:	0409      	lsls	r1, r1, #16
 8000464:	0c36      	lsrs	r6, r6, #16
 8000466:	0003      	movs	r3, r0
 8000468:	430e      	orrs	r6, r1
 800046a:	42b2      	cmp	r2, r6
 800046c:	d900      	bls.n	8000470 <__aeabi_ddiv+0x214>
 800046e:	e153      	b.n	8000718 <__aeabi_ddiv+0x4bc>
 8000470:	9803      	ldr	r0, [sp, #12]
 8000472:	1ab6      	subs	r6, r6, r2
 8000474:	0002      	movs	r2, r0
 8000476:	042d      	lsls	r5, r5, #16
 8000478:	431d      	orrs	r5, r3
 800047a:	9f02      	ldr	r7, [sp, #8]
 800047c:	042b      	lsls	r3, r5, #16
 800047e:	0c1b      	lsrs	r3, r3, #16
 8000480:	435a      	muls	r2, r3
 8000482:	437b      	muls	r3, r7
 8000484:	469c      	mov	ip, r3
 8000486:	0c29      	lsrs	r1, r5, #16
 8000488:	4348      	muls	r0, r1
 800048a:	0c13      	lsrs	r3, r2, #16
 800048c:	4484      	add	ip, r0
 800048e:	4463      	add	r3, ip
 8000490:	4379      	muls	r1, r7
 8000492:	4298      	cmp	r0, r3
 8000494:	d903      	bls.n	800049e <__aeabi_ddiv+0x242>
 8000496:	2080      	movs	r0, #128	; 0x80
 8000498:	0240      	lsls	r0, r0, #9
 800049a:	4684      	mov	ip, r0
 800049c:	4461      	add	r1, ip
 800049e:	0c18      	lsrs	r0, r3, #16
 80004a0:	0412      	lsls	r2, r2, #16
 80004a2:	041b      	lsls	r3, r3, #16
 80004a4:	0c12      	lsrs	r2, r2, #16
 80004a6:	1841      	adds	r1, r0, r1
 80004a8:	189b      	adds	r3, r3, r2
 80004aa:	428e      	cmp	r6, r1
 80004ac:	d200      	bcs.n	80004b0 <__aeabi_ddiv+0x254>
 80004ae:	e0ff      	b.n	80006b0 <__aeabi_ddiv+0x454>
 80004b0:	d100      	bne.n	80004b4 <__aeabi_ddiv+0x258>
 80004b2:	e0fa      	b.n	80006aa <__aeabi_ddiv+0x44e>
 80004b4:	2301      	movs	r3, #1
 80004b6:	431d      	orrs	r5, r3
 80004b8:	4a49      	ldr	r2, [pc, #292]	; (80005e0 <__aeabi_ddiv+0x384>)
 80004ba:	445a      	add	r2, fp
 80004bc:	2a00      	cmp	r2, #0
 80004be:	dc00      	bgt.n	80004c2 <__aeabi_ddiv+0x266>
 80004c0:	e0aa      	b.n	8000618 <__aeabi_ddiv+0x3bc>
 80004c2:	076b      	lsls	r3, r5, #29
 80004c4:	d000      	beq.n	80004c8 <__aeabi_ddiv+0x26c>
 80004c6:	e13d      	b.n	8000744 <__aeabi_ddiv+0x4e8>
 80004c8:	08ed      	lsrs	r5, r5, #3
 80004ca:	4643      	mov	r3, r8
 80004cc:	01db      	lsls	r3, r3, #7
 80004ce:	d506      	bpl.n	80004de <__aeabi_ddiv+0x282>
 80004d0:	4642      	mov	r2, r8
 80004d2:	4b44      	ldr	r3, [pc, #272]	; (80005e4 <__aeabi_ddiv+0x388>)
 80004d4:	401a      	ands	r2, r3
 80004d6:	4690      	mov	r8, r2
 80004d8:	2280      	movs	r2, #128	; 0x80
 80004da:	00d2      	lsls	r2, r2, #3
 80004dc:	445a      	add	r2, fp
 80004de:	4b42      	ldr	r3, [pc, #264]	; (80005e8 <__aeabi_ddiv+0x38c>)
 80004e0:	429a      	cmp	r2, r3
 80004e2:	dd00      	ble.n	80004e6 <__aeabi_ddiv+0x28a>
 80004e4:	e71f      	b.n	8000326 <__aeabi_ddiv+0xca>
 80004e6:	4643      	mov	r3, r8
 80004e8:	075b      	lsls	r3, r3, #29
 80004ea:	431d      	orrs	r5, r3
 80004ec:	4643      	mov	r3, r8
 80004ee:	0552      	lsls	r2, r2, #21
 80004f0:	025c      	lsls	r4, r3, #9
 80004f2:	0b24      	lsrs	r4, r4, #12
 80004f4:	0d53      	lsrs	r3, r2, #21
 80004f6:	e708      	b.n	800030a <__aeabi_ddiv+0xae>
 80004f8:	4652      	mov	r2, sl
 80004fa:	4322      	orrs	r2, r4
 80004fc:	d100      	bne.n	8000500 <__aeabi_ddiv+0x2a4>
 80004fe:	e07b      	b.n	80005f8 <__aeabi_ddiv+0x39c>
 8000500:	2c00      	cmp	r4, #0
 8000502:	d100      	bne.n	8000506 <__aeabi_ddiv+0x2aa>
 8000504:	e0fa      	b.n	80006fc <__aeabi_ddiv+0x4a0>
 8000506:	0020      	movs	r0, r4
 8000508:	f000 fea4 	bl	8001254 <__clzsi2>
 800050c:	0002      	movs	r2, r0
 800050e:	3a0b      	subs	r2, #11
 8000510:	231d      	movs	r3, #29
 8000512:	0001      	movs	r1, r0
 8000514:	1a9b      	subs	r3, r3, r2
 8000516:	4652      	mov	r2, sl
 8000518:	3908      	subs	r1, #8
 800051a:	40da      	lsrs	r2, r3
 800051c:	408c      	lsls	r4, r1
 800051e:	4314      	orrs	r4, r2
 8000520:	4652      	mov	r2, sl
 8000522:	408a      	lsls	r2, r1
 8000524:	4b31      	ldr	r3, [pc, #196]	; (80005ec <__aeabi_ddiv+0x390>)
 8000526:	4458      	add	r0, fp
 8000528:	469b      	mov	fp, r3
 800052a:	4483      	add	fp, r0
 800052c:	2000      	movs	r0, #0
 800052e:	e6d5      	b.n	80002dc <__aeabi_ddiv+0x80>
 8000530:	464b      	mov	r3, r9
 8000532:	4323      	orrs	r3, r4
 8000534:	4698      	mov	r8, r3
 8000536:	d044      	beq.n	80005c2 <__aeabi_ddiv+0x366>
 8000538:	2c00      	cmp	r4, #0
 800053a:	d100      	bne.n	800053e <__aeabi_ddiv+0x2e2>
 800053c:	e0ce      	b.n	80006dc <__aeabi_ddiv+0x480>
 800053e:	0020      	movs	r0, r4
 8000540:	f000 fe88 	bl	8001254 <__clzsi2>
 8000544:	0001      	movs	r1, r0
 8000546:	0002      	movs	r2, r0
 8000548:	390b      	subs	r1, #11
 800054a:	231d      	movs	r3, #29
 800054c:	1a5b      	subs	r3, r3, r1
 800054e:	4649      	mov	r1, r9
 8000550:	0010      	movs	r0, r2
 8000552:	40d9      	lsrs	r1, r3
 8000554:	3808      	subs	r0, #8
 8000556:	4084      	lsls	r4, r0
 8000558:	000b      	movs	r3, r1
 800055a:	464d      	mov	r5, r9
 800055c:	4323      	orrs	r3, r4
 800055e:	4698      	mov	r8, r3
 8000560:	4085      	lsls	r5, r0
 8000562:	4823      	ldr	r0, [pc, #140]	; (80005f0 <__aeabi_ddiv+0x394>)
 8000564:	1a83      	subs	r3, r0, r2
 8000566:	469b      	mov	fp, r3
 8000568:	2300      	movs	r3, #0
 800056a:	4699      	mov	r9, r3
 800056c:	9300      	str	r3, [sp, #0]
 800056e:	e69a      	b.n	80002a6 <__aeabi_ddiv+0x4a>
 8000570:	464b      	mov	r3, r9
 8000572:	4323      	orrs	r3, r4
 8000574:	4698      	mov	r8, r3
 8000576:	d11d      	bne.n	80005b4 <__aeabi_ddiv+0x358>
 8000578:	2308      	movs	r3, #8
 800057a:	4699      	mov	r9, r3
 800057c:	3b06      	subs	r3, #6
 800057e:	2500      	movs	r5, #0
 8000580:	4683      	mov	fp, r0
 8000582:	9300      	str	r3, [sp, #0]
 8000584:	e68f      	b.n	80002a6 <__aeabi_ddiv+0x4a>
 8000586:	4652      	mov	r2, sl
 8000588:	4322      	orrs	r2, r4
 800058a:	d109      	bne.n	80005a0 <__aeabi_ddiv+0x344>
 800058c:	2302      	movs	r3, #2
 800058e:	4649      	mov	r1, r9
 8000590:	4319      	orrs	r1, r3
 8000592:	4b18      	ldr	r3, [pc, #96]	; (80005f4 <__aeabi_ddiv+0x398>)
 8000594:	4689      	mov	r9, r1
 8000596:	469c      	mov	ip, r3
 8000598:	2400      	movs	r4, #0
 800059a:	2002      	movs	r0, #2
 800059c:	44e3      	add	fp, ip
 800059e:	e69d      	b.n	80002dc <__aeabi_ddiv+0x80>
 80005a0:	2303      	movs	r3, #3
 80005a2:	464a      	mov	r2, r9
 80005a4:	431a      	orrs	r2, r3
 80005a6:	4b13      	ldr	r3, [pc, #76]	; (80005f4 <__aeabi_ddiv+0x398>)
 80005a8:	4691      	mov	r9, r2
 80005aa:	469c      	mov	ip, r3
 80005ac:	4652      	mov	r2, sl
 80005ae:	2003      	movs	r0, #3
 80005b0:	44e3      	add	fp, ip
 80005b2:	e693      	b.n	80002dc <__aeabi_ddiv+0x80>
 80005b4:	230c      	movs	r3, #12
 80005b6:	4699      	mov	r9, r3
 80005b8:	3b09      	subs	r3, #9
 80005ba:	46a0      	mov	r8, r4
 80005bc:	4683      	mov	fp, r0
 80005be:	9300      	str	r3, [sp, #0]
 80005c0:	e671      	b.n	80002a6 <__aeabi_ddiv+0x4a>
 80005c2:	2304      	movs	r3, #4
 80005c4:	4699      	mov	r9, r3
 80005c6:	2300      	movs	r3, #0
 80005c8:	469b      	mov	fp, r3
 80005ca:	3301      	adds	r3, #1
 80005cc:	2500      	movs	r5, #0
 80005ce:	9300      	str	r3, [sp, #0]
 80005d0:	e669      	b.n	80002a6 <__aeabi_ddiv+0x4a>
 80005d2:	46c0      	nop			; (mov r8, r8)
 80005d4:	000007ff 	.word	0x000007ff
 80005d8:	fffffc01 	.word	0xfffffc01
 80005dc:	08005060 	.word	0x08005060
 80005e0:	000003ff 	.word	0x000003ff
 80005e4:	feffffff 	.word	0xfeffffff
 80005e8:	000007fe 	.word	0x000007fe
 80005ec:	000003f3 	.word	0x000003f3
 80005f0:	fffffc0d 	.word	0xfffffc0d
 80005f4:	fffff801 	.word	0xfffff801
 80005f8:	4649      	mov	r1, r9
 80005fa:	2301      	movs	r3, #1
 80005fc:	4319      	orrs	r1, r3
 80005fe:	4689      	mov	r9, r1
 8000600:	2400      	movs	r4, #0
 8000602:	2001      	movs	r0, #1
 8000604:	e66a      	b.n	80002dc <__aeabi_ddiv+0x80>
 8000606:	2300      	movs	r3, #0
 8000608:	2480      	movs	r4, #128	; 0x80
 800060a:	469a      	mov	sl, r3
 800060c:	2500      	movs	r5, #0
 800060e:	4b8a      	ldr	r3, [pc, #552]	; (8000838 <__aeabi_ddiv+0x5dc>)
 8000610:	0324      	lsls	r4, r4, #12
 8000612:	e67a      	b.n	800030a <__aeabi_ddiv+0xae>
 8000614:	2501      	movs	r5, #1
 8000616:	426d      	negs	r5, r5
 8000618:	2301      	movs	r3, #1
 800061a:	1a9b      	subs	r3, r3, r2
 800061c:	2b38      	cmp	r3, #56	; 0x38
 800061e:	dd00      	ble.n	8000622 <__aeabi_ddiv+0x3c6>
 8000620:	e670      	b.n	8000304 <__aeabi_ddiv+0xa8>
 8000622:	2b1f      	cmp	r3, #31
 8000624:	dc00      	bgt.n	8000628 <__aeabi_ddiv+0x3cc>
 8000626:	e0bf      	b.n	80007a8 <__aeabi_ddiv+0x54c>
 8000628:	211f      	movs	r1, #31
 800062a:	4249      	negs	r1, r1
 800062c:	1a8a      	subs	r2, r1, r2
 800062e:	4641      	mov	r1, r8
 8000630:	40d1      	lsrs	r1, r2
 8000632:	000a      	movs	r2, r1
 8000634:	2b20      	cmp	r3, #32
 8000636:	d004      	beq.n	8000642 <__aeabi_ddiv+0x3e6>
 8000638:	4641      	mov	r1, r8
 800063a:	4b80      	ldr	r3, [pc, #512]	; (800083c <__aeabi_ddiv+0x5e0>)
 800063c:	445b      	add	r3, fp
 800063e:	4099      	lsls	r1, r3
 8000640:	430d      	orrs	r5, r1
 8000642:	1e6b      	subs	r3, r5, #1
 8000644:	419d      	sbcs	r5, r3
 8000646:	2307      	movs	r3, #7
 8000648:	432a      	orrs	r2, r5
 800064a:	001d      	movs	r5, r3
 800064c:	2400      	movs	r4, #0
 800064e:	4015      	ands	r5, r2
 8000650:	4213      	tst	r3, r2
 8000652:	d100      	bne.n	8000656 <__aeabi_ddiv+0x3fa>
 8000654:	e0d4      	b.n	8000800 <__aeabi_ddiv+0x5a4>
 8000656:	210f      	movs	r1, #15
 8000658:	2300      	movs	r3, #0
 800065a:	4011      	ands	r1, r2
 800065c:	2904      	cmp	r1, #4
 800065e:	d100      	bne.n	8000662 <__aeabi_ddiv+0x406>
 8000660:	e0cb      	b.n	80007fa <__aeabi_ddiv+0x59e>
 8000662:	1d11      	adds	r1, r2, #4
 8000664:	4291      	cmp	r1, r2
 8000666:	4192      	sbcs	r2, r2
 8000668:	4252      	negs	r2, r2
 800066a:	189b      	adds	r3, r3, r2
 800066c:	000a      	movs	r2, r1
 800066e:	0219      	lsls	r1, r3, #8
 8000670:	d400      	bmi.n	8000674 <__aeabi_ddiv+0x418>
 8000672:	e0c2      	b.n	80007fa <__aeabi_ddiv+0x59e>
 8000674:	2301      	movs	r3, #1
 8000676:	2400      	movs	r4, #0
 8000678:	2500      	movs	r5, #0
 800067a:	e646      	b.n	800030a <__aeabi_ddiv+0xae>
 800067c:	2380      	movs	r3, #128	; 0x80
 800067e:	4641      	mov	r1, r8
 8000680:	031b      	lsls	r3, r3, #12
 8000682:	4219      	tst	r1, r3
 8000684:	d008      	beq.n	8000698 <__aeabi_ddiv+0x43c>
 8000686:	421c      	tst	r4, r3
 8000688:	d106      	bne.n	8000698 <__aeabi_ddiv+0x43c>
 800068a:	431c      	orrs	r4, r3
 800068c:	0324      	lsls	r4, r4, #12
 800068e:	46ba      	mov	sl, r7
 8000690:	0015      	movs	r5, r2
 8000692:	4b69      	ldr	r3, [pc, #420]	; (8000838 <__aeabi_ddiv+0x5dc>)
 8000694:	0b24      	lsrs	r4, r4, #12
 8000696:	e638      	b.n	800030a <__aeabi_ddiv+0xae>
 8000698:	2480      	movs	r4, #128	; 0x80
 800069a:	4643      	mov	r3, r8
 800069c:	0324      	lsls	r4, r4, #12
 800069e:	431c      	orrs	r4, r3
 80006a0:	0324      	lsls	r4, r4, #12
 80006a2:	46b2      	mov	sl, r6
 80006a4:	4b64      	ldr	r3, [pc, #400]	; (8000838 <__aeabi_ddiv+0x5dc>)
 80006a6:	0b24      	lsrs	r4, r4, #12
 80006a8:	e62f      	b.n	800030a <__aeabi_ddiv+0xae>
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d100      	bne.n	80006b0 <__aeabi_ddiv+0x454>
 80006ae:	e703      	b.n	80004b8 <__aeabi_ddiv+0x25c>
 80006b0:	19a6      	adds	r6, r4, r6
 80006b2:	1e68      	subs	r0, r5, #1
 80006b4:	42a6      	cmp	r6, r4
 80006b6:	d200      	bcs.n	80006ba <__aeabi_ddiv+0x45e>
 80006b8:	e08d      	b.n	80007d6 <__aeabi_ddiv+0x57a>
 80006ba:	428e      	cmp	r6, r1
 80006bc:	d200      	bcs.n	80006c0 <__aeabi_ddiv+0x464>
 80006be:	e0a3      	b.n	8000808 <__aeabi_ddiv+0x5ac>
 80006c0:	d100      	bne.n	80006c4 <__aeabi_ddiv+0x468>
 80006c2:	e0b3      	b.n	800082c <__aeabi_ddiv+0x5d0>
 80006c4:	0005      	movs	r5, r0
 80006c6:	e6f5      	b.n	80004b4 <__aeabi_ddiv+0x258>
 80006c8:	42aa      	cmp	r2, r5
 80006ca:	d900      	bls.n	80006ce <__aeabi_ddiv+0x472>
 80006cc:	e639      	b.n	8000342 <__aeabi_ddiv+0xe6>
 80006ce:	4643      	mov	r3, r8
 80006d0:	07de      	lsls	r6, r3, #31
 80006d2:	0858      	lsrs	r0, r3, #1
 80006d4:	086b      	lsrs	r3, r5, #1
 80006d6:	431e      	orrs	r6, r3
 80006d8:	07ed      	lsls	r5, r5, #31
 80006da:	e639      	b.n	8000350 <__aeabi_ddiv+0xf4>
 80006dc:	4648      	mov	r0, r9
 80006de:	f000 fdb9 	bl	8001254 <__clzsi2>
 80006e2:	0001      	movs	r1, r0
 80006e4:	0002      	movs	r2, r0
 80006e6:	3115      	adds	r1, #21
 80006e8:	3220      	adds	r2, #32
 80006ea:	291c      	cmp	r1, #28
 80006ec:	dc00      	bgt.n	80006f0 <__aeabi_ddiv+0x494>
 80006ee:	e72c      	b.n	800054a <__aeabi_ddiv+0x2ee>
 80006f0:	464b      	mov	r3, r9
 80006f2:	3808      	subs	r0, #8
 80006f4:	4083      	lsls	r3, r0
 80006f6:	2500      	movs	r5, #0
 80006f8:	4698      	mov	r8, r3
 80006fa:	e732      	b.n	8000562 <__aeabi_ddiv+0x306>
 80006fc:	f000 fdaa 	bl	8001254 <__clzsi2>
 8000700:	0003      	movs	r3, r0
 8000702:	001a      	movs	r2, r3
 8000704:	3215      	adds	r2, #21
 8000706:	3020      	adds	r0, #32
 8000708:	2a1c      	cmp	r2, #28
 800070a:	dc00      	bgt.n	800070e <__aeabi_ddiv+0x4b2>
 800070c:	e700      	b.n	8000510 <__aeabi_ddiv+0x2b4>
 800070e:	4654      	mov	r4, sl
 8000710:	3b08      	subs	r3, #8
 8000712:	2200      	movs	r2, #0
 8000714:	409c      	lsls	r4, r3
 8000716:	e705      	b.n	8000524 <__aeabi_ddiv+0x2c8>
 8000718:	1936      	adds	r6, r6, r4
 800071a:	3b01      	subs	r3, #1
 800071c:	42b4      	cmp	r4, r6
 800071e:	d900      	bls.n	8000722 <__aeabi_ddiv+0x4c6>
 8000720:	e6a6      	b.n	8000470 <__aeabi_ddiv+0x214>
 8000722:	42b2      	cmp	r2, r6
 8000724:	d800      	bhi.n	8000728 <__aeabi_ddiv+0x4cc>
 8000726:	e6a3      	b.n	8000470 <__aeabi_ddiv+0x214>
 8000728:	1e83      	subs	r3, r0, #2
 800072a:	1936      	adds	r6, r6, r4
 800072c:	e6a0      	b.n	8000470 <__aeabi_ddiv+0x214>
 800072e:	1909      	adds	r1, r1, r4
 8000730:	3d01      	subs	r5, #1
 8000732:	428c      	cmp	r4, r1
 8000734:	d900      	bls.n	8000738 <__aeabi_ddiv+0x4dc>
 8000736:	e68d      	b.n	8000454 <__aeabi_ddiv+0x1f8>
 8000738:	428a      	cmp	r2, r1
 800073a:	d800      	bhi.n	800073e <__aeabi_ddiv+0x4e2>
 800073c:	e68a      	b.n	8000454 <__aeabi_ddiv+0x1f8>
 800073e:	1e85      	subs	r5, r0, #2
 8000740:	1909      	adds	r1, r1, r4
 8000742:	e687      	b.n	8000454 <__aeabi_ddiv+0x1f8>
 8000744:	230f      	movs	r3, #15
 8000746:	402b      	ands	r3, r5
 8000748:	2b04      	cmp	r3, #4
 800074a:	d100      	bne.n	800074e <__aeabi_ddiv+0x4f2>
 800074c:	e6bc      	b.n	80004c8 <__aeabi_ddiv+0x26c>
 800074e:	2305      	movs	r3, #5
 8000750:	425b      	negs	r3, r3
 8000752:	42ab      	cmp	r3, r5
 8000754:	419b      	sbcs	r3, r3
 8000756:	3504      	adds	r5, #4
 8000758:	425b      	negs	r3, r3
 800075a:	08ed      	lsrs	r5, r5, #3
 800075c:	4498      	add	r8, r3
 800075e:	e6b4      	b.n	80004ca <__aeabi_ddiv+0x26e>
 8000760:	42af      	cmp	r7, r5
 8000762:	d900      	bls.n	8000766 <__aeabi_ddiv+0x50a>
 8000764:	e660      	b.n	8000428 <__aeabi_ddiv+0x1cc>
 8000766:	4282      	cmp	r2, r0
 8000768:	d804      	bhi.n	8000774 <__aeabi_ddiv+0x518>
 800076a:	d000      	beq.n	800076e <__aeabi_ddiv+0x512>
 800076c:	e65c      	b.n	8000428 <__aeabi_ddiv+0x1cc>
 800076e:	42ae      	cmp	r6, r5
 8000770:	d800      	bhi.n	8000774 <__aeabi_ddiv+0x518>
 8000772:	e659      	b.n	8000428 <__aeabi_ddiv+0x1cc>
 8000774:	2302      	movs	r3, #2
 8000776:	425b      	negs	r3, r3
 8000778:	469c      	mov	ip, r3
 800077a:	9b00      	ldr	r3, [sp, #0]
 800077c:	44e0      	add	r8, ip
 800077e:	469c      	mov	ip, r3
 8000780:	4465      	add	r5, ip
 8000782:	429d      	cmp	r5, r3
 8000784:	419b      	sbcs	r3, r3
 8000786:	425b      	negs	r3, r3
 8000788:	191b      	adds	r3, r3, r4
 800078a:	18c0      	adds	r0, r0, r3
 800078c:	e64d      	b.n	800042a <__aeabi_ddiv+0x1ce>
 800078e:	428a      	cmp	r2, r1
 8000790:	d800      	bhi.n	8000794 <__aeabi_ddiv+0x538>
 8000792:	e60e      	b.n	80003b2 <__aeabi_ddiv+0x156>
 8000794:	1e83      	subs	r3, r0, #2
 8000796:	1909      	adds	r1, r1, r4
 8000798:	e60b      	b.n	80003b2 <__aeabi_ddiv+0x156>
 800079a:	428a      	cmp	r2, r1
 800079c:	d800      	bhi.n	80007a0 <__aeabi_ddiv+0x544>
 800079e:	e5f4      	b.n	800038a <__aeabi_ddiv+0x12e>
 80007a0:	1e83      	subs	r3, r0, #2
 80007a2:	4698      	mov	r8, r3
 80007a4:	1909      	adds	r1, r1, r4
 80007a6:	e5f0      	b.n	800038a <__aeabi_ddiv+0x12e>
 80007a8:	4925      	ldr	r1, [pc, #148]	; (8000840 <__aeabi_ddiv+0x5e4>)
 80007aa:	0028      	movs	r0, r5
 80007ac:	4459      	add	r1, fp
 80007ae:	408d      	lsls	r5, r1
 80007b0:	4642      	mov	r2, r8
 80007b2:	408a      	lsls	r2, r1
 80007b4:	1e69      	subs	r1, r5, #1
 80007b6:	418d      	sbcs	r5, r1
 80007b8:	4641      	mov	r1, r8
 80007ba:	40d8      	lsrs	r0, r3
 80007bc:	40d9      	lsrs	r1, r3
 80007be:	4302      	orrs	r2, r0
 80007c0:	432a      	orrs	r2, r5
 80007c2:	000b      	movs	r3, r1
 80007c4:	0751      	lsls	r1, r2, #29
 80007c6:	d100      	bne.n	80007ca <__aeabi_ddiv+0x56e>
 80007c8:	e751      	b.n	800066e <__aeabi_ddiv+0x412>
 80007ca:	210f      	movs	r1, #15
 80007cc:	4011      	ands	r1, r2
 80007ce:	2904      	cmp	r1, #4
 80007d0:	d000      	beq.n	80007d4 <__aeabi_ddiv+0x578>
 80007d2:	e746      	b.n	8000662 <__aeabi_ddiv+0x406>
 80007d4:	e74b      	b.n	800066e <__aeabi_ddiv+0x412>
 80007d6:	0005      	movs	r5, r0
 80007d8:	428e      	cmp	r6, r1
 80007da:	d000      	beq.n	80007de <__aeabi_ddiv+0x582>
 80007dc:	e66a      	b.n	80004b4 <__aeabi_ddiv+0x258>
 80007de:	9a00      	ldr	r2, [sp, #0]
 80007e0:	4293      	cmp	r3, r2
 80007e2:	d000      	beq.n	80007e6 <__aeabi_ddiv+0x58a>
 80007e4:	e666      	b.n	80004b4 <__aeabi_ddiv+0x258>
 80007e6:	e667      	b.n	80004b8 <__aeabi_ddiv+0x25c>
 80007e8:	4a16      	ldr	r2, [pc, #88]	; (8000844 <__aeabi_ddiv+0x5e8>)
 80007ea:	445a      	add	r2, fp
 80007ec:	2a00      	cmp	r2, #0
 80007ee:	dc00      	bgt.n	80007f2 <__aeabi_ddiv+0x596>
 80007f0:	e710      	b.n	8000614 <__aeabi_ddiv+0x3b8>
 80007f2:	2301      	movs	r3, #1
 80007f4:	2500      	movs	r5, #0
 80007f6:	4498      	add	r8, r3
 80007f8:	e667      	b.n	80004ca <__aeabi_ddiv+0x26e>
 80007fa:	075d      	lsls	r5, r3, #29
 80007fc:	025b      	lsls	r3, r3, #9
 80007fe:	0b1c      	lsrs	r4, r3, #12
 8000800:	08d2      	lsrs	r2, r2, #3
 8000802:	2300      	movs	r3, #0
 8000804:	4315      	orrs	r5, r2
 8000806:	e580      	b.n	800030a <__aeabi_ddiv+0xae>
 8000808:	9800      	ldr	r0, [sp, #0]
 800080a:	3d02      	subs	r5, #2
 800080c:	0042      	lsls	r2, r0, #1
 800080e:	4282      	cmp	r2, r0
 8000810:	41bf      	sbcs	r7, r7
 8000812:	427f      	negs	r7, r7
 8000814:	193c      	adds	r4, r7, r4
 8000816:	1936      	adds	r6, r6, r4
 8000818:	9200      	str	r2, [sp, #0]
 800081a:	e7dd      	b.n	80007d8 <__aeabi_ddiv+0x57c>
 800081c:	2480      	movs	r4, #128	; 0x80
 800081e:	4643      	mov	r3, r8
 8000820:	0324      	lsls	r4, r4, #12
 8000822:	431c      	orrs	r4, r3
 8000824:	0324      	lsls	r4, r4, #12
 8000826:	4b04      	ldr	r3, [pc, #16]	; (8000838 <__aeabi_ddiv+0x5dc>)
 8000828:	0b24      	lsrs	r4, r4, #12
 800082a:	e56e      	b.n	800030a <__aeabi_ddiv+0xae>
 800082c:	9a00      	ldr	r2, [sp, #0]
 800082e:	429a      	cmp	r2, r3
 8000830:	d3ea      	bcc.n	8000808 <__aeabi_ddiv+0x5ac>
 8000832:	0005      	movs	r5, r0
 8000834:	e7d3      	b.n	80007de <__aeabi_ddiv+0x582>
 8000836:	46c0      	nop			; (mov r8, r8)
 8000838:	000007ff 	.word	0x000007ff
 800083c:	0000043e 	.word	0x0000043e
 8000840:	0000041e 	.word	0x0000041e
 8000844:	000003ff 	.word	0x000003ff

08000848 <__aeabi_dsub>:
 8000848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800084a:	4657      	mov	r7, sl
 800084c:	464e      	mov	r6, r9
 800084e:	4645      	mov	r5, r8
 8000850:	46de      	mov	lr, fp
 8000852:	b5e0      	push	{r5, r6, r7, lr}
 8000854:	001e      	movs	r6, r3
 8000856:	0017      	movs	r7, r2
 8000858:	004a      	lsls	r2, r1, #1
 800085a:	030b      	lsls	r3, r1, #12
 800085c:	0d52      	lsrs	r2, r2, #21
 800085e:	0a5b      	lsrs	r3, r3, #9
 8000860:	4690      	mov	r8, r2
 8000862:	0f42      	lsrs	r2, r0, #29
 8000864:	431a      	orrs	r2, r3
 8000866:	0fcd      	lsrs	r5, r1, #31
 8000868:	4ccd      	ldr	r4, [pc, #820]	; (8000ba0 <__aeabi_dsub+0x358>)
 800086a:	0331      	lsls	r1, r6, #12
 800086c:	00c3      	lsls	r3, r0, #3
 800086e:	4694      	mov	ip, r2
 8000870:	0070      	lsls	r0, r6, #1
 8000872:	0f7a      	lsrs	r2, r7, #29
 8000874:	0a49      	lsrs	r1, r1, #9
 8000876:	00ff      	lsls	r7, r7, #3
 8000878:	469a      	mov	sl, r3
 800087a:	46b9      	mov	r9, r7
 800087c:	0d40      	lsrs	r0, r0, #21
 800087e:	0ff6      	lsrs	r6, r6, #31
 8000880:	4311      	orrs	r1, r2
 8000882:	42a0      	cmp	r0, r4
 8000884:	d100      	bne.n	8000888 <__aeabi_dsub+0x40>
 8000886:	e0b1      	b.n	80009ec <__aeabi_dsub+0x1a4>
 8000888:	2201      	movs	r2, #1
 800088a:	4056      	eors	r6, r2
 800088c:	46b3      	mov	fp, r6
 800088e:	42b5      	cmp	r5, r6
 8000890:	d100      	bne.n	8000894 <__aeabi_dsub+0x4c>
 8000892:	e088      	b.n	80009a6 <__aeabi_dsub+0x15e>
 8000894:	4642      	mov	r2, r8
 8000896:	1a12      	subs	r2, r2, r0
 8000898:	2a00      	cmp	r2, #0
 800089a:	dc00      	bgt.n	800089e <__aeabi_dsub+0x56>
 800089c:	e0ae      	b.n	80009fc <__aeabi_dsub+0x1b4>
 800089e:	2800      	cmp	r0, #0
 80008a0:	d100      	bne.n	80008a4 <__aeabi_dsub+0x5c>
 80008a2:	e0c1      	b.n	8000a28 <__aeabi_dsub+0x1e0>
 80008a4:	48be      	ldr	r0, [pc, #760]	; (8000ba0 <__aeabi_dsub+0x358>)
 80008a6:	4580      	cmp	r8, r0
 80008a8:	d100      	bne.n	80008ac <__aeabi_dsub+0x64>
 80008aa:	e151      	b.n	8000b50 <__aeabi_dsub+0x308>
 80008ac:	2080      	movs	r0, #128	; 0x80
 80008ae:	0400      	lsls	r0, r0, #16
 80008b0:	4301      	orrs	r1, r0
 80008b2:	2a38      	cmp	r2, #56	; 0x38
 80008b4:	dd00      	ble.n	80008b8 <__aeabi_dsub+0x70>
 80008b6:	e17b      	b.n	8000bb0 <__aeabi_dsub+0x368>
 80008b8:	2a1f      	cmp	r2, #31
 80008ba:	dd00      	ble.n	80008be <__aeabi_dsub+0x76>
 80008bc:	e1ee      	b.n	8000c9c <__aeabi_dsub+0x454>
 80008be:	2020      	movs	r0, #32
 80008c0:	003e      	movs	r6, r7
 80008c2:	1a80      	subs	r0, r0, r2
 80008c4:	000c      	movs	r4, r1
 80008c6:	40d6      	lsrs	r6, r2
 80008c8:	40d1      	lsrs	r1, r2
 80008ca:	4087      	lsls	r7, r0
 80008cc:	4662      	mov	r2, ip
 80008ce:	4084      	lsls	r4, r0
 80008d0:	1a52      	subs	r2, r2, r1
 80008d2:	1e78      	subs	r0, r7, #1
 80008d4:	4187      	sbcs	r7, r0
 80008d6:	4694      	mov	ip, r2
 80008d8:	4334      	orrs	r4, r6
 80008da:	4327      	orrs	r7, r4
 80008dc:	1bdc      	subs	r4, r3, r7
 80008de:	42a3      	cmp	r3, r4
 80008e0:	419b      	sbcs	r3, r3
 80008e2:	4662      	mov	r2, ip
 80008e4:	425b      	negs	r3, r3
 80008e6:	1ad3      	subs	r3, r2, r3
 80008e8:	4699      	mov	r9, r3
 80008ea:	464b      	mov	r3, r9
 80008ec:	021b      	lsls	r3, r3, #8
 80008ee:	d400      	bmi.n	80008f2 <__aeabi_dsub+0xaa>
 80008f0:	e118      	b.n	8000b24 <__aeabi_dsub+0x2dc>
 80008f2:	464b      	mov	r3, r9
 80008f4:	0258      	lsls	r0, r3, #9
 80008f6:	0a43      	lsrs	r3, r0, #9
 80008f8:	4699      	mov	r9, r3
 80008fa:	464b      	mov	r3, r9
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d100      	bne.n	8000902 <__aeabi_dsub+0xba>
 8000900:	e137      	b.n	8000b72 <__aeabi_dsub+0x32a>
 8000902:	4648      	mov	r0, r9
 8000904:	f000 fca6 	bl	8001254 <__clzsi2>
 8000908:	0001      	movs	r1, r0
 800090a:	3908      	subs	r1, #8
 800090c:	2320      	movs	r3, #32
 800090e:	0022      	movs	r2, r4
 8000910:	4648      	mov	r0, r9
 8000912:	1a5b      	subs	r3, r3, r1
 8000914:	40da      	lsrs	r2, r3
 8000916:	4088      	lsls	r0, r1
 8000918:	408c      	lsls	r4, r1
 800091a:	4643      	mov	r3, r8
 800091c:	4310      	orrs	r0, r2
 800091e:	4588      	cmp	r8, r1
 8000920:	dd00      	ble.n	8000924 <__aeabi_dsub+0xdc>
 8000922:	e136      	b.n	8000b92 <__aeabi_dsub+0x34a>
 8000924:	1ac9      	subs	r1, r1, r3
 8000926:	1c4b      	adds	r3, r1, #1
 8000928:	2b1f      	cmp	r3, #31
 800092a:	dd00      	ble.n	800092e <__aeabi_dsub+0xe6>
 800092c:	e0ea      	b.n	8000b04 <__aeabi_dsub+0x2bc>
 800092e:	2220      	movs	r2, #32
 8000930:	0026      	movs	r6, r4
 8000932:	1ad2      	subs	r2, r2, r3
 8000934:	0001      	movs	r1, r0
 8000936:	4094      	lsls	r4, r2
 8000938:	40de      	lsrs	r6, r3
 800093a:	40d8      	lsrs	r0, r3
 800093c:	2300      	movs	r3, #0
 800093e:	4091      	lsls	r1, r2
 8000940:	1e62      	subs	r2, r4, #1
 8000942:	4194      	sbcs	r4, r2
 8000944:	4681      	mov	r9, r0
 8000946:	4698      	mov	r8, r3
 8000948:	4331      	orrs	r1, r6
 800094a:	430c      	orrs	r4, r1
 800094c:	0763      	lsls	r3, r4, #29
 800094e:	d009      	beq.n	8000964 <__aeabi_dsub+0x11c>
 8000950:	230f      	movs	r3, #15
 8000952:	4023      	ands	r3, r4
 8000954:	2b04      	cmp	r3, #4
 8000956:	d005      	beq.n	8000964 <__aeabi_dsub+0x11c>
 8000958:	1d23      	adds	r3, r4, #4
 800095a:	42a3      	cmp	r3, r4
 800095c:	41a4      	sbcs	r4, r4
 800095e:	4264      	negs	r4, r4
 8000960:	44a1      	add	r9, r4
 8000962:	001c      	movs	r4, r3
 8000964:	464b      	mov	r3, r9
 8000966:	021b      	lsls	r3, r3, #8
 8000968:	d400      	bmi.n	800096c <__aeabi_dsub+0x124>
 800096a:	e0de      	b.n	8000b2a <__aeabi_dsub+0x2e2>
 800096c:	4641      	mov	r1, r8
 800096e:	4b8c      	ldr	r3, [pc, #560]	; (8000ba0 <__aeabi_dsub+0x358>)
 8000970:	3101      	adds	r1, #1
 8000972:	4299      	cmp	r1, r3
 8000974:	d100      	bne.n	8000978 <__aeabi_dsub+0x130>
 8000976:	e0e7      	b.n	8000b48 <__aeabi_dsub+0x300>
 8000978:	464b      	mov	r3, r9
 800097a:	488a      	ldr	r0, [pc, #552]	; (8000ba4 <__aeabi_dsub+0x35c>)
 800097c:	08e4      	lsrs	r4, r4, #3
 800097e:	4003      	ands	r3, r0
 8000980:	0018      	movs	r0, r3
 8000982:	0549      	lsls	r1, r1, #21
 8000984:	075b      	lsls	r3, r3, #29
 8000986:	0240      	lsls	r0, r0, #9
 8000988:	4323      	orrs	r3, r4
 800098a:	0d4a      	lsrs	r2, r1, #21
 800098c:	0b04      	lsrs	r4, r0, #12
 800098e:	0512      	lsls	r2, r2, #20
 8000990:	07ed      	lsls	r5, r5, #31
 8000992:	4322      	orrs	r2, r4
 8000994:	432a      	orrs	r2, r5
 8000996:	0018      	movs	r0, r3
 8000998:	0011      	movs	r1, r2
 800099a:	bcf0      	pop	{r4, r5, r6, r7}
 800099c:	46bb      	mov	fp, r7
 800099e:	46b2      	mov	sl, r6
 80009a0:	46a9      	mov	r9, r5
 80009a2:	46a0      	mov	r8, r4
 80009a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80009a6:	4642      	mov	r2, r8
 80009a8:	1a12      	subs	r2, r2, r0
 80009aa:	2a00      	cmp	r2, #0
 80009ac:	dd52      	ble.n	8000a54 <__aeabi_dsub+0x20c>
 80009ae:	2800      	cmp	r0, #0
 80009b0:	d100      	bne.n	80009b4 <__aeabi_dsub+0x16c>
 80009b2:	e09c      	b.n	8000aee <__aeabi_dsub+0x2a6>
 80009b4:	45a0      	cmp	r8, r4
 80009b6:	d100      	bne.n	80009ba <__aeabi_dsub+0x172>
 80009b8:	e0ca      	b.n	8000b50 <__aeabi_dsub+0x308>
 80009ba:	2080      	movs	r0, #128	; 0x80
 80009bc:	0400      	lsls	r0, r0, #16
 80009be:	4301      	orrs	r1, r0
 80009c0:	2a38      	cmp	r2, #56	; 0x38
 80009c2:	dd00      	ble.n	80009c6 <__aeabi_dsub+0x17e>
 80009c4:	e149      	b.n	8000c5a <__aeabi_dsub+0x412>
 80009c6:	2a1f      	cmp	r2, #31
 80009c8:	dc00      	bgt.n	80009cc <__aeabi_dsub+0x184>
 80009ca:	e197      	b.n	8000cfc <__aeabi_dsub+0x4b4>
 80009cc:	0010      	movs	r0, r2
 80009ce:	000e      	movs	r6, r1
 80009d0:	3820      	subs	r0, #32
 80009d2:	40c6      	lsrs	r6, r0
 80009d4:	2a20      	cmp	r2, #32
 80009d6:	d004      	beq.n	80009e2 <__aeabi_dsub+0x19a>
 80009d8:	2040      	movs	r0, #64	; 0x40
 80009da:	1a82      	subs	r2, r0, r2
 80009dc:	4091      	lsls	r1, r2
 80009de:	430f      	orrs	r7, r1
 80009e0:	46b9      	mov	r9, r7
 80009e2:	464c      	mov	r4, r9
 80009e4:	1e62      	subs	r2, r4, #1
 80009e6:	4194      	sbcs	r4, r2
 80009e8:	4334      	orrs	r4, r6
 80009ea:	e13a      	b.n	8000c62 <__aeabi_dsub+0x41a>
 80009ec:	000a      	movs	r2, r1
 80009ee:	433a      	orrs	r2, r7
 80009f0:	d028      	beq.n	8000a44 <__aeabi_dsub+0x1fc>
 80009f2:	46b3      	mov	fp, r6
 80009f4:	42b5      	cmp	r5, r6
 80009f6:	d02b      	beq.n	8000a50 <__aeabi_dsub+0x208>
 80009f8:	4a6b      	ldr	r2, [pc, #428]	; (8000ba8 <__aeabi_dsub+0x360>)
 80009fa:	4442      	add	r2, r8
 80009fc:	2a00      	cmp	r2, #0
 80009fe:	d05d      	beq.n	8000abc <__aeabi_dsub+0x274>
 8000a00:	4642      	mov	r2, r8
 8000a02:	4644      	mov	r4, r8
 8000a04:	1a82      	subs	r2, r0, r2
 8000a06:	2c00      	cmp	r4, #0
 8000a08:	d000      	beq.n	8000a0c <__aeabi_dsub+0x1c4>
 8000a0a:	e0f5      	b.n	8000bf8 <__aeabi_dsub+0x3b0>
 8000a0c:	4665      	mov	r5, ip
 8000a0e:	431d      	orrs	r5, r3
 8000a10:	d100      	bne.n	8000a14 <__aeabi_dsub+0x1cc>
 8000a12:	e19c      	b.n	8000d4e <__aeabi_dsub+0x506>
 8000a14:	1e55      	subs	r5, r2, #1
 8000a16:	2a01      	cmp	r2, #1
 8000a18:	d100      	bne.n	8000a1c <__aeabi_dsub+0x1d4>
 8000a1a:	e1fb      	b.n	8000e14 <__aeabi_dsub+0x5cc>
 8000a1c:	4c60      	ldr	r4, [pc, #384]	; (8000ba0 <__aeabi_dsub+0x358>)
 8000a1e:	42a2      	cmp	r2, r4
 8000a20:	d100      	bne.n	8000a24 <__aeabi_dsub+0x1dc>
 8000a22:	e1bd      	b.n	8000da0 <__aeabi_dsub+0x558>
 8000a24:	002a      	movs	r2, r5
 8000a26:	e0f0      	b.n	8000c0a <__aeabi_dsub+0x3c2>
 8000a28:	0008      	movs	r0, r1
 8000a2a:	4338      	orrs	r0, r7
 8000a2c:	d100      	bne.n	8000a30 <__aeabi_dsub+0x1e8>
 8000a2e:	e0c3      	b.n	8000bb8 <__aeabi_dsub+0x370>
 8000a30:	1e50      	subs	r0, r2, #1
 8000a32:	2a01      	cmp	r2, #1
 8000a34:	d100      	bne.n	8000a38 <__aeabi_dsub+0x1f0>
 8000a36:	e1a8      	b.n	8000d8a <__aeabi_dsub+0x542>
 8000a38:	4c59      	ldr	r4, [pc, #356]	; (8000ba0 <__aeabi_dsub+0x358>)
 8000a3a:	42a2      	cmp	r2, r4
 8000a3c:	d100      	bne.n	8000a40 <__aeabi_dsub+0x1f8>
 8000a3e:	e087      	b.n	8000b50 <__aeabi_dsub+0x308>
 8000a40:	0002      	movs	r2, r0
 8000a42:	e736      	b.n	80008b2 <__aeabi_dsub+0x6a>
 8000a44:	2201      	movs	r2, #1
 8000a46:	4056      	eors	r6, r2
 8000a48:	46b3      	mov	fp, r6
 8000a4a:	42b5      	cmp	r5, r6
 8000a4c:	d000      	beq.n	8000a50 <__aeabi_dsub+0x208>
 8000a4e:	e721      	b.n	8000894 <__aeabi_dsub+0x4c>
 8000a50:	4a55      	ldr	r2, [pc, #340]	; (8000ba8 <__aeabi_dsub+0x360>)
 8000a52:	4442      	add	r2, r8
 8000a54:	2a00      	cmp	r2, #0
 8000a56:	d100      	bne.n	8000a5a <__aeabi_dsub+0x212>
 8000a58:	e0b5      	b.n	8000bc6 <__aeabi_dsub+0x37e>
 8000a5a:	4642      	mov	r2, r8
 8000a5c:	4644      	mov	r4, r8
 8000a5e:	1a82      	subs	r2, r0, r2
 8000a60:	2c00      	cmp	r4, #0
 8000a62:	d100      	bne.n	8000a66 <__aeabi_dsub+0x21e>
 8000a64:	e138      	b.n	8000cd8 <__aeabi_dsub+0x490>
 8000a66:	4e4e      	ldr	r6, [pc, #312]	; (8000ba0 <__aeabi_dsub+0x358>)
 8000a68:	42b0      	cmp	r0, r6
 8000a6a:	d100      	bne.n	8000a6e <__aeabi_dsub+0x226>
 8000a6c:	e1de      	b.n	8000e2c <__aeabi_dsub+0x5e4>
 8000a6e:	2680      	movs	r6, #128	; 0x80
 8000a70:	4664      	mov	r4, ip
 8000a72:	0436      	lsls	r6, r6, #16
 8000a74:	4334      	orrs	r4, r6
 8000a76:	46a4      	mov	ip, r4
 8000a78:	2a38      	cmp	r2, #56	; 0x38
 8000a7a:	dd00      	ble.n	8000a7e <__aeabi_dsub+0x236>
 8000a7c:	e196      	b.n	8000dac <__aeabi_dsub+0x564>
 8000a7e:	2a1f      	cmp	r2, #31
 8000a80:	dd00      	ble.n	8000a84 <__aeabi_dsub+0x23c>
 8000a82:	e224      	b.n	8000ece <__aeabi_dsub+0x686>
 8000a84:	2620      	movs	r6, #32
 8000a86:	1ab4      	subs	r4, r6, r2
 8000a88:	46a2      	mov	sl, r4
 8000a8a:	4664      	mov	r4, ip
 8000a8c:	4656      	mov	r6, sl
 8000a8e:	40b4      	lsls	r4, r6
 8000a90:	46a1      	mov	r9, r4
 8000a92:	001c      	movs	r4, r3
 8000a94:	464e      	mov	r6, r9
 8000a96:	40d4      	lsrs	r4, r2
 8000a98:	4326      	orrs	r6, r4
 8000a9a:	0034      	movs	r4, r6
 8000a9c:	4656      	mov	r6, sl
 8000a9e:	40b3      	lsls	r3, r6
 8000aa0:	1e5e      	subs	r6, r3, #1
 8000aa2:	41b3      	sbcs	r3, r6
 8000aa4:	431c      	orrs	r4, r3
 8000aa6:	4663      	mov	r3, ip
 8000aa8:	40d3      	lsrs	r3, r2
 8000aaa:	18c9      	adds	r1, r1, r3
 8000aac:	19e4      	adds	r4, r4, r7
 8000aae:	42bc      	cmp	r4, r7
 8000ab0:	41bf      	sbcs	r7, r7
 8000ab2:	427f      	negs	r7, r7
 8000ab4:	46b9      	mov	r9, r7
 8000ab6:	4680      	mov	r8, r0
 8000ab8:	4489      	add	r9, r1
 8000aba:	e0d8      	b.n	8000c6e <__aeabi_dsub+0x426>
 8000abc:	4640      	mov	r0, r8
 8000abe:	4c3b      	ldr	r4, [pc, #236]	; (8000bac <__aeabi_dsub+0x364>)
 8000ac0:	3001      	adds	r0, #1
 8000ac2:	4220      	tst	r0, r4
 8000ac4:	d000      	beq.n	8000ac8 <__aeabi_dsub+0x280>
 8000ac6:	e0b4      	b.n	8000c32 <__aeabi_dsub+0x3ea>
 8000ac8:	4640      	mov	r0, r8
 8000aca:	2800      	cmp	r0, #0
 8000acc:	d000      	beq.n	8000ad0 <__aeabi_dsub+0x288>
 8000ace:	e144      	b.n	8000d5a <__aeabi_dsub+0x512>
 8000ad0:	4660      	mov	r0, ip
 8000ad2:	4318      	orrs	r0, r3
 8000ad4:	d100      	bne.n	8000ad8 <__aeabi_dsub+0x290>
 8000ad6:	e190      	b.n	8000dfa <__aeabi_dsub+0x5b2>
 8000ad8:	0008      	movs	r0, r1
 8000ada:	4338      	orrs	r0, r7
 8000adc:	d000      	beq.n	8000ae0 <__aeabi_dsub+0x298>
 8000ade:	e1aa      	b.n	8000e36 <__aeabi_dsub+0x5ee>
 8000ae0:	4661      	mov	r1, ip
 8000ae2:	08db      	lsrs	r3, r3, #3
 8000ae4:	0749      	lsls	r1, r1, #29
 8000ae6:	430b      	orrs	r3, r1
 8000ae8:	4661      	mov	r1, ip
 8000aea:	08cc      	lsrs	r4, r1, #3
 8000aec:	e027      	b.n	8000b3e <__aeabi_dsub+0x2f6>
 8000aee:	0008      	movs	r0, r1
 8000af0:	4338      	orrs	r0, r7
 8000af2:	d061      	beq.n	8000bb8 <__aeabi_dsub+0x370>
 8000af4:	1e50      	subs	r0, r2, #1
 8000af6:	2a01      	cmp	r2, #1
 8000af8:	d100      	bne.n	8000afc <__aeabi_dsub+0x2b4>
 8000afa:	e139      	b.n	8000d70 <__aeabi_dsub+0x528>
 8000afc:	42a2      	cmp	r2, r4
 8000afe:	d027      	beq.n	8000b50 <__aeabi_dsub+0x308>
 8000b00:	0002      	movs	r2, r0
 8000b02:	e75d      	b.n	80009c0 <__aeabi_dsub+0x178>
 8000b04:	0002      	movs	r2, r0
 8000b06:	391f      	subs	r1, #31
 8000b08:	40ca      	lsrs	r2, r1
 8000b0a:	0011      	movs	r1, r2
 8000b0c:	2b20      	cmp	r3, #32
 8000b0e:	d003      	beq.n	8000b18 <__aeabi_dsub+0x2d0>
 8000b10:	2240      	movs	r2, #64	; 0x40
 8000b12:	1ad3      	subs	r3, r2, r3
 8000b14:	4098      	lsls	r0, r3
 8000b16:	4304      	orrs	r4, r0
 8000b18:	1e63      	subs	r3, r4, #1
 8000b1a:	419c      	sbcs	r4, r3
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	4699      	mov	r9, r3
 8000b20:	4698      	mov	r8, r3
 8000b22:	430c      	orrs	r4, r1
 8000b24:	0763      	lsls	r3, r4, #29
 8000b26:	d000      	beq.n	8000b2a <__aeabi_dsub+0x2e2>
 8000b28:	e712      	b.n	8000950 <__aeabi_dsub+0x108>
 8000b2a:	464b      	mov	r3, r9
 8000b2c:	464a      	mov	r2, r9
 8000b2e:	08e4      	lsrs	r4, r4, #3
 8000b30:	075b      	lsls	r3, r3, #29
 8000b32:	4323      	orrs	r3, r4
 8000b34:	08d4      	lsrs	r4, r2, #3
 8000b36:	4642      	mov	r2, r8
 8000b38:	4919      	ldr	r1, [pc, #100]	; (8000ba0 <__aeabi_dsub+0x358>)
 8000b3a:	428a      	cmp	r2, r1
 8000b3c:	d00e      	beq.n	8000b5c <__aeabi_dsub+0x314>
 8000b3e:	0324      	lsls	r4, r4, #12
 8000b40:	0552      	lsls	r2, r2, #21
 8000b42:	0b24      	lsrs	r4, r4, #12
 8000b44:	0d52      	lsrs	r2, r2, #21
 8000b46:	e722      	b.n	800098e <__aeabi_dsub+0x146>
 8000b48:	000a      	movs	r2, r1
 8000b4a:	2400      	movs	r4, #0
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	e71e      	b.n	800098e <__aeabi_dsub+0x146>
 8000b50:	08db      	lsrs	r3, r3, #3
 8000b52:	4662      	mov	r2, ip
 8000b54:	0752      	lsls	r2, r2, #29
 8000b56:	4313      	orrs	r3, r2
 8000b58:	4662      	mov	r2, ip
 8000b5a:	08d4      	lsrs	r4, r2, #3
 8000b5c:	001a      	movs	r2, r3
 8000b5e:	4322      	orrs	r2, r4
 8000b60:	d100      	bne.n	8000b64 <__aeabi_dsub+0x31c>
 8000b62:	e1fc      	b.n	8000f5e <__aeabi_dsub+0x716>
 8000b64:	2280      	movs	r2, #128	; 0x80
 8000b66:	0312      	lsls	r2, r2, #12
 8000b68:	4314      	orrs	r4, r2
 8000b6a:	0324      	lsls	r4, r4, #12
 8000b6c:	4a0c      	ldr	r2, [pc, #48]	; (8000ba0 <__aeabi_dsub+0x358>)
 8000b6e:	0b24      	lsrs	r4, r4, #12
 8000b70:	e70d      	b.n	800098e <__aeabi_dsub+0x146>
 8000b72:	0020      	movs	r0, r4
 8000b74:	f000 fb6e 	bl	8001254 <__clzsi2>
 8000b78:	0001      	movs	r1, r0
 8000b7a:	3118      	adds	r1, #24
 8000b7c:	291f      	cmp	r1, #31
 8000b7e:	dc00      	bgt.n	8000b82 <__aeabi_dsub+0x33a>
 8000b80:	e6c4      	b.n	800090c <__aeabi_dsub+0xc4>
 8000b82:	3808      	subs	r0, #8
 8000b84:	4084      	lsls	r4, r0
 8000b86:	4643      	mov	r3, r8
 8000b88:	0020      	movs	r0, r4
 8000b8a:	2400      	movs	r4, #0
 8000b8c:	4588      	cmp	r8, r1
 8000b8e:	dc00      	bgt.n	8000b92 <__aeabi_dsub+0x34a>
 8000b90:	e6c8      	b.n	8000924 <__aeabi_dsub+0xdc>
 8000b92:	4a04      	ldr	r2, [pc, #16]	; (8000ba4 <__aeabi_dsub+0x35c>)
 8000b94:	1a5b      	subs	r3, r3, r1
 8000b96:	4010      	ands	r0, r2
 8000b98:	4698      	mov	r8, r3
 8000b9a:	4681      	mov	r9, r0
 8000b9c:	e6d6      	b.n	800094c <__aeabi_dsub+0x104>
 8000b9e:	46c0      	nop			; (mov r8, r8)
 8000ba0:	000007ff 	.word	0x000007ff
 8000ba4:	ff7fffff 	.word	0xff7fffff
 8000ba8:	fffff801 	.word	0xfffff801
 8000bac:	000007fe 	.word	0x000007fe
 8000bb0:	430f      	orrs	r7, r1
 8000bb2:	1e7a      	subs	r2, r7, #1
 8000bb4:	4197      	sbcs	r7, r2
 8000bb6:	e691      	b.n	80008dc <__aeabi_dsub+0x94>
 8000bb8:	4661      	mov	r1, ip
 8000bba:	08db      	lsrs	r3, r3, #3
 8000bbc:	0749      	lsls	r1, r1, #29
 8000bbe:	430b      	orrs	r3, r1
 8000bc0:	4661      	mov	r1, ip
 8000bc2:	08cc      	lsrs	r4, r1, #3
 8000bc4:	e7b8      	b.n	8000b38 <__aeabi_dsub+0x2f0>
 8000bc6:	4640      	mov	r0, r8
 8000bc8:	4cd3      	ldr	r4, [pc, #844]	; (8000f18 <__aeabi_dsub+0x6d0>)
 8000bca:	3001      	adds	r0, #1
 8000bcc:	4220      	tst	r0, r4
 8000bce:	d000      	beq.n	8000bd2 <__aeabi_dsub+0x38a>
 8000bd0:	e0a2      	b.n	8000d18 <__aeabi_dsub+0x4d0>
 8000bd2:	4640      	mov	r0, r8
 8000bd4:	2800      	cmp	r0, #0
 8000bd6:	d000      	beq.n	8000bda <__aeabi_dsub+0x392>
 8000bd8:	e101      	b.n	8000dde <__aeabi_dsub+0x596>
 8000bda:	4660      	mov	r0, ip
 8000bdc:	4318      	orrs	r0, r3
 8000bde:	d100      	bne.n	8000be2 <__aeabi_dsub+0x39a>
 8000be0:	e15e      	b.n	8000ea0 <__aeabi_dsub+0x658>
 8000be2:	0008      	movs	r0, r1
 8000be4:	4338      	orrs	r0, r7
 8000be6:	d000      	beq.n	8000bea <__aeabi_dsub+0x3a2>
 8000be8:	e15f      	b.n	8000eaa <__aeabi_dsub+0x662>
 8000bea:	4661      	mov	r1, ip
 8000bec:	08db      	lsrs	r3, r3, #3
 8000bee:	0749      	lsls	r1, r1, #29
 8000bf0:	430b      	orrs	r3, r1
 8000bf2:	4661      	mov	r1, ip
 8000bf4:	08cc      	lsrs	r4, r1, #3
 8000bf6:	e7a2      	b.n	8000b3e <__aeabi_dsub+0x2f6>
 8000bf8:	4dc8      	ldr	r5, [pc, #800]	; (8000f1c <__aeabi_dsub+0x6d4>)
 8000bfa:	42a8      	cmp	r0, r5
 8000bfc:	d100      	bne.n	8000c00 <__aeabi_dsub+0x3b8>
 8000bfe:	e0cf      	b.n	8000da0 <__aeabi_dsub+0x558>
 8000c00:	2580      	movs	r5, #128	; 0x80
 8000c02:	4664      	mov	r4, ip
 8000c04:	042d      	lsls	r5, r5, #16
 8000c06:	432c      	orrs	r4, r5
 8000c08:	46a4      	mov	ip, r4
 8000c0a:	2a38      	cmp	r2, #56	; 0x38
 8000c0c:	dc56      	bgt.n	8000cbc <__aeabi_dsub+0x474>
 8000c0e:	2a1f      	cmp	r2, #31
 8000c10:	dd00      	ble.n	8000c14 <__aeabi_dsub+0x3cc>
 8000c12:	e0d1      	b.n	8000db8 <__aeabi_dsub+0x570>
 8000c14:	2520      	movs	r5, #32
 8000c16:	001e      	movs	r6, r3
 8000c18:	1aad      	subs	r5, r5, r2
 8000c1a:	4664      	mov	r4, ip
 8000c1c:	40ab      	lsls	r3, r5
 8000c1e:	40ac      	lsls	r4, r5
 8000c20:	40d6      	lsrs	r6, r2
 8000c22:	1e5d      	subs	r5, r3, #1
 8000c24:	41ab      	sbcs	r3, r5
 8000c26:	4334      	orrs	r4, r6
 8000c28:	4323      	orrs	r3, r4
 8000c2a:	4664      	mov	r4, ip
 8000c2c:	40d4      	lsrs	r4, r2
 8000c2e:	1b09      	subs	r1, r1, r4
 8000c30:	e049      	b.n	8000cc6 <__aeabi_dsub+0x47e>
 8000c32:	4660      	mov	r0, ip
 8000c34:	1bdc      	subs	r4, r3, r7
 8000c36:	1a46      	subs	r6, r0, r1
 8000c38:	42a3      	cmp	r3, r4
 8000c3a:	4180      	sbcs	r0, r0
 8000c3c:	4240      	negs	r0, r0
 8000c3e:	4681      	mov	r9, r0
 8000c40:	0030      	movs	r0, r6
 8000c42:	464e      	mov	r6, r9
 8000c44:	1b80      	subs	r0, r0, r6
 8000c46:	4681      	mov	r9, r0
 8000c48:	0200      	lsls	r0, r0, #8
 8000c4a:	d476      	bmi.n	8000d3a <__aeabi_dsub+0x4f2>
 8000c4c:	464b      	mov	r3, r9
 8000c4e:	4323      	orrs	r3, r4
 8000c50:	d000      	beq.n	8000c54 <__aeabi_dsub+0x40c>
 8000c52:	e652      	b.n	80008fa <__aeabi_dsub+0xb2>
 8000c54:	2400      	movs	r4, #0
 8000c56:	2500      	movs	r5, #0
 8000c58:	e771      	b.n	8000b3e <__aeabi_dsub+0x2f6>
 8000c5a:	4339      	orrs	r1, r7
 8000c5c:	000c      	movs	r4, r1
 8000c5e:	1e62      	subs	r2, r4, #1
 8000c60:	4194      	sbcs	r4, r2
 8000c62:	18e4      	adds	r4, r4, r3
 8000c64:	429c      	cmp	r4, r3
 8000c66:	419b      	sbcs	r3, r3
 8000c68:	425b      	negs	r3, r3
 8000c6a:	4463      	add	r3, ip
 8000c6c:	4699      	mov	r9, r3
 8000c6e:	464b      	mov	r3, r9
 8000c70:	021b      	lsls	r3, r3, #8
 8000c72:	d400      	bmi.n	8000c76 <__aeabi_dsub+0x42e>
 8000c74:	e756      	b.n	8000b24 <__aeabi_dsub+0x2dc>
 8000c76:	2301      	movs	r3, #1
 8000c78:	469c      	mov	ip, r3
 8000c7a:	4ba8      	ldr	r3, [pc, #672]	; (8000f1c <__aeabi_dsub+0x6d4>)
 8000c7c:	44e0      	add	r8, ip
 8000c7e:	4598      	cmp	r8, r3
 8000c80:	d038      	beq.n	8000cf4 <__aeabi_dsub+0x4ac>
 8000c82:	464b      	mov	r3, r9
 8000c84:	48a6      	ldr	r0, [pc, #664]	; (8000f20 <__aeabi_dsub+0x6d8>)
 8000c86:	2201      	movs	r2, #1
 8000c88:	4003      	ands	r3, r0
 8000c8a:	0018      	movs	r0, r3
 8000c8c:	0863      	lsrs	r3, r4, #1
 8000c8e:	4014      	ands	r4, r2
 8000c90:	431c      	orrs	r4, r3
 8000c92:	07c3      	lsls	r3, r0, #31
 8000c94:	431c      	orrs	r4, r3
 8000c96:	0843      	lsrs	r3, r0, #1
 8000c98:	4699      	mov	r9, r3
 8000c9a:	e657      	b.n	800094c <__aeabi_dsub+0x104>
 8000c9c:	0010      	movs	r0, r2
 8000c9e:	000e      	movs	r6, r1
 8000ca0:	3820      	subs	r0, #32
 8000ca2:	40c6      	lsrs	r6, r0
 8000ca4:	2a20      	cmp	r2, #32
 8000ca6:	d004      	beq.n	8000cb2 <__aeabi_dsub+0x46a>
 8000ca8:	2040      	movs	r0, #64	; 0x40
 8000caa:	1a82      	subs	r2, r0, r2
 8000cac:	4091      	lsls	r1, r2
 8000cae:	430f      	orrs	r7, r1
 8000cb0:	46b9      	mov	r9, r7
 8000cb2:	464f      	mov	r7, r9
 8000cb4:	1e7a      	subs	r2, r7, #1
 8000cb6:	4197      	sbcs	r7, r2
 8000cb8:	4337      	orrs	r7, r6
 8000cba:	e60f      	b.n	80008dc <__aeabi_dsub+0x94>
 8000cbc:	4662      	mov	r2, ip
 8000cbe:	431a      	orrs	r2, r3
 8000cc0:	0013      	movs	r3, r2
 8000cc2:	1e5a      	subs	r2, r3, #1
 8000cc4:	4193      	sbcs	r3, r2
 8000cc6:	1afc      	subs	r4, r7, r3
 8000cc8:	42a7      	cmp	r7, r4
 8000cca:	41bf      	sbcs	r7, r7
 8000ccc:	427f      	negs	r7, r7
 8000cce:	1bcb      	subs	r3, r1, r7
 8000cd0:	4699      	mov	r9, r3
 8000cd2:	465d      	mov	r5, fp
 8000cd4:	4680      	mov	r8, r0
 8000cd6:	e608      	b.n	80008ea <__aeabi_dsub+0xa2>
 8000cd8:	4666      	mov	r6, ip
 8000cda:	431e      	orrs	r6, r3
 8000cdc:	d100      	bne.n	8000ce0 <__aeabi_dsub+0x498>
 8000cde:	e0be      	b.n	8000e5e <__aeabi_dsub+0x616>
 8000ce0:	1e56      	subs	r6, r2, #1
 8000ce2:	2a01      	cmp	r2, #1
 8000ce4:	d100      	bne.n	8000ce8 <__aeabi_dsub+0x4a0>
 8000ce6:	e109      	b.n	8000efc <__aeabi_dsub+0x6b4>
 8000ce8:	4c8c      	ldr	r4, [pc, #560]	; (8000f1c <__aeabi_dsub+0x6d4>)
 8000cea:	42a2      	cmp	r2, r4
 8000cec:	d100      	bne.n	8000cf0 <__aeabi_dsub+0x4a8>
 8000cee:	e119      	b.n	8000f24 <__aeabi_dsub+0x6dc>
 8000cf0:	0032      	movs	r2, r6
 8000cf2:	e6c1      	b.n	8000a78 <__aeabi_dsub+0x230>
 8000cf4:	4642      	mov	r2, r8
 8000cf6:	2400      	movs	r4, #0
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	e648      	b.n	800098e <__aeabi_dsub+0x146>
 8000cfc:	2020      	movs	r0, #32
 8000cfe:	000c      	movs	r4, r1
 8000d00:	1a80      	subs	r0, r0, r2
 8000d02:	003e      	movs	r6, r7
 8000d04:	4087      	lsls	r7, r0
 8000d06:	4084      	lsls	r4, r0
 8000d08:	40d6      	lsrs	r6, r2
 8000d0a:	1e78      	subs	r0, r7, #1
 8000d0c:	4187      	sbcs	r7, r0
 8000d0e:	40d1      	lsrs	r1, r2
 8000d10:	4334      	orrs	r4, r6
 8000d12:	433c      	orrs	r4, r7
 8000d14:	448c      	add	ip, r1
 8000d16:	e7a4      	b.n	8000c62 <__aeabi_dsub+0x41a>
 8000d18:	4a80      	ldr	r2, [pc, #512]	; (8000f1c <__aeabi_dsub+0x6d4>)
 8000d1a:	4290      	cmp	r0, r2
 8000d1c:	d100      	bne.n	8000d20 <__aeabi_dsub+0x4d8>
 8000d1e:	e0e9      	b.n	8000ef4 <__aeabi_dsub+0x6ac>
 8000d20:	19df      	adds	r7, r3, r7
 8000d22:	429f      	cmp	r7, r3
 8000d24:	419b      	sbcs	r3, r3
 8000d26:	4461      	add	r1, ip
 8000d28:	425b      	negs	r3, r3
 8000d2a:	18c9      	adds	r1, r1, r3
 8000d2c:	07cc      	lsls	r4, r1, #31
 8000d2e:	087f      	lsrs	r7, r7, #1
 8000d30:	084b      	lsrs	r3, r1, #1
 8000d32:	4699      	mov	r9, r3
 8000d34:	4680      	mov	r8, r0
 8000d36:	433c      	orrs	r4, r7
 8000d38:	e6f4      	b.n	8000b24 <__aeabi_dsub+0x2dc>
 8000d3a:	1afc      	subs	r4, r7, r3
 8000d3c:	42a7      	cmp	r7, r4
 8000d3e:	41bf      	sbcs	r7, r7
 8000d40:	4663      	mov	r3, ip
 8000d42:	427f      	negs	r7, r7
 8000d44:	1ac9      	subs	r1, r1, r3
 8000d46:	1bcb      	subs	r3, r1, r7
 8000d48:	4699      	mov	r9, r3
 8000d4a:	465d      	mov	r5, fp
 8000d4c:	e5d5      	b.n	80008fa <__aeabi_dsub+0xb2>
 8000d4e:	08ff      	lsrs	r7, r7, #3
 8000d50:	074b      	lsls	r3, r1, #29
 8000d52:	465d      	mov	r5, fp
 8000d54:	433b      	orrs	r3, r7
 8000d56:	08cc      	lsrs	r4, r1, #3
 8000d58:	e6ee      	b.n	8000b38 <__aeabi_dsub+0x2f0>
 8000d5a:	4662      	mov	r2, ip
 8000d5c:	431a      	orrs	r2, r3
 8000d5e:	d000      	beq.n	8000d62 <__aeabi_dsub+0x51a>
 8000d60:	e082      	b.n	8000e68 <__aeabi_dsub+0x620>
 8000d62:	000b      	movs	r3, r1
 8000d64:	433b      	orrs	r3, r7
 8000d66:	d11b      	bne.n	8000da0 <__aeabi_dsub+0x558>
 8000d68:	2480      	movs	r4, #128	; 0x80
 8000d6a:	2500      	movs	r5, #0
 8000d6c:	0324      	lsls	r4, r4, #12
 8000d6e:	e6f9      	b.n	8000b64 <__aeabi_dsub+0x31c>
 8000d70:	19dc      	adds	r4, r3, r7
 8000d72:	429c      	cmp	r4, r3
 8000d74:	419b      	sbcs	r3, r3
 8000d76:	4461      	add	r1, ip
 8000d78:	4689      	mov	r9, r1
 8000d7a:	425b      	negs	r3, r3
 8000d7c:	4499      	add	r9, r3
 8000d7e:	464b      	mov	r3, r9
 8000d80:	021b      	lsls	r3, r3, #8
 8000d82:	d444      	bmi.n	8000e0e <__aeabi_dsub+0x5c6>
 8000d84:	2301      	movs	r3, #1
 8000d86:	4698      	mov	r8, r3
 8000d88:	e6cc      	b.n	8000b24 <__aeabi_dsub+0x2dc>
 8000d8a:	1bdc      	subs	r4, r3, r7
 8000d8c:	4662      	mov	r2, ip
 8000d8e:	42a3      	cmp	r3, r4
 8000d90:	419b      	sbcs	r3, r3
 8000d92:	1a51      	subs	r1, r2, r1
 8000d94:	425b      	negs	r3, r3
 8000d96:	1acb      	subs	r3, r1, r3
 8000d98:	4699      	mov	r9, r3
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	4698      	mov	r8, r3
 8000d9e:	e5a4      	b.n	80008ea <__aeabi_dsub+0xa2>
 8000da0:	08ff      	lsrs	r7, r7, #3
 8000da2:	074b      	lsls	r3, r1, #29
 8000da4:	465d      	mov	r5, fp
 8000da6:	433b      	orrs	r3, r7
 8000da8:	08cc      	lsrs	r4, r1, #3
 8000daa:	e6d7      	b.n	8000b5c <__aeabi_dsub+0x314>
 8000dac:	4662      	mov	r2, ip
 8000dae:	431a      	orrs	r2, r3
 8000db0:	0014      	movs	r4, r2
 8000db2:	1e63      	subs	r3, r4, #1
 8000db4:	419c      	sbcs	r4, r3
 8000db6:	e679      	b.n	8000aac <__aeabi_dsub+0x264>
 8000db8:	0015      	movs	r5, r2
 8000dba:	4664      	mov	r4, ip
 8000dbc:	3d20      	subs	r5, #32
 8000dbe:	40ec      	lsrs	r4, r5
 8000dc0:	46a0      	mov	r8, r4
 8000dc2:	2a20      	cmp	r2, #32
 8000dc4:	d005      	beq.n	8000dd2 <__aeabi_dsub+0x58a>
 8000dc6:	2540      	movs	r5, #64	; 0x40
 8000dc8:	4664      	mov	r4, ip
 8000dca:	1aaa      	subs	r2, r5, r2
 8000dcc:	4094      	lsls	r4, r2
 8000dce:	4323      	orrs	r3, r4
 8000dd0:	469a      	mov	sl, r3
 8000dd2:	4654      	mov	r4, sl
 8000dd4:	1e63      	subs	r3, r4, #1
 8000dd6:	419c      	sbcs	r4, r3
 8000dd8:	4643      	mov	r3, r8
 8000dda:	4323      	orrs	r3, r4
 8000ddc:	e773      	b.n	8000cc6 <__aeabi_dsub+0x47e>
 8000dde:	4662      	mov	r2, ip
 8000de0:	431a      	orrs	r2, r3
 8000de2:	d023      	beq.n	8000e2c <__aeabi_dsub+0x5e4>
 8000de4:	000a      	movs	r2, r1
 8000de6:	433a      	orrs	r2, r7
 8000de8:	d000      	beq.n	8000dec <__aeabi_dsub+0x5a4>
 8000dea:	e0a0      	b.n	8000f2e <__aeabi_dsub+0x6e6>
 8000dec:	4662      	mov	r2, ip
 8000dee:	08db      	lsrs	r3, r3, #3
 8000df0:	0752      	lsls	r2, r2, #29
 8000df2:	4313      	orrs	r3, r2
 8000df4:	4662      	mov	r2, ip
 8000df6:	08d4      	lsrs	r4, r2, #3
 8000df8:	e6b0      	b.n	8000b5c <__aeabi_dsub+0x314>
 8000dfa:	000b      	movs	r3, r1
 8000dfc:	433b      	orrs	r3, r7
 8000dfe:	d100      	bne.n	8000e02 <__aeabi_dsub+0x5ba>
 8000e00:	e728      	b.n	8000c54 <__aeabi_dsub+0x40c>
 8000e02:	08ff      	lsrs	r7, r7, #3
 8000e04:	074b      	lsls	r3, r1, #29
 8000e06:	465d      	mov	r5, fp
 8000e08:	433b      	orrs	r3, r7
 8000e0a:	08cc      	lsrs	r4, r1, #3
 8000e0c:	e697      	b.n	8000b3e <__aeabi_dsub+0x2f6>
 8000e0e:	2302      	movs	r3, #2
 8000e10:	4698      	mov	r8, r3
 8000e12:	e736      	b.n	8000c82 <__aeabi_dsub+0x43a>
 8000e14:	1afc      	subs	r4, r7, r3
 8000e16:	42a7      	cmp	r7, r4
 8000e18:	41bf      	sbcs	r7, r7
 8000e1a:	4663      	mov	r3, ip
 8000e1c:	427f      	negs	r7, r7
 8000e1e:	1ac9      	subs	r1, r1, r3
 8000e20:	1bcb      	subs	r3, r1, r7
 8000e22:	4699      	mov	r9, r3
 8000e24:	2301      	movs	r3, #1
 8000e26:	465d      	mov	r5, fp
 8000e28:	4698      	mov	r8, r3
 8000e2a:	e55e      	b.n	80008ea <__aeabi_dsub+0xa2>
 8000e2c:	074b      	lsls	r3, r1, #29
 8000e2e:	08ff      	lsrs	r7, r7, #3
 8000e30:	433b      	orrs	r3, r7
 8000e32:	08cc      	lsrs	r4, r1, #3
 8000e34:	e692      	b.n	8000b5c <__aeabi_dsub+0x314>
 8000e36:	1bdc      	subs	r4, r3, r7
 8000e38:	4660      	mov	r0, ip
 8000e3a:	42a3      	cmp	r3, r4
 8000e3c:	41b6      	sbcs	r6, r6
 8000e3e:	1a40      	subs	r0, r0, r1
 8000e40:	4276      	negs	r6, r6
 8000e42:	1b80      	subs	r0, r0, r6
 8000e44:	4681      	mov	r9, r0
 8000e46:	0200      	lsls	r0, r0, #8
 8000e48:	d560      	bpl.n	8000f0c <__aeabi_dsub+0x6c4>
 8000e4a:	1afc      	subs	r4, r7, r3
 8000e4c:	42a7      	cmp	r7, r4
 8000e4e:	41bf      	sbcs	r7, r7
 8000e50:	4663      	mov	r3, ip
 8000e52:	427f      	negs	r7, r7
 8000e54:	1ac9      	subs	r1, r1, r3
 8000e56:	1bcb      	subs	r3, r1, r7
 8000e58:	4699      	mov	r9, r3
 8000e5a:	465d      	mov	r5, fp
 8000e5c:	e576      	b.n	800094c <__aeabi_dsub+0x104>
 8000e5e:	08ff      	lsrs	r7, r7, #3
 8000e60:	074b      	lsls	r3, r1, #29
 8000e62:	433b      	orrs	r3, r7
 8000e64:	08cc      	lsrs	r4, r1, #3
 8000e66:	e667      	b.n	8000b38 <__aeabi_dsub+0x2f0>
 8000e68:	000a      	movs	r2, r1
 8000e6a:	08db      	lsrs	r3, r3, #3
 8000e6c:	433a      	orrs	r2, r7
 8000e6e:	d100      	bne.n	8000e72 <__aeabi_dsub+0x62a>
 8000e70:	e66f      	b.n	8000b52 <__aeabi_dsub+0x30a>
 8000e72:	4662      	mov	r2, ip
 8000e74:	0752      	lsls	r2, r2, #29
 8000e76:	4313      	orrs	r3, r2
 8000e78:	4662      	mov	r2, ip
 8000e7a:	08d4      	lsrs	r4, r2, #3
 8000e7c:	2280      	movs	r2, #128	; 0x80
 8000e7e:	0312      	lsls	r2, r2, #12
 8000e80:	4214      	tst	r4, r2
 8000e82:	d007      	beq.n	8000e94 <__aeabi_dsub+0x64c>
 8000e84:	08c8      	lsrs	r0, r1, #3
 8000e86:	4210      	tst	r0, r2
 8000e88:	d104      	bne.n	8000e94 <__aeabi_dsub+0x64c>
 8000e8a:	465d      	mov	r5, fp
 8000e8c:	0004      	movs	r4, r0
 8000e8e:	08fb      	lsrs	r3, r7, #3
 8000e90:	0749      	lsls	r1, r1, #29
 8000e92:	430b      	orrs	r3, r1
 8000e94:	0f5a      	lsrs	r2, r3, #29
 8000e96:	00db      	lsls	r3, r3, #3
 8000e98:	08db      	lsrs	r3, r3, #3
 8000e9a:	0752      	lsls	r2, r2, #29
 8000e9c:	4313      	orrs	r3, r2
 8000e9e:	e65d      	b.n	8000b5c <__aeabi_dsub+0x314>
 8000ea0:	074b      	lsls	r3, r1, #29
 8000ea2:	08ff      	lsrs	r7, r7, #3
 8000ea4:	433b      	orrs	r3, r7
 8000ea6:	08cc      	lsrs	r4, r1, #3
 8000ea8:	e649      	b.n	8000b3e <__aeabi_dsub+0x2f6>
 8000eaa:	19dc      	adds	r4, r3, r7
 8000eac:	429c      	cmp	r4, r3
 8000eae:	419b      	sbcs	r3, r3
 8000eb0:	4461      	add	r1, ip
 8000eb2:	4689      	mov	r9, r1
 8000eb4:	425b      	negs	r3, r3
 8000eb6:	4499      	add	r9, r3
 8000eb8:	464b      	mov	r3, r9
 8000eba:	021b      	lsls	r3, r3, #8
 8000ebc:	d400      	bmi.n	8000ec0 <__aeabi_dsub+0x678>
 8000ebe:	e631      	b.n	8000b24 <__aeabi_dsub+0x2dc>
 8000ec0:	464a      	mov	r2, r9
 8000ec2:	4b17      	ldr	r3, [pc, #92]	; (8000f20 <__aeabi_dsub+0x6d8>)
 8000ec4:	401a      	ands	r2, r3
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	4691      	mov	r9, r2
 8000eca:	4698      	mov	r8, r3
 8000ecc:	e62a      	b.n	8000b24 <__aeabi_dsub+0x2dc>
 8000ece:	0016      	movs	r6, r2
 8000ed0:	4664      	mov	r4, ip
 8000ed2:	3e20      	subs	r6, #32
 8000ed4:	40f4      	lsrs	r4, r6
 8000ed6:	46a0      	mov	r8, r4
 8000ed8:	2a20      	cmp	r2, #32
 8000eda:	d005      	beq.n	8000ee8 <__aeabi_dsub+0x6a0>
 8000edc:	2640      	movs	r6, #64	; 0x40
 8000ede:	4664      	mov	r4, ip
 8000ee0:	1ab2      	subs	r2, r6, r2
 8000ee2:	4094      	lsls	r4, r2
 8000ee4:	4323      	orrs	r3, r4
 8000ee6:	469a      	mov	sl, r3
 8000ee8:	4654      	mov	r4, sl
 8000eea:	1e63      	subs	r3, r4, #1
 8000eec:	419c      	sbcs	r4, r3
 8000eee:	4643      	mov	r3, r8
 8000ef0:	431c      	orrs	r4, r3
 8000ef2:	e5db      	b.n	8000aac <__aeabi_dsub+0x264>
 8000ef4:	0002      	movs	r2, r0
 8000ef6:	2400      	movs	r4, #0
 8000ef8:	2300      	movs	r3, #0
 8000efa:	e548      	b.n	800098e <__aeabi_dsub+0x146>
 8000efc:	19dc      	adds	r4, r3, r7
 8000efe:	42bc      	cmp	r4, r7
 8000f00:	41bf      	sbcs	r7, r7
 8000f02:	4461      	add	r1, ip
 8000f04:	4689      	mov	r9, r1
 8000f06:	427f      	negs	r7, r7
 8000f08:	44b9      	add	r9, r7
 8000f0a:	e738      	b.n	8000d7e <__aeabi_dsub+0x536>
 8000f0c:	464b      	mov	r3, r9
 8000f0e:	4323      	orrs	r3, r4
 8000f10:	d100      	bne.n	8000f14 <__aeabi_dsub+0x6cc>
 8000f12:	e69f      	b.n	8000c54 <__aeabi_dsub+0x40c>
 8000f14:	e606      	b.n	8000b24 <__aeabi_dsub+0x2dc>
 8000f16:	46c0      	nop			; (mov r8, r8)
 8000f18:	000007fe 	.word	0x000007fe
 8000f1c:	000007ff 	.word	0x000007ff
 8000f20:	ff7fffff 	.word	0xff7fffff
 8000f24:	08ff      	lsrs	r7, r7, #3
 8000f26:	074b      	lsls	r3, r1, #29
 8000f28:	433b      	orrs	r3, r7
 8000f2a:	08cc      	lsrs	r4, r1, #3
 8000f2c:	e616      	b.n	8000b5c <__aeabi_dsub+0x314>
 8000f2e:	4662      	mov	r2, ip
 8000f30:	08db      	lsrs	r3, r3, #3
 8000f32:	0752      	lsls	r2, r2, #29
 8000f34:	4313      	orrs	r3, r2
 8000f36:	4662      	mov	r2, ip
 8000f38:	08d4      	lsrs	r4, r2, #3
 8000f3a:	2280      	movs	r2, #128	; 0x80
 8000f3c:	0312      	lsls	r2, r2, #12
 8000f3e:	4214      	tst	r4, r2
 8000f40:	d007      	beq.n	8000f52 <__aeabi_dsub+0x70a>
 8000f42:	08c8      	lsrs	r0, r1, #3
 8000f44:	4210      	tst	r0, r2
 8000f46:	d104      	bne.n	8000f52 <__aeabi_dsub+0x70a>
 8000f48:	465d      	mov	r5, fp
 8000f4a:	0004      	movs	r4, r0
 8000f4c:	08fb      	lsrs	r3, r7, #3
 8000f4e:	0749      	lsls	r1, r1, #29
 8000f50:	430b      	orrs	r3, r1
 8000f52:	0f5a      	lsrs	r2, r3, #29
 8000f54:	00db      	lsls	r3, r3, #3
 8000f56:	0752      	lsls	r2, r2, #29
 8000f58:	08db      	lsrs	r3, r3, #3
 8000f5a:	4313      	orrs	r3, r2
 8000f5c:	e5fe      	b.n	8000b5c <__aeabi_dsub+0x314>
 8000f5e:	2300      	movs	r3, #0
 8000f60:	4a01      	ldr	r2, [pc, #4]	; (8000f68 <__aeabi_dsub+0x720>)
 8000f62:	001c      	movs	r4, r3
 8000f64:	e513      	b.n	800098e <__aeabi_dsub+0x146>
 8000f66:	46c0      	nop			; (mov r8, r8)
 8000f68:	000007ff 	.word	0x000007ff

08000f6c <__aeabi_d2iz>:
 8000f6c:	000a      	movs	r2, r1
 8000f6e:	b530      	push	{r4, r5, lr}
 8000f70:	4c13      	ldr	r4, [pc, #76]	; (8000fc0 <__aeabi_d2iz+0x54>)
 8000f72:	0053      	lsls	r3, r2, #1
 8000f74:	0309      	lsls	r1, r1, #12
 8000f76:	0005      	movs	r5, r0
 8000f78:	0b09      	lsrs	r1, r1, #12
 8000f7a:	2000      	movs	r0, #0
 8000f7c:	0d5b      	lsrs	r3, r3, #21
 8000f7e:	0fd2      	lsrs	r2, r2, #31
 8000f80:	42a3      	cmp	r3, r4
 8000f82:	dd04      	ble.n	8000f8e <__aeabi_d2iz+0x22>
 8000f84:	480f      	ldr	r0, [pc, #60]	; (8000fc4 <__aeabi_d2iz+0x58>)
 8000f86:	4283      	cmp	r3, r0
 8000f88:	dd02      	ble.n	8000f90 <__aeabi_d2iz+0x24>
 8000f8a:	4b0f      	ldr	r3, [pc, #60]	; (8000fc8 <__aeabi_d2iz+0x5c>)
 8000f8c:	18d0      	adds	r0, r2, r3
 8000f8e:	bd30      	pop	{r4, r5, pc}
 8000f90:	2080      	movs	r0, #128	; 0x80
 8000f92:	0340      	lsls	r0, r0, #13
 8000f94:	4301      	orrs	r1, r0
 8000f96:	480d      	ldr	r0, [pc, #52]	; (8000fcc <__aeabi_d2iz+0x60>)
 8000f98:	1ac0      	subs	r0, r0, r3
 8000f9a:	281f      	cmp	r0, #31
 8000f9c:	dd08      	ble.n	8000fb0 <__aeabi_d2iz+0x44>
 8000f9e:	480c      	ldr	r0, [pc, #48]	; (8000fd0 <__aeabi_d2iz+0x64>)
 8000fa0:	1ac3      	subs	r3, r0, r3
 8000fa2:	40d9      	lsrs	r1, r3
 8000fa4:	000b      	movs	r3, r1
 8000fa6:	4258      	negs	r0, r3
 8000fa8:	2a00      	cmp	r2, #0
 8000faa:	d1f0      	bne.n	8000f8e <__aeabi_d2iz+0x22>
 8000fac:	0018      	movs	r0, r3
 8000fae:	e7ee      	b.n	8000f8e <__aeabi_d2iz+0x22>
 8000fb0:	4c08      	ldr	r4, [pc, #32]	; (8000fd4 <__aeabi_d2iz+0x68>)
 8000fb2:	40c5      	lsrs	r5, r0
 8000fb4:	46a4      	mov	ip, r4
 8000fb6:	4463      	add	r3, ip
 8000fb8:	4099      	lsls	r1, r3
 8000fba:	000b      	movs	r3, r1
 8000fbc:	432b      	orrs	r3, r5
 8000fbe:	e7f2      	b.n	8000fa6 <__aeabi_d2iz+0x3a>
 8000fc0:	000003fe 	.word	0x000003fe
 8000fc4:	0000041d 	.word	0x0000041d
 8000fc8:	7fffffff 	.word	0x7fffffff
 8000fcc:	00000433 	.word	0x00000433
 8000fd0:	00000413 	.word	0x00000413
 8000fd4:	fffffbed 	.word	0xfffffbed

08000fd8 <__aeabi_i2d>:
 8000fd8:	b570      	push	{r4, r5, r6, lr}
 8000fda:	2800      	cmp	r0, #0
 8000fdc:	d016      	beq.n	800100c <__aeabi_i2d+0x34>
 8000fde:	17c3      	asrs	r3, r0, #31
 8000fe0:	18c5      	adds	r5, r0, r3
 8000fe2:	405d      	eors	r5, r3
 8000fe4:	0fc4      	lsrs	r4, r0, #31
 8000fe6:	0028      	movs	r0, r5
 8000fe8:	f000 f934 	bl	8001254 <__clzsi2>
 8000fec:	4a11      	ldr	r2, [pc, #68]	; (8001034 <__aeabi_i2d+0x5c>)
 8000fee:	1a12      	subs	r2, r2, r0
 8000ff0:	280a      	cmp	r0, #10
 8000ff2:	dc16      	bgt.n	8001022 <__aeabi_i2d+0x4a>
 8000ff4:	0003      	movs	r3, r0
 8000ff6:	002e      	movs	r6, r5
 8000ff8:	3315      	adds	r3, #21
 8000ffa:	409e      	lsls	r6, r3
 8000ffc:	230b      	movs	r3, #11
 8000ffe:	1a18      	subs	r0, r3, r0
 8001000:	40c5      	lsrs	r5, r0
 8001002:	0552      	lsls	r2, r2, #21
 8001004:	032d      	lsls	r5, r5, #12
 8001006:	0b2d      	lsrs	r5, r5, #12
 8001008:	0d53      	lsrs	r3, r2, #21
 800100a:	e003      	b.n	8001014 <__aeabi_i2d+0x3c>
 800100c:	2400      	movs	r4, #0
 800100e:	2300      	movs	r3, #0
 8001010:	2500      	movs	r5, #0
 8001012:	2600      	movs	r6, #0
 8001014:	051b      	lsls	r3, r3, #20
 8001016:	432b      	orrs	r3, r5
 8001018:	07e4      	lsls	r4, r4, #31
 800101a:	4323      	orrs	r3, r4
 800101c:	0030      	movs	r0, r6
 800101e:	0019      	movs	r1, r3
 8001020:	bd70      	pop	{r4, r5, r6, pc}
 8001022:	380b      	subs	r0, #11
 8001024:	4085      	lsls	r5, r0
 8001026:	0552      	lsls	r2, r2, #21
 8001028:	032d      	lsls	r5, r5, #12
 800102a:	2600      	movs	r6, #0
 800102c:	0b2d      	lsrs	r5, r5, #12
 800102e:	0d53      	lsrs	r3, r2, #21
 8001030:	e7f0      	b.n	8001014 <__aeabi_i2d+0x3c>
 8001032:	46c0      	nop			; (mov r8, r8)
 8001034:	0000041e 	.word	0x0000041e

08001038 <__aeabi_f2d>:
 8001038:	b570      	push	{r4, r5, r6, lr}
 800103a:	0043      	lsls	r3, r0, #1
 800103c:	0246      	lsls	r6, r0, #9
 800103e:	0fc4      	lsrs	r4, r0, #31
 8001040:	20fe      	movs	r0, #254	; 0xfe
 8001042:	0e1b      	lsrs	r3, r3, #24
 8001044:	1c59      	adds	r1, r3, #1
 8001046:	0a75      	lsrs	r5, r6, #9
 8001048:	4208      	tst	r0, r1
 800104a:	d00c      	beq.n	8001066 <__aeabi_f2d+0x2e>
 800104c:	22e0      	movs	r2, #224	; 0xe0
 800104e:	0092      	lsls	r2, r2, #2
 8001050:	4694      	mov	ip, r2
 8001052:	076d      	lsls	r5, r5, #29
 8001054:	0b36      	lsrs	r6, r6, #12
 8001056:	4463      	add	r3, ip
 8001058:	051b      	lsls	r3, r3, #20
 800105a:	4333      	orrs	r3, r6
 800105c:	07e4      	lsls	r4, r4, #31
 800105e:	4323      	orrs	r3, r4
 8001060:	0028      	movs	r0, r5
 8001062:	0019      	movs	r1, r3
 8001064:	bd70      	pop	{r4, r5, r6, pc}
 8001066:	2b00      	cmp	r3, #0
 8001068:	d114      	bne.n	8001094 <__aeabi_f2d+0x5c>
 800106a:	2d00      	cmp	r5, #0
 800106c:	d01b      	beq.n	80010a6 <__aeabi_f2d+0x6e>
 800106e:	0028      	movs	r0, r5
 8001070:	f000 f8f0 	bl	8001254 <__clzsi2>
 8001074:	280a      	cmp	r0, #10
 8001076:	dc1c      	bgt.n	80010b2 <__aeabi_f2d+0x7a>
 8001078:	230b      	movs	r3, #11
 800107a:	002e      	movs	r6, r5
 800107c:	1a1b      	subs	r3, r3, r0
 800107e:	40de      	lsrs	r6, r3
 8001080:	0003      	movs	r3, r0
 8001082:	3315      	adds	r3, #21
 8001084:	409d      	lsls	r5, r3
 8001086:	4a0e      	ldr	r2, [pc, #56]	; (80010c0 <__aeabi_f2d+0x88>)
 8001088:	0336      	lsls	r6, r6, #12
 800108a:	1a12      	subs	r2, r2, r0
 800108c:	0552      	lsls	r2, r2, #21
 800108e:	0b36      	lsrs	r6, r6, #12
 8001090:	0d53      	lsrs	r3, r2, #21
 8001092:	e7e1      	b.n	8001058 <__aeabi_f2d+0x20>
 8001094:	2d00      	cmp	r5, #0
 8001096:	d009      	beq.n	80010ac <__aeabi_f2d+0x74>
 8001098:	2280      	movs	r2, #128	; 0x80
 800109a:	0b36      	lsrs	r6, r6, #12
 800109c:	0312      	lsls	r2, r2, #12
 800109e:	4b09      	ldr	r3, [pc, #36]	; (80010c4 <__aeabi_f2d+0x8c>)
 80010a0:	076d      	lsls	r5, r5, #29
 80010a2:	4316      	orrs	r6, r2
 80010a4:	e7d8      	b.n	8001058 <__aeabi_f2d+0x20>
 80010a6:	2300      	movs	r3, #0
 80010a8:	2600      	movs	r6, #0
 80010aa:	e7d5      	b.n	8001058 <__aeabi_f2d+0x20>
 80010ac:	2600      	movs	r6, #0
 80010ae:	4b05      	ldr	r3, [pc, #20]	; (80010c4 <__aeabi_f2d+0x8c>)
 80010b0:	e7d2      	b.n	8001058 <__aeabi_f2d+0x20>
 80010b2:	0003      	movs	r3, r0
 80010b4:	3b0b      	subs	r3, #11
 80010b6:	409d      	lsls	r5, r3
 80010b8:	002e      	movs	r6, r5
 80010ba:	2500      	movs	r5, #0
 80010bc:	e7e3      	b.n	8001086 <__aeabi_f2d+0x4e>
 80010be:	46c0      	nop			; (mov r8, r8)
 80010c0:	00000389 	.word	0x00000389
 80010c4:	000007ff 	.word	0x000007ff

080010c8 <__aeabi_d2f>:
 80010c8:	0002      	movs	r2, r0
 80010ca:	004b      	lsls	r3, r1, #1
 80010cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010ce:	0d5b      	lsrs	r3, r3, #21
 80010d0:	030c      	lsls	r4, r1, #12
 80010d2:	4e3d      	ldr	r6, [pc, #244]	; (80011c8 <__aeabi_d2f+0x100>)
 80010d4:	0a64      	lsrs	r4, r4, #9
 80010d6:	0f40      	lsrs	r0, r0, #29
 80010d8:	1c5f      	adds	r7, r3, #1
 80010da:	0fc9      	lsrs	r1, r1, #31
 80010dc:	4304      	orrs	r4, r0
 80010de:	00d5      	lsls	r5, r2, #3
 80010e0:	4237      	tst	r7, r6
 80010e2:	d00a      	beq.n	80010fa <__aeabi_d2f+0x32>
 80010e4:	4839      	ldr	r0, [pc, #228]	; (80011cc <__aeabi_d2f+0x104>)
 80010e6:	181e      	adds	r6, r3, r0
 80010e8:	2efe      	cmp	r6, #254	; 0xfe
 80010ea:	dd16      	ble.n	800111a <__aeabi_d2f+0x52>
 80010ec:	20ff      	movs	r0, #255	; 0xff
 80010ee:	2400      	movs	r4, #0
 80010f0:	05c0      	lsls	r0, r0, #23
 80010f2:	4320      	orrs	r0, r4
 80010f4:	07c9      	lsls	r1, r1, #31
 80010f6:	4308      	orrs	r0, r1
 80010f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d106      	bne.n	800110c <__aeabi_d2f+0x44>
 80010fe:	432c      	orrs	r4, r5
 8001100:	d026      	beq.n	8001150 <__aeabi_d2f+0x88>
 8001102:	2205      	movs	r2, #5
 8001104:	0192      	lsls	r2, r2, #6
 8001106:	0a54      	lsrs	r4, r2, #9
 8001108:	b2d8      	uxtb	r0, r3
 800110a:	e7f1      	b.n	80010f0 <__aeabi_d2f+0x28>
 800110c:	4325      	orrs	r5, r4
 800110e:	d0ed      	beq.n	80010ec <__aeabi_d2f+0x24>
 8001110:	2080      	movs	r0, #128	; 0x80
 8001112:	03c0      	lsls	r0, r0, #15
 8001114:	4304      	orrs	r4, r0
 8001116:	20ff      	movs	r0, #255	; 0xff
 8001118:	e7ea      	b.n	80010f0 <__aeabi_d2f+0x28>
 800111a:	2e00      	cmp	r6, #0
 800111c:	dd1b      	ble.n	8001156 <__aeabi_d2f+0x8e>
 800111e:	0192      	lsls	r2, r2, #6
 8001120:	1e53      	subs	r3, r2, #1
 8001122:	419a      	sbcs	r2, r3
 8001124:	00e4      	lsls	r4, r4, #3
 8001126:	0f6d      	lsrs	r5, r5, #29
 8001128:	4322      	orrs	r2, r4
 800112a:	432a      	orrs	r2, r5
 800112c:	0753      	lsls	r3, r2, #29
 800112e:	d048      	beq.n	80011c2 <__aeabi_d2f+0xfa>
 8001130:	230f      	movs	r3, #15
 8001132:	4013      	ands	r3, r2
 8001134:	2b04      	cmp	r3, #4
 8001136:	d000      	beq.n	800113a <__aeabi_d2f+0x72>
 8001138:	3204      	adds	r2, #4
 800113a:	2380      	movs	r3, #128	; 0x80
 800113c:	04db      	lsls	r3, r3, #19
 800113e:	4013      	ands	r3, r2
 8001140:	d03f      	beq.n	80011c2 <__aeabi_d2f+0xfa>
 8001142:	1c70      	adds	r0, r6, #1
 8001144:	2efe      	cmp	r6, #254	; 0xfe
 8001146:	d0d1      	beq.n	80010ec <__aeabi_d2f+0x24>
 8001148:	0192      	lsls	r2, r2, #6
 800114a:	0a54      	lsrs	r4, r2, #9
 800114c:	b2c0      	uxtb	r0, r0
 800114e:	e7cf      	b.n	80010f0 <__aeabi_d2f+0x28>
 8001150:	2000      	movs	r0, #0
 8001152:	2400      	movs	r4, #0
 8001154:	e7cc      	b.n	80010f0 <__aeabi_d2f+0x28>
 8001156:	0032      	movs	r2, r6
 8001158:	3217      	adds	r2, #23
 800115a:	db22      	blt.n	80011a2 <__aeabi_d2f+0xda>
 800115c:	2080      	movs	r0, #128	; 0x80
 800115e:	0400      	lsls	r0, r0, #16
 8001160:	4320      	orrs	r0, r4
 8001162:	241e      	movs	r4, #30
 8001164:	1ba4      	subs	r4, r4, r6
 8001166:	2c1f      	cmp	r4, #31
 8001168:	dd1d      	ble.n	80011a6 <__aeabi_d2f+0xde>
 800116a:	2202      	movs	r2, #2
 800116c:	4252      	negs	r2, r2
 800116e:	1b96      	subs	r6, r2, r6
 8001170:	0002      	movs	r2, r0
 8001172:	40f2      	lsrs	r2, r6
 8001174:	0016      	movs	r6, r2
 8001176:	2c20      	cmp	r4, #32
 8001178:	d004      	beq.n	8001184 <__aeabi_d2f+0xbc>
 800117a:	4a15      	ldr	r2, [pc, #84]	; (80011d0 <__aeabi_d2f+0x108>)
 800117c:	4694      	mov	ip, r2
 800117e:	4463      	add	r3, ip
 8001180:	4098      	lsls	r0, r3
 8001182:	4305      	orrs	r5, r0
 8001184:	002a      	movs	r2, r5
 8001186:	1e53      	subs	r3, r2, #1
 8001188:	419a      	sbcs	r2, r3
 800118a:	4332      	orrs	r2, r6
 800118c:	2600      	movs	r6, #0
 800118e:	0753      	lsls	r3, r2, #29
 8001190:	d1ce      	bne.n	8001130 <__aeabi_d2f+0x68>
 8001192:	2480      	movs	r4, #128	; 0x80
 8001194:	0013      	movs	r3, r2
 8001196:	04e4      	lsls	r4, r4, #19
 8001198:	2001      	movs	r0, #1
 800119a:	4023      	ands	r3, r4
 800119c:	4222      	tst	r2, r4
 800119e:	d1d3      	bne.n	8001148 <__aeabi_d2f+0x80>
 80011a0:	e7b0      	b.n	8001104 <__aeabi_d2f+0x3c>
 80011a2:	2300      	movs	r3, #0
 80011a4:	e7ad      	b.n	8001102 <__aeabi_d2f+0x3a>
 80011a6:	4a0b      	ldr	r2, [pc, #44]	; (80011d4 <__aeabi_d2f+0x10c>)
 80011a8:	4694      	mov	ip, r2
 80011aa:	002a      	movs	r2, r5
 80011ac:	40e2      	lsrs	r2, r4
 80011ae:	0014      	movs	r4, r2
 80011b0:	002a      	movs	r2, r5
 80011b2:	4463      	add	r3, ip
 80011b4:	409a      	lsls	r2, r3
 80011b6:	4098      	lsls	r0, r3
 80011b8:	1e55      	subs	r5, r2, #1
 80011ba:	41aa      	sbcs	r2, r5
 80011bc:	4302      	orrs	r2, r0
 80011be:	4322      	orrs	r2, r4
 80011c0:	e7e4      	b.n	800118c <__aeabi_d2f+0xc4>
 80011c2:	0033      	movs	r3, r6
 80011c4:	e79e      	b.n	8001104 <__aeabi_d2f+0x3c>
 80011c6:	46c0      	nop			; (mov r8, r8)
 80011c8:	000007fe 	.word	0x000007fe
 80011cc:	fffffc80 	.word	0xfffffc80
 80011d0:	fffffca2 	.word	0xfffffca2
 80011d4:	fffffc82 	.word	0xfffffc82

080011d8 <__aeabi_cdrcmple>:
 80011d8:	4684      	mov	ip, r0
 80011da:	0010      	movs	r0, r2
 80011dc:	4662      	mov	r2, ip
 80011de:	468c      	mov	ip, r1
 80011e0:	0019      	movs	r1, r3
 80011e2:	4663      	mov	r3, ip
 80011e4:	e000      	b.n	80011e8 <__aeabi_cdcmpeq>
 80011e6:	46c0      	nop			; (mov r8, r8)

080011e8 <__aeabi_cdcmpeq>:
 80011e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80011ea:	f000 f8f9 	bl	80013e0 <__ledf2>
 80011ee:	2800      	cmp	r0, #0
 80011f0:	d401      	bmi.n	80011f6 <__aeabi_cdcmpeq+0xe>
 80011f2:	2100      	movs	r1, #0
 80011f4:	42c8      	cmn	r0, r1
 80011f6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080011f8 <__aeabi_dcmpeq>:
 80011f8:	b510      	push	{r4, lr}
 80011fa:	f000 f849 	bl	8001290 <__eqdf2>
 80011fe:	4240      	negs	r0, r0
 8001200:	3001      	adds	r0, #1
 8001202:	bd10      	pop	{r4, pc}

08001204 <__aeabi_dcmplt>:
 8001204:	b510      	push	{r4, lr}
 8001206:	f000 f8eb 	bl	80013e0 <__ledf2>
 800120a:	2800      	cmp	r0, #0
 800120c:	db01      	blt.n	8001212 <__aeabi_dcmplt+0xe>
 800120e:	2000      	movs	r0, #0
 8001210:	bd10      	pop	{r4, pc}
 8001212:	2001      	movs	r0, #1
 8001214:	bd10      	pop	{r4, pc}
 8001216:	46c0      	nop			; (mov r8, r8)

08001218 <__aeabi_dcmple>:
 8001218:	b510      	push	{r4, lr}
 800121a:	f000 f8e1 	bl	80013e0 <__ledf2>
 800121e:	2800      	cmp	r0, #0
 8001220:	dd01      	ble.n	8001226 <__aeabi_dcmple+0xe>
 8001222:	2000      	movs	r0, #0
 8001224:	bd10      	pop	{r4, pc}
 8001226:	2001      	movs	r0, #1
 8001228:	bd10      	pop	{r4, pc}
 800122a:	46c0      	nop			; (mov r8, r8)

0800122c <__aeabi_dcmpgt>:
 800122c:	b510      	push	{r4, lr}
 800122e:	f000 f871 	bl	8001314 <__gedf2>
 8001232:	2800      	cmp	r0, #0
 8001234:	dc01      	bgt.n	800123a <__aeabi_dcmpgt+0xe>
 8001236:	2000      	movs	r0, #0
 8001238:	bd10      	pop	{r4, pc}
 800123a:	2001      	movs	r0, #1
 800123c:	bd10      	pop	{r4, pc}
 800123e:	46c0      	nop			; (mov r8, r8)

08001240 <__aeabi_dcmpge>:
 8001240:	b510      	push	{r4, lr}
 8001242:	f000 f867 	bl	8001314 <__gedf2>
 8001246:	2800      	cmp	r0, #0
 8001248:	da01      	bge.n	800124e <__aeabi_dcmpge+0xe>
 800124a:	2000      	movs	r0, #0
 800124c:	bd10      	pop	{r4, pc}
 800124e:	2001      	movs	r0, #1
 8001250:	bd10      	pop	{r4, pc}
 8001252:	46c0      	nop			; (mov r8, r8)

08001254 <__clzsi2>:
 8001254:	211c      	movs	r1, #28
 8001256:	2301      	movs	r3, #1
 8001258:	041b      	lsls	r3, r3, #16
 800125a:	4298      	cmp	r0, r3
 800125c:	d301      	bcc.n	8001262 <__clzsi2+0xe>
 800125e:	0c00      	lsrs	r0, r0, #16
 8001260:	3910      	subs	r1, #16
 8001262:	0a1b      	lsrs	r3, r3, #8
 8001264:	4298      	cmp	r0, r3
 8001266:	d301      	bcc.n	800126c <__clzsi2+0x18>
 8001268:	0a00      	lsrs	r0, r0, #8
 800126a:	3908      	subs	r1, #8
 800126c:	091b      	lsrs	r3, r3, #4
 800126e:	4298      	cmp	r0, r3
 8001270:	d301      	bcc.n	8001276 <__clzsi2+0x22>
 8001272:	0900      	lsrs	r0, r0, #4
 8001274:	3904      	subs	r1, #4
 8001276:	a202      	add	r2, pc, #8	; (adr r2, 8001280 <__clzsi2+0x2c>)
 8001278:	5c10      	ldrb	r0, [r2, r0]
 800127a:	1840      	adds	r0, r0, r1
 800127c:	4770      	bx	lr
 800127e:	46c0      	nop			; (mov r8, r8)
 8001280:	02020304 	.word	0x02020304
 8001284:	01010101 	.word	0x01010101
	...

08001290 <__eqdf2>:
 8001290:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001292:	464e      	mov	r6, r9
 8001294:	4645      	mov	r5, r8
 8001296:	46de      	mov	lr, fp
 8001298:	4657      	mov	r7, sl
 800129a:	4690      	mov	r8, r2
 800129c:	b5e0      	push	{r5, r6, r7, lr}
 800129e:	0017      	movs	r7, r2
 80012a0:	031a      	lsls	r2, r3, #12
 80012a2:	0b12      	lsrs	r2, r2, #12
 80012a4:	0005      	movs	r5, r0
 80012a6:	4684      	mov	ip, r0
 80012a8:	4819      	ldr	r0, [pc, #100]	; (8001310 <__eqdf2+0x80>)
 80012aa:	030e      	lsls	r6, r1, #12
 80012ac:	004c      	lsls	r4, r1, #1
 80012ae:	4691      	mov	r9, r2
 80012b0:	005a      	lsls	r2, r3, #1
 80012b2:	0fdb      	lsrs	r3, r3, #31
 80012b4:	469b      	mov	fp, r3
 80012b6:	0b36      	lsrs	r6, r6, #12
 80012b8:	0d64      	lsrs	r4, r4, #21
 80012ba:	0fc9      	lsrs	r1, r1, #31
 80012bc:	0d52      	lsrs	r2, r2, #21
 80012be:	4284      	cmp	r4, r0
 80012c0:	d019      	beq.n	80012f6 <__eqdf2+0x66>
 80012c2:	4282      	cmp	r2, r0
 80012c4:	d010      	beq.n	80012e8 <__eqdf2+0x58>
 80012c6:	2001      	movs	r0, #1
 80012c8:	4294      	cmp	r4, r2
 80012ca:	d10e      	bne.n	80012ea <__eqdf2+0x5a>
 80012cc:	454e      	cmp	r6, r9
 80012ce:	d10c      	bne.n	80012ea <__eqdf2+0x5a>
 80012d0:	2001      	movs	r0, #1
 80012d2:	45c4      	cmp	ip, r8
 80012d4:	d109      	bne.n	80012ea <__eqdf2+0x5a>
 80012d6:	4559      	cmp	r1, fp
 80012d8:	d017      	beq.n	800130a <__eqdf2+0x7a>
 80012da:	2c00      	cmp	r4, #0
 80012dc:	d105      	bne.n	80012ea <__eqdf2+0x5a>
 80012de:	0030      	movs	r0, r6
 80012e0:	4328      	orrs	r0, r5
 80012e2:	1e43      	subs	r3, r0, #1
 80012e4:	4198      	sbcs	r0, r3
 80012e6:	e000      	b.n	80012ea <__eqdf2+0x5a>
 80012e8:	2001      	movs	r0, #1
 80012ea:	bcf0      	pop	{r4, r5, r6, r7}
 80012ec:	46bb      	mov	fp, r7
 80012ee:	46b2      	mov	sl, r6
 80012f0:	46a9      	mov	r9, r5
 80012f2:	46a0      	mov	r8, r4
 80012f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012f6:	0033      	movs	r3, r6
 80012f8:	2001      	movs	r0, #1
 80012fa:	432b      	orrs	r3, r5
 80012fc:	d1f5      	bne.n	80012ea <__eqdf2+0x5a>
 80012fe:	42a2      	cmp	r2, r4
 8001300:	d1f3      	bne.n	80012ea <__eqdf2+0x5a>
 8001302:	464b      	mov	r3, r9
 8001304:	433b      	orrs	r3, r7
 8001306:	d1f0      	bne.n	80012ea <__eqdf2+0x5a>
 8001308:	e7e2      	b.n	80012d0 <__eqdf2+0x40>
 800130a:	2000      	movs	r0, #0
 800130c:	e7ed      	b.n	80012ea <__eqdf2+0x5a>
 800130e:	46c0      	nop			; (mov r8, r8)
 8001310:	000007ff 	.word	0x000007ff

08001314 <__gedf2>:
 8001314:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001316:	4647      	mov	r7, r8
 8001318:	46ce      	mov	lr, r9
 800131a:	0004      	movs	r4, r0
 800131c:	0018      	movs	r0, r3
 800131e:	0016      	movs	r6, r2
 8001320:	031b      	lsls	r3, r3, #12
 8001322:	0b1b      	lsrs	r3, r3, #12
 8001324:	4d2d      	ldr	r5, [pc, #180]	; (80013dc <__gedf2+0xc8>)
 8001326:	004a      	lsls	r2, r1, #1
 8001328:	4699      	mov	r9, r3
 800132a:	b580      	push	{r7, lr}
 800132c:	0043      	lsls	r3, r0, #1
 800132e:	030f      	lsls	r7, r1, #12
 8001330:	46a4      	mov	ip, r4
 8001332:	46b0      	mov	r8, r6
 8001334:	0b3f      	lsrs	r7, r7, #12
 8001336:	0d52      	lsrs	r2, r2, #21
 8001338:	0fc9      	lsrs	r1, r1, #31
 800133a:	0d5b      	lsrs	r3, r3, #21
 800133c:	0fc0      	lsrs	r0, r0, #31
 800133e:	42aa      	cmp	r2, r5
 8001340:	d021      	beq.n	8001386 <__gedf2+0x72>
 8001342:	42ab      	cmp	r3, r5
 8001344:	d013      	beq.n	800136e <__gedf2+0x5a>
 8001346:	2a00      	cmp	r2, #0
 8001348:	d122      	bne.n	8001390 <__gedf2+0x7c>
 800134a:	433c      	orrs	r4, r7
 800134c:	2b00      	cmp	r3, #0
 800134e:	d102      	bne.n	8001356 <__gedf2+0x42>
 8001350:	464d      	mov	r5, r9
 8001352:	432e      	orrs	r6, r5
 8001354:	d022      	beq.n	800139c <__gedf2+0x88>
 8001356:	2c00      	cmp	r4, #0
 8001358:	d010      	beq.n	800137c <__gedf2+0x68>
 800135a:	4281      	cmp	r1, r0
 800135c:	d022      	beq.n	80013a4 <__gedf2+0x90>
 800135e:	2002      	movs	r0, #2
 8001360:	3901      	subs	r1, #1
 8001362:	4008      	ands	r0, r1
 8001364:	3801      	subs	r0, #1
 8001366:	bcc0      	pop	{r6, r7}
 8001368:	46b9      	mov	r9, r7
 800136a:	46b0      	mov	r8, r6
 800136c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800136e:	464d      	mov	r5, r9
 8001370:	432e      	orrs	r6, r5
 8001372:	d129      	bne.n	80013c8 <__gedf2+0xb4>
 8001374:	2a00      	cmp	r2, #0
 8001376:	d1f0      	bne.n	800135a <__gedf2+0x46>
 8001378:	433c      	orrs	r4, r7
 800137a:	d1ee      	bne.n	800135a <__gedf2+0x46>
 800137c:	2800      	cmp	r0, #0
 800137e:	d1f2      	bne.n	8001366 <__gedf2+0x52>
 8001380:	2001      	movs	r0, #1
 8001382:	4240      	negs	r0, r0
 8001384:	e7ef      	b.n	8001366 <__gedf2+0x52>
 8001386:	003d      	movs	r5, r7
 8001388:	4325      	orrs	r5, r4
 800138a:	d11d      	bne.n	80013c8 <__gedf2+0xb4>
 800138c:	4293      	cmp	r3, r2
 800138e:	d0ee      	beq.n	800136e <__gedf2+0x5a>
 8001390:	2b00      	cmp	r3, #0
 8001392:	d1e2      	bne.n	800135a <__gedf2+0x46>
 8001394:	464c      	mov	r4, r9
 8001396:	4326      	orrs	r6, r4
 8001398:	d1df      	bne.n	800135a <__gedf2+0x46>
 800139a:	e7e0      	b.n	800135e <__gedf2+0x4a>
 800139c:	2000      	movs	r0, #0
 800139e:	2c00      	cmp	r4, #0
 80013a0:	d0e1      	beq.n	8001366 <__gedf2+0x52>
 80013a2:	e7dc      	b.n	800135e <__gedf2+0x4a>
 80013a4:	429a      	cmp	r2, r3
 80013a6:	dc0a      	bgt.n	80013be <__gedf2+0xaa>
 80013a8:	dbe8      	blt.n	800137c <__gedf2+0x68>
 80013aa:	454f      	cmp	r7, r9
 80013ac:	d8d7      	bhi.n	800135e <__gedf2+0x4a>
 80013ae:	d00e      	beq.n	80013ce <__gedf2+0xba>
 80013b0:	2000      	movs	r0, #0
 80013b2:	454f      	cmp	r7, r9
 80013b4:	d2d7      	bcs.n	8001366 <__gedf2+0x52>
 80013b6:	2900      	cmp	r1, #0
 80013b8:	d0e2      	beq.n	8001380 <__gedf2+0x6c>
 80013ba:	0008      	movs	r0, r1
 80013bc:	e7d3      	b.n	8001366 <__gedf2+0x52>
 80013be:	4243      	negs	r3, r0
 80013c0:	4158      	adcs	r0, r3
 80013c2:	0040      	lsls	r0, r0, #1
 80013c4:	3801      	subs	r0, #1
 80013c6:	e7ce      	b.n	8001366 <__gedf2+0x52>
 80013c8:	2002      	movs	r0, #2
 80013ca:	4240      	negs	r0, r0
 80013cc:	e7cb      	b.n	8001366 <__gedf2+0x52>
 80013ce:	45c4      	cmp	ip, r8
 80013d0:	d8c5      	bhi.n	800135e <__gedf2+0x4a>
 80013d2:	2000      	movs	r0, #0
 80013d4:	45c4      	cmp	ip, r8
 80013d6:	d2c6      	bcs.n	8001366 <__gedf2+0x52>
 80013d8:	e7ed      	b.n	80013b6 <__gedf2+0xa2>
 80013da:	46c0      	nop			; (mov r8, r8)
 80013dc:	000007ff 	.word	0x000007ff

080013e0 <__ledf2>:
 80013e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013e2:	4647      	mov	r7, r8
 80013e4:	46ce      	mov	lr, r9
 80013e6:	0004      	movs	r4, r0
 80013e8:	0018      	movs	r0, r3
 80013ea:	0016      	movs	r6, r2
 80013ec:	031b      	lsls	r3, r3, #12
 80013ee:	0b1b      	lsrs	r3, r3, #12
 80013f0:	4d2c      	ldr	r5, [pc, #176]	; (80014a4 <__ledf2+0xc4>)
 80013f2:	004a      	lsls	r2, r1, #1
 80013f4:	4699      	mov	r9, r3
 80013f6:	b580      	push	{r7, lr}
 80013f8:	0043      	lsls	r3, r0, #1
 80013fa:	030f      	lsls	r7, r1, #12
 80013fc:	46a4      	mov	ip, r4
 80013fe:	46b0      	mov	r8, r6
 8001400:	0b3f      	lsrs	r7, r7, #12
 8001402:	0d52      	lsrs	r2, r2, #21
 8001404:	0fc9      	lsrs	r1, r1, #31
 8001406:	0d5b      	lsrs	r3, r3, #21
 8001408:	0fc0      	lsrs	r0, r0, #31
 800140a:	42aa      	cmp	r2, r5
 800140c:	d00d      	beq.n	800142a <__ledf2+0x4a>
 800140e:	42ab      	cmp	r3, r5
 8001410:	d010      	beq.n	8001434 <__ledf2+0x54>
 8001412:	2a00      	cmp	r2, #0
 8001414:	d127      	bne.n	8001466 <__ledf2+0x86>
 8001416:	433c      	orrs	r4, r7
 8001418:	2b00      	cmp	r3, #0
 800141a:	d111      	bne.n	8001440 <__ledf2+0x60>
 800141c:	464d      	mov	r5, r9
 800141e:	432e      	orrs	r6, r5
 8001420:	d10e      	bne.n	8001440 <__ledf2+0x60>
 8001422:	2000      	movs	r0, #0
 8001424:	2c00      	cmp	r4, #0
 8001426:	d015      	beq.n	8001454 <__ledf2+0x74>
 8001428:	e00e      	b.n	8001448 <__ledf2+0x68>
 800142a:	003d      	movs	r5, r7
 800142c:	4325      	orrs	r5, r4
 800142e:	d110      	bne.n	8001452 <__ledf2+0x72>
 8001430:	4293      	cmp	r3, r2
 8001432:	d118      	bne.n	8001466 <__ledf2+0x86>
 8001434:	464d      	mov	r5, r9
 8001436:	432e      	orrs	r6, r5
 8001438:	d10b      	bne.n	8001452 <__ledf2+0x72>
 800143a:	2a00      	cmp	r2, #0
 800143c:	d102      	bne.n	8001444 <__ledf2+0x64>
 800143e:	433c      	orrs	r4, r7
 8001440:	2c00      	cmp	r4, #0
 8001442:	d00b      	beq.n	800145c <__ledf2+0x7c>
 8001444:	4281      	cmp	r1, r0
 8001446:	d014      	beq.n	8001472 <__ledf2+0x92>
 8001448:	2002      	movs	r0, #2
 800144a:	3901      	subs	r1, #1
 800144c:	4008      	ands	r0, r1
 800144e:	3801      	subs	r0, #1
 8001450:	e000      	b.n	8001454 <__ledf2+0x74>
 8001452:	2002      	movs	r0, #2
 8001454:	bcc0      	pop	{r6, r7}
 8001456:	46b9      	mov	r9, r7
 8001458:	46b0      	mov	r8, r6
 800145a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800145c:	2800      	cmp	r0, #0
 800145e:	d1f9      	bne.n	8001454 <__ledf2+0x74>
 8001460:	2001      	movs	r0, #1
 8001462:	4240      	negs	r0, r0
 8001464:	e7f6      	b.n	8001454 <__ledf2+0x74>
 8001466:	2b00      	cmp	r3, #0
 8001468:	d1ec      	bne.n	8001444 <__ledf2+0x64>
 800146a:	464c      	mov	r4, r9
 800146c:	4326      	orrs	r6, r4
 800146e:	d1e9      	bne.n	8001444 <__ledf2+0x64>
 8001470:	e7ea      	b.n	8001448 <__ledf2+0x68>
 8001472:	429a      	cmp	r2, r3
 8001474:	dd04      	ble.n	8001480 <__ledf2+0xa0>
 8001476:	4243      	negs	r3, r0
 8001478:	4158      	adcs	r0, r3
 800147a:	0040      	lsls	r0, r0, #1
 800147c:	3801      	subs	r0, #1
 800147e:	e7e9      	b.n	8001454 <__ledf2+0x74>
 8001480:	429a      	cmp	r2, r3
 8001482:	dbeb      	blt.n	800145c <__ledf2+0x7c>
 8001484:	454f      	cmp	r7, r9
 8001486:	d8df      	bhi.n	8001448 <__ledf2+0x68>
 8001488:	d006      	beq.n	8001498 <__ledf2+0xb8>
 800148a:	2000      	movs	r0, #0
 800148c:	454f      	cmp	r7, r9
 800148e:	d2e1      	bcs.n	8001454 <__ledf2+0x74>
 8001490:	2900      	cmp	r1, #0
 8001492:	d0e5      	beq.n	8001460 <__ledf2+0x80>
 8001494:	0008      	movs	r0, r1
 8001496:	e7dd      	b.n	8001454 <__ledf2+0x74>
 8001498:	45c4      	cmp	ip, r8
 800149a:	d8d5      	bhi.n	8001448 <__ledf2+0x68>
 800149c:	2000      	movs	r0, #0
 800149e:	45c4      	cmp	ip, r8
 80014a0:	d2d8      	bcs.n	8001454 <__ledf2+0x74>
 80014a2:	e7f5      	b.n	8001490 <__ledf2+0xb0>
 80014a4:	000007ff 	.word	0x000007ff

080014a8 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b084      	sub	sp, #16
 80014ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80014ae:	1d3b      	adds	r3, r7, #4
 80014b0:	0018      	movs	r0, r3
 80014b2:	230c      	movs	r3, #12
 80014b4:	001a      	movs	r2, r3
 80014b6:	2100      	movs	r1, #0
 80014b8:	f003 fdae 	bl	8005018 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80014bc:	4b2c      	ldr	r3, [pc, #176]	; (8001570 <MX_ADC_Init+0xc8>)
 80014be:	4a2d      	ldr	r2, [pc, #180]	; (8001574 <MX_ADC_Init+0xcc>)
 80014c0:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80014c2:	4b2b      	ldr	r3, [pc, #172]	; (8001570 <MX_ADC_Init+0xc8>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80014c8:	4b29      	ldr	r3, [pc, #164]	; (8001570 <MX_ADC_Init+0xc8>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014ce:	4b28      	ldr	r3, [pc, #160]	; (8001570 <MX_ADC_Init+0xc8>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80014d4:	4b26      	ldr	r3, [pc, #152]	; (8001570 <MX_ADC_Init+0xc8>)
 80014d6:	2201      	movs	r2, #1
 80014d8:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014da:	4b25      	ldr	r3, [pc, #148]	; (8001570 <MX_ADC_Init+0xc8>)
 80014dc:	2204      	movs	r2, #4
 80014de:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80014e0:	4b23      	ldr	r3, [pc, #140]	; (8001570 <MX_ADC_Init+0xc8>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80014e6:	4b22      	ldr	r3, [pc, #136]	; (8001570 <MX_ADC_Init+0xc8>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 80014ec:	4b20      	ldr	r3, [pc, #128]	; (8001570 <MX_ADC_Init+0xc8>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80014f2:	4b1f      	ldr	r3, [pc, #124]	; (8001570 <MX_ADC_Init+0xc8>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014f8:	4b1d      	ldr	r3, [pc, #116]	; (8001570 <MX_ADC_Init+0xc8>)
 80014fa:	22c2      	movs	r2, #194	; 0xc2
 80014fc:	32ff      	adds	r2, #255	; 0xff
 80014fe:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001500:	4b1b      	ldr	r3, [pc, #108]	; (8001570 <MX_ADC_Init+0xc8>)
 8001502:	2200      	movs	r2, #0
 8001504:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8001506:	4b1a      	ldr	r3, [pc, #104]	; (8001570 <MX_ADC_Init+0xc8>)
 8001508:	2224      	movs	r2, #36	; 0x24
 800150a:	2100      	movs	r1, #0
 800150c:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800150e:	4b18      	ldr	r3, [pc, #96]	; (8001570 <MX_ADC_Init+0xc8>)
 8001510:	2201      	movs	r2, #1
 8001512:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001514:	4b16      	ldr	r3, [pc, #88]	; (8001570 <MX_ADC_Init+0xc8>)
 8001516:	0018      	movs	r0, r3
 8001518:	f000 fdf8 	bl	800210c <HAL_ADC_Init>
 800151c:	1e03      	subs	r3, r0, #0
 800151e:	d001      	beq.n	8001524 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8001520:	f000 fbb2 	bl	8001c88 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001524:	1d3b      	adds	r3, r7, #4
 8001526:	2208      	movs	r2, #8
 8001528:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800152a:	1d3b      	adds	r3, r7, #4
 800152c:	2280      	movs	r2, #128	; 0x80
 800152e:	0152      	lsls	r2, r2, #5
 8001530:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 8001532:	1d3b      	adds	r3, r7, #4
 8001534:	2201      	movs	r2, #1
 8001536:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001538:	1d3a      	adds	r2, r7, #4
 800153a:	4b0d      	ldr	r3, [pc, #52]	; (8001570 <MX_ADC_Init+0xc8>)
 800153c:	0011      	movs	r1, r2
 800153e:	0018      	movs	r0, r3
 8001540:	f001 f81c 	bl	800257c <HAL_ADC_ConfigChannel>
 8001544:	1e03      	subs	r3, r0, #0
 8001546:	d001      	beq.n	800154c <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 8001548:	f000 fb9e 	bl	8001c88 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800154c:	1d3b      	adds	r3, r7, #4
 800154e:	2209      	movs	r2, #9
 8001550:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001552:	1d3a      	adds	r2, r7, #4
 8001554:	4b06      	ldr	r3, [pc, #24]	; (8001570 <MX_ADC_Init+0xc8>)
 8001556:	0011      	movs	r1, r2
 8001558:	0018      	movs	r0, r3
 800155a:	f001 f80f 	bl	800257c <HAL_ADC_ConfigChannel>
 800155e:	1e03      	subs	r3, r0, #0
 8001560:	d001      	beq.n	8001566 <MX_ADC_Init+0xbe>
  {
    Error_Handler();
 8001562:	f000 fb91 	bl	8001c88 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8001566:	46c0      	nop			; (mov r8, r8)
 8001568:	46bd      	mov	sp, r7
 800156a:	b004      	add	sp, #16
 800156c:	bd80      	pop	{r7, pc}
 800156e:	46c0      	nop			; (mov r8, r8)
 8001570:	20000028 	.word	0x20000028
 8001574:	40012400 	.word	0x40012400

08001578 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001578:	b590      	push	{r4, r7, lr}
 800157a:	b08b      	sub	sp, #44	; 0x2c
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001580:	2414      	movs	r4, #20
 8001582:	193b      	adds	r3, r7, r4
 8001584:	0018      	movs	r0, r3
 8001586:	2314      	movs	r3, #20
 8001588:	001a      	movs	r2, r3
 800158a:	2100      	movs	r1, #0
 800158c:	f003 fd44 	bl	8005018 <memset>
  if(adcHandle->Instance==ADC1)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a18      	ldr	r2, [pc, #96]	; (80015f8 <HAL_ADC_MspInit+0x80>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d12a      	bne.n	80015f0 <HAL_ADC_MspInit+0x78>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800159a:	4b18      	ldr	r3, [pc, #96]	; (80015fc <HAL_ADC_MspInit+0x84>)
 800159c:	699a      	ldr	r2, [r3, #24]
 800159e:	4b17      	ldr	r3, [pc, #92]	; (80015fc <HAL_ADC_MspInit+0x84>)
 80015a0:	2180      	movs	r1, #128	; 0x80
 80015a2:	0089      	lsls	r1, r1, #2
 80015a4:	430a      	orrs	r2, r1
 80015a6:	619a      	str	r2, [r3, #24]
 80015a8:	4b14      	ldr	r3, [pc, #80]	; (80015fc <HAL_ADC_MspInit+0x84>)
 80015aa:	699a      	ldr	r2, [r3, #24]
 80015ac:	2380      	movs	r3, #128	; 0x80
 80015ae:	009b      	lsls	r3, r3, #2
 80015b0:	4013      	ands	r3, r2
 80015b2:	613b      	str	r3, [r7, #16]
 80015b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015b6:	4b11      	ldr	r3, [pc, #68]	; (80015fc <HAL_ADC_MspInit+0x84>)
 80015b8:	695a      	ldr	r2, [r3, #20]
 80015ba:	4b10      	ldr	r3, [pc, #64]	; (80015fc <HAL_ADC_MspInit+0x84>)
 80015bc:	2180      	movs	r1, #128	; 0x80
 80015be:	02c9      	lsls	r1, r1, #11
 80015c0:	430a      	orrs	r2, r1
 80015c2:	615a      	str	r2, [r3, #20]
 80015c4:	4b0d      	ldr	r3, [pc, #52]	; (80015fc <HAL_ADC_MspInit+0x84>)
 80015c6:	695a      	ldr	r2, [r3, #20]
 80015c8:	2380      	movs	r3, #128	; 0x80
 80015ca:	02db      	lsls	r3, r3, #11
 80015cc:	4013      	ands	r3, r2
 80015ce:	60fb      	str	r3, [r7, #12]
 80015d0:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PB0     ------> ADC_IN8
    PB1     ------> ADC_IN9
    */
    GPIO_InitStruct.Pin = AIR_N_CURRENT_SENSOR_uC_Pin|AIR_P_CURRENT_SENSOR_uC_Pin;
 80015d2:	193b      	adds	r3, r7, r4
 80015d4:	2203      	movs	r2, #3
 80015d6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015d8:	193b      	adds	r3, r7, r4
 80015da:	2203      	movs	r2, #3
 80015dc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015de:	193b      	adds	r3, r7, r4
 80015e0:	2200      	movs	r2, #0
 80015e2:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015e4:	193b      	adds	r3, r7, r4
 80015e6:	4a06      	ldr	r2, [pc, #24]	; (8001600 <HAL_ADC_MspInit+0x88>)
 80015e8:	0019      	movs	r1, r3
 80015ea:	0010      	movs	r0, r2
 80015ec:	f001 fbe8 	bl	8002dc0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80015f0:	46c0      	nop			; (mov r8, r8)
 80015f2:	46bd      	mov	sp, r7
 80015f4:	b00b      	add	sp, #44	; 0x2c
 80015f6:	bd90      	pop	{r4, r7, pc}
 80015f8:	40012400 	.word	0x40012400
 80015fc:	40021000 	.word	0x40021000
 8001600:	48000400 	.word	0x48000400

08001604 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8001608:	4b17      	ldr	r3, [pc, #92]	; (8001668 <MX_CAN_Init+0x64>)
 800160a:	4a18      	ldr	r2, [pc, #96]	; (800166c <MX_CAN_Init+0x68>)
 800160c:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 800160e:	4b16      	ldr	r3, [pc, #88]	; (8001668 <MX_CAN_Init+0x64>)
 8001610:	2210      	movs	r2, #16
 8001612:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8001614:	4b14      	ldr	r3, [pc, #80]	; (8001668 <MX_CAN_Init+0x64>)
 8001616:	2200      	movs	r2, #0
 8001618:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800161a:	4b13      	ldr	r3, [pc, #76]	; (8001668 <MX_CAN_Init+0x64>)
 800161c:	2200      	movs	r2, #0
 800161e:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 8001620:	4b11      	ldr	r3, [pc, #68]	; (8001668 <MX_CAN_Init+0x64>)
 8001622:	2200      	movs	r2, #0
 8001624:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001626:	4b10      	ldr	r3, [pc, #64]	; (8001668 <MX_CAN_Init+0x64>)
 8001628:	2200      	movs	r2, #0
 800162a:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800162c:	4b0e      	ldr	r3, [pc, #56]	; (8001668 <MX_CAN_Init+0x64>)
 800162e:	2200      	movs	r2, #0
 8001630:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8001632:	4b0d      	ldr	r3, [pc, #52]	; (8001668 <MX_CAN_Init+0x64>)
 8001634:	2200      	movs	r2, #0
 8001636:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8001638:	4b0b      	ldr	r3, [pc, #44]	; (8001668 <MX_CAN_Init+0x64>)
 800163a:	2200      	movs	r2, #0
 800163c:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800163e:	4b0a      	ldr	r3, [pc, #40]	; (8001668 <MX_CAN_Init+0x64>)
 8001640:	2200      	movs	r2, #0
 8001642:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8001644:	4b08      	ldr	r3, [pc, #32]	; (8001668 <MX_CAN_Init+0x64>)
 8001646:	2200      	movs	r2, #0
 8001648:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800164a:	4b07      	ldr	r3, [pc, #28]	; (8001668 <MX_CAN_Init+0x64>)
 800164c:	2200      	movs	r2, #0
 800164e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001650:	4b05      	ldr	r3, [pc, #20]	; (8001668 <MX_CAN_Init+0x64>)
 8001652:	0018      	movs	r0, r3
 8001654:	f001 f924 	bl	80028a0 <HAL_CAN_Init>
 8001658:	1e03      	subs	r3, r0, #0
 800165a:	d001      	beq.n	8001660 <MX_CAN_Init+0x5c>
  {
    Error_Handler();
 800165c:	f000 fb14 	bl	8001c88 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8001660:	46c0      	nop			; (mov r8, r8)
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	46c0      	nop			; (mov r8, r8)
 8001668:	20000068 	.word	0x20000068
 800166c:	40006400 	.word	0x40006400

08001670 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001670:	b590      	push	{r4, r7, lr}
 8001672:	b08b      	sub	sp, #44	; 0x2c
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001678:	2414      	movs	r4, #20
 800167a:	193b      	adds	r3, r7, r4
 800167c:	0018      	movs	r0, r3
 800167e:	2314      	movs	r3, #20
 8001680:	001a      	movs	r2, r3
 8001682:	2100      	movs	r1, #0
 8001684:	f003 fcc8 	bl	8005018 <memset>
  if(canHandle->Instance==CAN)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	4a1d      	ldr	r2, [pc, #116]	; (8001704 <HAL_CAN_MspInit+0x94>)
 800168e:	4293      	cmp	r3, r2
 8001690:	d133      	bne.n	80016fa <HAL_CAN_MspInit+0x8a>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001692:	4b1d      	ldr	r3, [pc, #116]	; (8001708 <HAL_CAN_MspInit+0x98>)
 8001694:	69da      	ldr	r2, [r3, #28]
 8001696:	4b1c      	ldr	r3, [pc, #112]	; (8001708 <HAL_CAN_MspInit+0x98>)
 8001698:	2180      	movs	r1, #128	; 0x80
 800169a:	0489      	lsls	r1, r1, #18
 800169c:	430a      	orrs	r2, r1
 800169e:	61da      	str	r2, [r3, #28]
 80016a0:	4b19      	ldr	r3, [pc, #100]	; (8001708 <HAL_CAN_MspInit+0x98>)
 80016a2:	69da      	ldr	r2, [r3, #28]
 80016a4:	2380      	movs	r3, #128	; 0x80
 80016a6:	049b      	lsls	r3, r3, #18
 80016a8:	4013      	ands	r3, r2
 80016aa:	613b      	str	r3, [r7, #16]
 80016ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ae:	4b16      	ldr	r3, [pc, #88]	; (8001708 <HAL_CAN_MspInit+0x98>)
 80016b0:	695a      	ldr	r2, [r3, #20]
 80016b2:	4b15      	ldr	r3, [pc, #84]	; (8001708 <HAL_CAN_MspInit+0x98>)
 80016b4:	2180      	movs	r1, #128	; 0x80
 80016b6:	0289      	lsls	r1, r1, #10
 80016b8:	430a      	orrs	r2, r1
 80016ba:	615a      	str	r2, [r3, #20]
 80016bc:	4b12      	ldr	r3, [pc, #72]	; (8001708 <HAL_CAN_MspInit+0x98>)
 80016be:	695a      	ldr	r2, [r3, #20]
 80016c0:	2380      	movs	r3, #128	; 0x80
 80016c2:	029b      	lsls	r3, r3, #10
 80016c4:	4013      	ands	r3, r2
 80016c6:	60fb      	str	r3, [r7, #12]
 80016c8:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80016ca:	193b      	adds	r3, r7, r4
 80016cc:	22c0      	movs	r2, #192	; 0xc0
 80016ce:	0152      	lsls	r2, r2, #5
 80016d0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016d2:	0021      	movs	r1, r4
 80016d4:	187b      	adds	r3, r7, r1
 80016d6:	2202      	movs	r2, #2
 80016d8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016da:	187b      	adds	r3, r7, r1
 80016dc:	2200      	movs	r2, #0
 80016de:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016e0:	187b      	adds	r3, r7, r1
 80016e2:	2203      	movs	r2, #3
 80016e4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 80016e6:	187b      	adds	r3, r7, r1
 80016e8:	2204      	movs	r2, #4
 80016ea:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ec:	187a      	adds	r2, r7, r1
 80016ee:	2390      	movs	r3, #144	; 0x90
 80016f0:	05db      	lsls	r3, r3, #23
 80016f2:	0011      	movs	r1, r2
 80016f4:	0018      	movs	r0, r3
 80016f6:	f001 fb63 	bl	8002dc0 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 80016fa:	46c0      	nop			; (mov r8, r8)
 80016fc:	46bd      	mov	sp, r7
 80016fe:	b00b      	add	sp, #44	; 0x2c
 8001700:	bd90      	pop	{r4, r7, pc}
 8001702:	46c0      	nop			; (mov r8, r8)
 8001704:	40006400 	.word	0x40006400
 8001708:	40021000 	.word	0x40021000

0800170c <CAN_Transmit>:
 * @param TxMailbox uint32_t pointer to array that contains whole CAN message to transmit.
 * 
 * @retval None.
 **/
void CAN_Transmit(CAN_TxHeaderTypeDef *TxHeader, uint8_t TxDLC, uint8_t *TxData, uint32_t *TxMailbox)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b084      	sub	sp, #16
 8001710:	af00      	add	r7, sp, #0
 8001712:	60f8      	str	r0, [r7, #12]
 8001714:	607a      	str	r2, [r7, #4]
 8001716:	603b      	str	r3, [r7, #0]
 8001718:	200b      	movs	r0, #11
 800171a:	183b      	adds	r3, r7, r0
 800171c:	1c0a      	adds	r2, r1, #0
 800171e:	701a      	strb	r2, [r3, #0]
	TxHeader->DLC = TxDLC;
 8001720:	183b      	adds	r3, r7, r0
 8001722:	781a      	ldrb	r2, [r3, #0]
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	611a      	str	r2, [r3, #16]
	if(HAL_CAN_AddTxMessage(&hcan, TxHeader, TxData, TxMailbox) != HAL_OK)
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	68f9      	ldr	r1, [r7, #12]
 800172e:	4805      	ldr	r0, [pc, #20]	; (8001744 <CAN_Transmit+0x38>)
 8001730:	f001 f9b4 	bl	8002a9c <HAL_CAN_AddTxMessage>
 8001734:	1e03      	subs	r3, r0, #0
 8001736:	d001      	beq.n	800173c <CAN_Transmit+0x30>
	{
		CANBUS_Error_Handler();
 8001738:	f000 f824 	bl	8001784 <CANBUS_Error_Handler>
	}
}
 800173c:	46c0      	nop			; (mov r8, r8)
 800173e:	46bd      	mov	sp, r7
 8001740:	b004      	add	sp, #16
 8001742:	bd80      	pop	{r7, pc}
 8001744:	20000068 	.word	0x20000068

08001748 <CAN_ReportError>:
 * @param ErrorID ID of reported Error Register]
 * 
 * @retval None.
 **/
void CAN_ReportError(ErrorRegsID ErrorID) //tego uzywam np. w IMD_Check
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
 800174e:	0002      	movs	r2, r0
 8001750:	1dfb      	adds	r3, r7, #7
 8001752:	701a      	strb	r2, [r3, #0]
	TxData[ErrorMessage_reg] = Error_ReportMessage;             // 1st Data Byte: Standard Error Report instruction 
 8001754:	4b08      	ldr	r3, [pc, #32]	; (8001778 <CAN_ReportError+0x30>)
 8001756:	221d      	movs	r2, #29
 8001758:	701a      	strb	r2, [r3, #0]
	TxData[ErrorRegID] = ErrorID;                            // 2nd Data Byte: Reported Error ID
 800175a:	4b07      	ldr	r3, [pc, #28]	; (8001778 <CAN_ReportError+0x30>)
 800175c:	1dfa      	adds	r2, r7, #7
 800175e:	7812      	ldrb	r2, [r2, #0]
 8001760:	705a      	strb	r2, [r3, #1]
	CAN_Transmit(&TxHeader, ERROR_DLC, TxData, &TxMailbox); // Transmit Data
 8001762:	4b06      	ldr	r3, [pc, #24]	; (800177c <CAN_ReportError+0x34>)
 8001764:	4a04      	ldr	r2, [pc, #16]	; (8001778 <CAN_ReportError+0x30>)
 8001766:	4806      	ldr	r0, [pc, #24]	; (8001780 <CAN_ReportError+0x38>)
 8001768:	2102      	movs	r1, #2
 800176a:	f7ff ffcf 	bl	800170c <CAN_Transmit>
}
 800176e:	46c0      	nop			; (mov r8, r8)
 8001770:	46bd      	mov	sp, r7
 8001772:	b002      	add	sp, #8
 8001774:	bd80      	pop	{r7, pc}
 8001776:	46c0      	nop			; (mov r8, r8)
 8001778:	200000a8 	.word	0x200000a8
 800177c:	200000b0 	.word	0x200000b0
 8001780:	20000090 	.word	0x20000090

08001784 <CANBUS_Error_Handler>:
 * @brief General error handler of CAN connection and communication
 * 
 * @retval None.
 * */
void CANBUS_Error_Handler(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001788:	b672      	cpsid	i
}
 800178a:	46c0      	nop			; (mov r8, r8)
	__disable_irq();
	/*
	Put here behaviour of ECU when error will be occured.
	*/
}
 800178c:	46c0      	nop			; (mov r8, r8)
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
	...

08001794 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001794:	b590      	push	{r4, r7, lr}
 8001796:	b08b      	sub	sp, #44	; 0x2c
 8001798:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800179a:	2414      	movs	r4, #20
 800179c:	193b      	adds	r3, r7, r4
 800179e:	0018      	movs	r0, r3
 80017a0:	2314      	movs	r3, #20
 80017a2:	001a      	movs	r2, r3
 80017a4:	2100      	movs	r1, #0
 80017a6:	f003 fc37 	bl	8005018 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017aa:	4b40      	ldr	r3, [pc, #256]	; (80018ac <MX_GPIO_Init+0x118>)
 80017ac:	695a      	ldr	r2, [r3, #20]
 80017ae:	4b3f      	ldr	r3, [pc, #252]	; (80018ac <MX_GPIO_Init+0x118>)
 80017b0:	2180      	movs	r1, #128	; 0x80
 80017b2:	0309      	lsls	r1, r1, #12
 80017b4:	430a      	orrs	r2, r1
 80017b6:	615a      	str	r2, [r3, #20]
 80017b8:	4b3c      	ldr	r3, [pc, #240]	; (80018ac <MX_GPIO_Init+0x118>)
 80017ba:	695a      	ldr	r2, [r3, #20]
 80017bc:	2380      	movs	r3, #128	; 0x80
 80017be:	031b      	lsls	r3, r3, #12
 80017c0:	4013      	ands	r3, r2
 80017c2:	613b      	str	r3, [r7, #16]
 80017c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80017c6:	4b39      	ldr	r3, [pc, #228]	; (80018ac <MX_GPIO_Init+0x118>)
 80017c8:	695a      	ldr	r2, [r3, #20]
 80017ca:	4b38      	ldr	r3, [pc, #224]	; (80018ac <MX_GPIO_Init+0x118>)
 80017cc:	2180      	movs	r1, #128	; 0x80
 80017ce:	03c9      	lsls	r1, r1, #15
 80017d0:	430a      	orrs	r2, r1
 80017d2:	615a      	str	r2, [r3, #20]
 80017d4:	4b35      	ldr	r3, [pc, #212]	; (80018ac <MX_GPIO_Init+0x118>)
 80017d6:	695a      	ldr	r2, [r3, #20]
 80017d8:	2380      	movs	r3, #128	; 0x80
 80017da:	03db      	lsls	r3, r3, #15
 80017dc:	4013      	ands	r3, r2
 80017de:	60fb      	str	r3, [r7, #12]
 80017e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017e2:	4b32      	ldr	r3, [pc, #200]	; (80018ac <MX_GPIO_Init+0x118>)
 80017e4:	695a      	ldr	r2, [r3, #20]
 80017e6:	4b31      	ldr	r3, [pc, #196]	; (80018ac <MX_GPIO_Init+0x118>)
 80017e8:	2180      	movs	r1, #128	; 0x80
 80017ea:	0289      	lsls	r1, r1, #10
 80017ec:	430a      	orrs	r2, r1
 80017ee:	615a      	str	r2, [r3, #20]
 80017f0:	4b2e      	ldr	r3, [pc, #184]	; (80018ac <MX_GPIO_Init+0x118>)
 80017f2:	695a      	ldr	r2, [r3, #20]
 80017f4:	2380      	movs	r3, #128	; 0x80
 80017f6:	029b      	lsls	r3, r3, #10
 80017f8:	4013      	ands	r3, r2
 80017fa:	60bb      	str	r3, [r7, #8]
 80017fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017fe:	4b2b      	ldr	r3, [pc, #172]	; (80018ac <MX_GPIO_Init+0x118>)
 8001800:	695a      	ldr	r2, [r3, #20]
 8001802:	4b2a      	ldr	r3, [pc, #168]	; (80018ac <MX_GPIO_Init+0x118>)
 8001804:	2180      	movs	r1, #128	; 0x80
 8001806:	02c9      	lsls	r1, r1, #11
 8001808:	430a      	orrs	r2, r1
 800180a:	615a      	str	r2, [r3, #20]
 800180c:	4b27      	ldr	r3, [pc, #156]	; (80018ac <MX_GPIO_Init+0x118>)
 800180e:	695a      	ldr	r2, [r3, #20]
 8001810:	2380      	movs	r3, #128	; 0x80
 8001812:	02db      	lsls	r3, r3, #11
 8001814:	4013      	ands	r3, r2
 8001816:	607b      	str	r3, [r7, #4]
 8001818:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);
 800181a:	2390      	movs	r3, #144	; 0x90
 800181c:	05db      	lsls	r3, r3, #23
 800181e:	2200      	movs	r2, #0
 8001820:	2118      	movs	r1, #24
 8001822:	0018      	movs	r0, r3
 8001824:	f001 fc51 	bl	80030ca <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AIR_N_STATUS_uC_GPIO_Port, AIR_N_STATUS_uC_Pin, GPIO_PIN_RESET);
 8001828:	2380      	movs	r3, #128	; 0x80
 800182a:	011b      	lsls	r3, r3, #4
 800182c:	4820      	ldr	r0, [pc, #128]	; (80018b0 <MX_GPIO_Init+0x11c>)
 800182e:	2200      	movs	r2, #0
 8001830:	0019      	movs	r1, r3
 8001832:	f001 fc4a 	bl	80030ca <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_GREEN_Pin;
 8001836:	193b      	adds	r3, r7, r4
 8001838:	2218      	movs	r2, #24
 800183a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800183c:	193b      	adds	r3, r7, r4
 800183e:	2201      	movs	r2, #1
 8001840:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001842:	193b      	adds	r3, r7, r4
 8001844:	2200      	movs	r2, #0
 8001846:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001848:	193b      	adds	r3, r7, r4
 800184a:	2200      	movs	r2, #0
 800184c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800184e:	193a      	adds	r2, r7, r4
 8001850:	2390      	movs	r3, #144	; 0x90
 8001852:	05db      	lsls	r3, r3, #23
 8001854:	0011      	movs	r1, r2
 8001856:	0018      	movs	r0, r3
 8001858:	f001 fab2 	bl	8002dc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = AIR_P_STATUS_uC_Pin|AIRs_CONTROL_uC_Pin;
 800185c:	193b      	adds	r3, r7, r4
 800185e:	4a15      	ldr	r2, [pc, #84]	; (80018b4 <MX_GPIO_Init+0x120>)
 8001860:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001862:	193b      	adds	r3, r7, r4
 8001864:	2200      	movs	r2, #0
 8001866:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001868:	193b      	adds	r3, r7, r4
 800186a:	2200      	movs	r2, #0
 800186c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800186e:	193b      	adds	r3, r7, r4
 8001870:	4a0f      	ldr	r2, [pc, #60]	; (80018b0 <MX_GPIO_Init+0x11c>)
 8001872:	0019      	movs	r1, r3
 8001874:	0010      	movs	r0, r2
 8001876:	f001 faa3 	bl	8002dc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AIR_N_STATUS_uC_Pin;
 800187a:	0021      	movs	r1, r4
 800187c:	187b      	adds	r3, r7, r1
 800187e:	2280      	movs	r2, #128	; 0x80
 8001880:	0112      	lsls	r2, r2, #4
 8001882:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001884:	187b      	adds	r3, r7, r1
 8001886:	2201      	movs	r2, #1
 8001888:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188a:	187b      	adds	r3, r7, r1
 800188c:	2200      	movs	r2, #0
 800188e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001890:	187b      	adds	r3, r7, r1
 8001892:	2200      	movs	r2, #0
 8001894:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(AIR_N_STATUS_uC_GPIO_Port, &GPIO_InitStruct);
 8001896:	187b      	adds	r3, r7, r1
 8001898:	4a05      	ldr	r2, [pc, #20]	; (80018b0 <MX_GPIO_Init+0x11c>)
 800189a:	0019      	movs	r1, r3
 800189c:	0010      	movs	r0, r2
 800189e:	f001 fa8f 	bl	8002dc0 <HAL_GPIO_Init>

}
 80018a2:	46c0      	nop			; (mov r8, r8)
 80018a4:	46bd      	mov	sp, r7
 80018a6:	b00b      	add	sp, #44	; 0x2c
 80018a8:	bd90      	pop	{r4, r7, pc}
 80018aa:	46c0      	nop			; (mov r8, r8)
 80018ac:	40021000 	.word	0x40021000
 80018b0:	48000400 	.word	0x48000400
 80018b4:	00000404 	.word	0x00000404

080018b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018bc:	f000 fbc2 	bl	8002044 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018c0:	f000 f82e 	bl	8001920 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018c4:	f7ff ff66 	bl	8001794 <MX_GPIO_Init>
  MX_CAN_Init();
 80018c8:	f7ff fe9c 	bl	8001604 <MX_CAN_Init>
  MX_ADC_Init();
 80018cc:	f7ff fdec 	bl	80014a8 <MX_ADC_Init>
  MX_USART1_UART_Init();
 80018d0:	f000 faf8 	bl	8001ec4 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80018d4:	f000 fa1e 	bl	8001d14 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

	/*PWM input capture */
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1); //main channel
 80018d8:	4b0e      	ldr	r3, [pc, #56]	; (8001914 <main+0x5c>)
 80018da:	2100      	movs	r1, #0
 80018dc:	0018      	movs	r0, r3
 80018de:	f002 fb0f 	bl	8003f00 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_2); //indirect channel
 80018e2:	4b0c      	ldr	r3, [pc, #48]	; (8001914 <main+0x5c>)
 80018e4:	2104      	movs	r1, #4
 80018e6:	0018      	movs	r0, r3
 80018e8:	f002 fa4a 	bl	8003d80 <HAL_TIM_IC_Start>
	/*PWM input capture */

	Timer_MAIN = HAL_GetTick();
 80018ec:	f000 fc04 	bl	80020f8 <HAL_GetTick>
 80018f0:	0002      	movs	r2, r0
 80018f2:	4b09      	ldr	r3, [pc, #36]	; (8001918 <main+0x60>)
 80018f4:	601a      	str	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		if (( HAL_GetTick() - Timer_MAIN ) > MAIN_TIMEOUT)
 80018f6:	f000 fbff 	bl	80020f8 <HAL_GetTick>
 80018fa:	0002      	movs	r2, r0
 80018fc:	4b06      	ldr	r3, [pc, #24]	; (8001918 <main+0x60>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	1ad3      	subs	r3, r2, r3
 8001902:	4a06      	ldr	r2, [pc, #24]	; (800191c <main+0x64>)
 8001904:	4293      	cmp	r3, r2
 8001906:	d901      	bls.n	800190c <main+0x54>
		{
			MAIN_Status_Check();
 8001908:	f000 f978 	bl	8001bfc <MAIN_Status_Check>
		}
		AIRs_Check();
 800190c:	f000 f906 	bl	8001b1c <AIRs_Check>
		if (( HAL_GetTick() - Timer_MAIN ) > MAIN_TIMEOUT)
 8001910:	e7f1      	b.n	80018f6 <main+0x3e>
 8001912:	46c0      	nop			; (mov r8, r8)
 8001914:	200000c4 	.word	0x200000c4
 8001918:	200000c0 	.word	0x200000c0
 800191c:	00001388 	.word	0x00001388

08001920 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001920:	b590      	push	{r4, r7, lr}
 8001922:	b099      	sub	sp, #100	; 0x64
 8001924:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001926:	242c      	movs	r4, #44	; 0x2c
 8001928:	193b      	adds	r3, r7, r4
 800192a:	0018      	movs	r0, r3
 800192c:	2334      	movs	r3, #52	; 0x34
 800192e:	001a      	movs	r2, r3
 8001930:	2100      	movs	r1, #0
 8001932:	f003 fb71 	bl	8005018 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001936:	231c      	movs	r3, #28
 8001938:	18fb      	adds	r3, r7, r3
 800193a:	0018      	movs	r0, r3
 800193c:	2310      	movs	r3, #16
 800193e:	001a      	movs	r2, r3
 8001940:	2100      	movs	r1, #0
 8001942:	f003 fb69 	bl	8005018 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001946:	1d3b      	adds	r3, r7, #4
 8001948:	0018      	movs	r0, r3
 800194a:	2318      	movs	r3, #24
 800194c:	001a      	movs	r2, r3
 800194e:	2100      	movs	r1, #0
 8001950:	f003 fb62 	bl	8005018 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8001954:	0021      	movs	r1, r4
 8001956:	187b      	adds	r3, r7, r1
 8001958:	2212      	movs	r2, #18
 800195a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800195c:	187b      	adds	r3, r7, r1
 800195e:	2201      	movs	r2, #1
 8001960:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8001962:	187b      	adds	r3, r7, r1
 8001964:	2201      	movs	r2, #1
 8001966:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001968:	187b      	adds	r3, r7, r1
 800196a:	2210      	movs	r2, #16
 800196c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 800196e:	187b      	adds	r3, r7, r1
 8001970:	2210      	movs	r2, #16
 8001972:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001974:	187b      	adds	r3, r7, r1
 8001976:	2200      	movs	r2, #0
 8001978:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800197a:	187b      	adds	r3, r7, r1
 800197c:	0018      	movs	r0, r3
 800197e:	f001 fbc1 	bl	8003104 <HAL_RCC_OscConfig>
 8001982:	1e03      	subs	r3, r0, #0
 8001984:	d001      	beq.n	800198a <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8001986:	f000 f97f 	bl	8001c88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800198a:	211c      	movs	r1, #28
 800198c:	187b      	adds	r3, r7, r1
 800198e:	2207      	movs	r2, #7
 8001990:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001992:	187b      	adds	r3, r7, r1
 8001994:	2200      	movs	r2, #0
 8001996:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001998:	187b      	adds	r3, r7, r1
 800199a:	2200      	movs	r2, #0
 800199c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800199e:	187b      	adds	r3, r7, r1
 80019a0:	2200      	movs	r2, #0
 80019a2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80019a4:	187b      	adds	r3, r7, r1
 80019a6:	2100      	movs	r1, #0
 80019a8:	0018      	movs	r0, r3
 80019aa:	f001 ff31 	bl	8003810 <HAL_RCC_ClockConfig>
 80019ae:	1e03      	subs	r3, r0, #0
 80019b0:	d001      	beq.n	80019b6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80019b2:	f000 f969 	bl	8001c88 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80019b6:	1d3b      	adds	r3, r7, #4
 80019b8:	2201      	movs	r2, #1
 80019ba:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80019bc:	1d3b      	adds	r3, r7, #4
 80019be:	2200      	movs	r2, #0
 80019c0:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019c2:	1d3b      	adds	r3, r7, #4
 80019c4:	0018      	movs	r0, r3
 80019c6:	f002 f89d 	bl	8003b04 <HAL_RCCEx_PeriphCLKConfig>
 80019ca:	1e03      	subs	r3, r0, #0
 80019cc:	d001      	beq.n	80019d2 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80019ce:	f000 f95b 	bl	8001c88 <Error_Handler>
  }
}
 80019d2:	46c0      	nop			; (mov r8, r8)
 80019d4:	46bd      	mov	sp, r7
 80019d6:	b019      	add	sp, #100	; 0x64
 80019d8:	bd90      	pop	{r4, r7, pc}
	...

080019dc <AIRs_Current_Measurment>:
 * and calculate their average value
 *
 * @retval None.
 **/
void AIRs_Current_Measurment(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
	/* AIRs current measurement and check BEGIN */
	Set_ADC_Channel(ADC_CHANNEL_8); //Switch to channel 8
 80019e0:	2008      	movs	r0, #8
 80019e2:	f000 f929 	bl	8001c38 <Set_ADC_Channel>
	HAL_ADC_Start(&hadc); //start conversion
 80019e6:	4b46      	ldr	r3, [pc, #280]	; (8001b00 <AIRs_Current_Measurment+0x124>)
 80019e8:	0018      	movs	r0, r3
 80019ea:	f000 fccf 	bl	800238c <HAL_ADC_Start>

	if (HAL_ADC_PollForConversion(&hadc, 1000) == HAL_OK)
 80019ee:	23fa      	movs	r3, #250	; 0xfa
 80019f0:	009a      	lsls	r2, r3, #2
 80019f2:	4b43      	ldr	r3, [pc, #268]	; (8001b00 <AIRs_Current_Measurment+0x124>)
 80019f4:	0011      	movs	r1, r2
 80019f6:	0018      	movs	r0, r3
 80019f8:	f000 fd1c 	bl	8002434 <HAL_ADC_PollForConversion>
 80019fc:	1e03      	subs	r3, r0, #0
 80019fe:	d107      	bne.n	8001a10 <AIRs_Current_Measurment+0x34>
	{
		AIR_N_Current = HAL_ADC_GetValue(&hadc); // Read AIR_P current value
 8001a00:	4b3f      	ldr	r3, [pc, #252]	; (8001b00 <AIRs_Current_Measurment+0x124>)
 8001a02:	0018      	movs	r0, r3
 8001a04:	f000 fdae 	bl	8002564 <HAL_ADC_GetValue>
 8001a08:	0003      	movs	r3, r0
 8001a0a:	b29a      	uxth	r2, r3
 8001a0c:	4b3d      	ldr	r3, [pc, #244]	; (8001b04 <AIRs_Current_Measurment+0x128>)
 8001a0e:	801a      	strh	r2, [r3, #0]
	}

	Set_ADC_Channel(ADC_CHANNEL_9); //Switch to channel 9
 8001a10:	2009      	movs	r0, #9
 8001a12:	f000 f911 	bl	8001c38 <Set_ADC_Channel>
	HAL_ADC_Start(&hadc); //start conversion
 8001a16:	4b3a      	ldr	r3, [pc, #232]	; (8001b00 <AIRs_Current_Measurment+0x124>)
 8001a18:	0018      	movs	r0, r3
 8001a1a:	f000 fcb7 	bl	800238c <HAL_ADC_Start>

	if (HAL_ADC_PollForConversion(&hadc, 1000) == HAL_OK)
 8001a1e:	23fa      	movs	r3, #250	; 0xfa
 8001a20:	009a      	lsls	r2, r3, #2
 8001a22:	4b37      	ldr	r3, [pc, #220]	; (8001b00 <AIRs_Current_Measurment+0x124>)
 8001a24:	0011      	movs	r1, r2
 8001a26:	0018      	movs	r0, r3
 8001a28:	f000 fd04 	bl	8002434 <HAL_ADC_PollForConversion>
 8001a2c:	1e03      	subs	r3, r0, #0
 8001a2e:	d107      	bne.n	8001a40 <AIRs_Current_Measurment+0x64>
	{
		AIR_P_Current = HAL_ADC_GetValue(&hadc); // Read AIR_N current value
 8001a30:	4b33      	ldr	r3, [pc, #204]	; (8001b00 <AIRs_Current_Measurment+0x124>)
 8001a32:	0018      	movs	r0, r3
 8001a34:	f000 fd96 	bl	8002564 <HAL_ADC_GetValue>
 8001a38:	0003      	movs	r3, r0
 8001a3a:	b29a      	uxth	r2, r3
 8001a3c:	4b32      	ldr	r3, [pc, #200]	; (8001b08 <AIRs_Current_Measurment+0x12c>)
 8001a3e:	801a      	strh	r2, [r3, #0]
	}

	//Current calc V(I) = 0.0034 *I + 2.5 -> I = (V(I) - 2.5) / 0.0034, equation from datasheet
	AIR_P_Current = (uint16_t)( ( (float)( AIR_P_Current - 2.5 ) ) / 0.0034 );
 8001a40:	4b31      	ldr	r3, [pc, #196]	; (8001b08 <AIRs_Current_Measurment+0x12c>)
 8001a42:	881b      	ldrh	r3, [r3, #0]
 8001a44:	0018      	movs	r0, r3
 8001a46:	f7ff fac7 	bl	8000fd8 <__aeabi_i2d>
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	4b2f      	ldr	r3, [pc, #188]	; (8001b0c <AIRs_Current_Measurment+0x130>)
 8001a4e:	f7fe fefb 	bl	8000848 <__aeabi_dsub>
 8001a52:	0002      	movs	r2, r0
 8001a54:	000b      	movs	r3, r1
 8001a56:	0010      	movs	r0, r2
 8001a58:	0019      	movs	r1, r3
 8001a5a:	f7ff fb35 	bl	80010c8 <__aeabi_d2f>
 8001a5e:	1c03      	adds	r3, r0, #0
 8001a60:	1c18      	adds	r0, r3, #0
 8001a62:	f7ff fae9 	bl	8001038 <__aeabi_f2d>
 8001a66:	4a2a      	ldr	r2, [pc, #168]	; (8001b10 <AIRs_Current_Measurment+0x134>)
 8001a68:	4b2a      	ldr	r3, [pc, #168]	; (8001b14 <AIRs_Current_Measurment+0x138>)
 8001a6a:	f7fe fbf7 	bl	800025c <__aeabi_ddiv>
 8001a6e:	0002      	movs	r2, r0
 8001a70:	000b      	movs	r3, r1
 8001a72:	0010      	movs	r0, r2
 8001a74:	0019      	movs	r1, r3
 8001a76:	f7fe fbd3 	bl	8000220 <__aeabi_d2uiz>
 8001a7a:	0003      	movs	r3, r0
 8001a7c:	b29a      	uxth	r2, r3
 8001a7e:	4b22      	ldr	r3, [pc, #136]	; (8001b08 <AIRs_Current_Measurment+0x12c>)
 8001a80:	801a      	strh	r2, [r3, #0]
	AIR_N_Current = (uint16_t)( ( (float)( AIR_N_Current - 2.5 ) ) / 0.0034 );
 8001a82:	4b20      	ldr	r3, [pc, #128]	; (8001b04 <AIRs_Current_Measurment+0x128>)
 8001a84:	881b      	ldrh	r3, [r3, #0]
 8001a86:	0018      	movs	r0, r3
 8001a88:	f7ff faa6 	bl	8000fd8 <__aeabi_i2d>
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	4b1f      	ldr	r3, [pc, #124]	; (8001b0c <AIRs_Current_Measurment+0x130>)
 8001a90:	f7fe feda 	bl	8000848 <__aeabi_dsub>
 8001a94:	0002      	movs	r2, r0
 8001a96:	000b      	movs	r3, r1
 8001a98:	0010      	movs	r0, r2
 8001a9a:	0019      	movs	r1, r3
 8001a9c:	f7ff fb14 	bl	80010c8 <__aeabi_d2f>
 8001aa0:	1c03      	adds	r3, r0, #0
 8001aa2:	1c18      	adds	r0, r3, #0
 8001aa4:	f7ff fac8 	bl	8001038 <__aeabi_f2d>
 8001aa8:	4a19      	ldr	r2, [pc, #100]	; (8001b10 <AIRs_Current_Measurment+0x134>)
 8001aaa:	4b1a      	ldr	r3, [pc, #104]	; (8001b14 <AIRs_Current_Measurment+0x138>)
 8001aac:	f7fe fbd6 	bl	800025c <__aeabi_ddiv>
 8001ab0:	0002      	movs	r2, r0
 8001ab2:	000b      	movs	r3, r1
 8001ab4:	0010      	movs	r0, r2
 8001ab6:	0019      	movs	r1, r3
 8001ab8:	f7fe fbb2 	bl	8000220 <__aeabi_d2uiz>
 8001abc:	0003      	movs	r3, r0
 8001abe:	b29a      	uxth	r2, r3
 8001ac0:	4b10      	ldr	r3, [pc, #64]	; (8001b04 <AIRs_Current_Measurment+0x128>)
 8001ac2:	801a      	strh	r2, [r3, #0]
	Read_AIR_AVG[0] = ( ( AIR_P_Current + AIR_N_Current ) / 2 ); 		  //LSB
 8001ac4:	4b10      	ldr	r3, [pc, #64]	; (8001b08 <AIRs_Current_Measurment+0x12c>)
 8001ac6:	881b      	ldrh	r3, [r3, #0]
 8001ac8:	001a      	movs	r2, r3
 8001aca:	4b0e      	ldr	r3, [pc, #56]	; (8001b04 <AIRs_Current_Measurment+0x128>)
 8001acc:	881b      	ldrh	r3, [r3, #0]
 8001ace:	18d3      	adds	r3, r2, r3
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	da00      	bge.n	8001ad6 <AIRs_Current_Measurment+0xfa>
 8001ad4:	3301      	adds	r3, #1
 8001ad6:	105b      	asrs	r3, r3, #1
 8001ad8:	b2da      	uxtb	r2, r3
 8001ada:	4b0f      	ldr	r3, [pc, #60]	; (8001b18 <AIRs_Current_Measurment+0x13c>)
 8001adc:	701a      	strb	r2, [r3, #0]
	Read_AIR_AVG[1] = ( ( ( AIR_P_Current + AIR_N_Current ) / 2 ) >> 8 ); //MSB
 8001ade:	4b0a      	ldr	r3, [pc, #40]	; (8001b08 <AIRs_Current_Measurment+0x12c>)
 8001ae0:	881b      	ldrh	r3, [r3, #0]
 8001ae2:	001a      	movs	r2, r3
 8001ae4:	4b07      	ldr	r3, [pc, #28]	; (8001b04 <AIRs_Current_Measurment+0x128>)
 8001ae6:	881b      	ldrh	r3, [r3, #0]
 8001ae8:	18d3      	adds	r3, r2, r3
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	da00      	bge.n	8001af0 <AIRs_Current_Measurment+0x114>
 8001aee:	3301      	adds	r3, #1
 8001af0:	105b      	asrs	r3, r3, #1
 8001af2:	121b      	asrs	r3, r3, #8
 8001af4:	b2da      	uxtb	r2, r3
 8001af6:	4b08      	ldr	r3, [pc, #32]	; (8001b18 <AIRs_Current_Measurment+0x13c>)
 8001af8:	705a      	strb	r2, [r3, #1]
}
 8001afa:	46c0      	nop			; (mov r8, r8)
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	20000028 	.word	0x20000028
 8001b04:	200000b6 	.word	0x200000b6
 8001b08:	200000b4 	.word	0x200000b4
 8001b0c:	40040000 	.word	0x40040000
 8001b10:	19ce075f 	.word	0x19ce075f
 8001b14:	3f6bda51 	.word	0x3f6bda51
 8001b18:	200000b8 	.word	0x200000b8

08001b1c <AIRs_Check>:
 * -not conducting current
 *
 * @retval None.
 **/
void AIRs_Check(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
	AIRs_Current_Measurment();
 8001b20:	f7ff ff5c 	bl	80019dc <AIRs_Current_Measurment>

	if (AIR_P_Current > MAX_CURRENT)
 8001b24:	4b2f      	ldr	r3, [pc, #188]	; (8001be4 <AIRs_Check+0xc8>)
 8001b26:	881b      	ldrh	r3, [r3, #0]
 8001b28:	2b05      	cmp	r3, #5
 8001b2a:	d902      	bls.n	8001b32 <AIRs_Check+0x16>
	{
		CAN_ReportError(Error_AIR_P_Overcurrent_ID);
 8001b2c:	2001      	movs	r0, #1
 8001b2e:	f7ff fe0b 	bl	8001748 <CAN_ReportError>
	}
	if (AIR_N_Current > MAX_CURRENT)
 8001b32:	4b2d      	ldr	r3, [pc, #180]	; (8001be8 <AIRs_Check+0xcc>)
 8001b34:	881b      	ldrh	r3, [r3, #0]
 8001b36:	2b05      	cmp	r3, #5
 8001b38:	d902      	bls.n	8001b40 <AIRs_Check+0x24>
	{
		CAN_ReportError(Error_AIR_N_Overcurrent_ID);
 8001b3a:	2002      	movs	r0, #2
 8001b3c:	f7ff fe04 	bl	8001748 <CAN_ReportError>
	}
	if (abs(AIR_P_Current - AIR_N_Current) > MAX_CURRENT_DIVERGENCE)
 8001b40:	4b28      	ldr	r3, [pc, #160]	; (8001be4 <AIRs_Check+0xc8>)
 8001b42:	881b      	ldrh	r3, [r3, #0]
 8001b44:	001a      	movs	r2, r3
 8001b46:	4b28      	ldr	r3, [pc, #160]	; (8001be8 <AIRs_Check+0xcc>)
 8001b48:	881b      	ldrh	r3, [r3, #0]
 8001b4a:	1ad3      	subs	r3, r2, r3
 8001b4c:	17da      	asrs	r2, r3, #31
 8001b4e:	189b      	adds	r3, r3, r2
 8001b50:	4053      	eors	r3, r2
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	dd02      	ble.n	8001b5c <AIRs_Check+0x40>
	{
		CAN_ReportError(Error_AIRs_Current_Divergence_ID);
 8001b56:	200c      	movs	r0, #12
 8001b58:	f7ff fdf6 	bl	8001748 <CAN_ReportError>
	}

	Write_AIRs_CONTROL = HAL_GPIO_ReadPin(AIRs_CONTROL_uC_GPIO_Port, AIRs_CONTROL_uC_Pin); //AIR_N turned on/off
 8001b5c:	2380      	movs	r3, #128	; 0x80
 8001b5e:	00db      	lsls	r3, r3, #3
 8001b60:	4a22      	ldr	r2, [pc, #136]	; (8001bec <AIRs_Check+0xd0>)
 8001b62:	0019      	movs	r1, r3
 8001b64:	0010      	movs	r0, r2
 8001b66:	f001 fa93 	bl	8003090 <HAL_GPIO_ReadPin>
 8001b6a:	0003      	movs	r3, r0
 8001b6c:	1e5a      	subs	r2, r3, #1
 8001b6e:	4193      	sbcs	r3, r2
 8001b70:	b2da      	uxtb	r2, r3
 8001b72:	4b1f      	ldr	r3, [pc, #124]	; (8001bf0 <AIRs_Check+0xd4>)
 8001b74:	701a      	strb	r2, [r3, #0]
	AIR_N_STATUS = HAL_GPIO_ReadPin(AIR_N_STATUS_uC_GPIO_Port,
 8001b76:	2380      	movs	r3, #128	; 0x80
 8001b78:	011b      	lsls	r3, r3, #4
 8001b7a:	4a1c      	ldr	r2, [pc, #112]	; (8001bec <AIRs_Check+0xd0>)
 8001b7c:	0019      	movs	r1, r3
 8001b7e:	0010      	movs	r0, r2
 8001b80:	f001 fa86 	bl	8003090 <HAL_GPIO_ReadPin>
 8001b84:	0003      	movs	r3, r0
 8001b86:	1e5a      	subs	r2, r3, #1
 8001b88:	4193      	sbcs	r3, r2
 8001b8a:	b2da      	uxtb	r2, r3
 8001b8c:	4b19      	ldr	r3, [pc, #100]	; (8001bf4 <AIRs_Check+0xd8>)
 8001b8e:	701a      	strb	r2, [r3, #0]
	AIR_N_STATUS_uC_Pin); // AIR_N conducting current

	AIR_P_STATUS = HAL_GPIO_ReadPin(AIR_P_STATUS_uC_GPIO_Port,
 8001b90:	4b16      	ldr	r3, [pc, #88]	; (8001bec <AIRs_Check+0xd0>)
 8001b92:	2104      	movs	r1, #4
 8001b94:	0018      	movs	r0, r3
 8001b96:	f001 fa7b 	bl	8003090 <HAL_GPIO_ReadPin>
 8001b9a:	0003      	movs	r3, r0
 8001b9c:	1e5a      	subs	r2, r3, #1
 8001b9e:	4193      	sbcs	r3, r2
 8001ba0:	b2da      	uxtb	r2, r3
 8001ba2:	4b15      	ldr	r3, [pc, #84]	; (8001bf8 <AIRs_Check+0xdc>)
 8001ba4:	701a      	strb	r2, [r3, #0]
	AIR_P_STATUS_uC_Pin); // AIR_P conducting current

	//AIR_N state check, if AIR_N is turned on but doesn't conduct current, send error
	if (( Write_AIRs_CONTROL == GPIO_PIN_SET ) && ( AIR_N_STATUS == GPIO_PIN_RESET ))
 8001ba6:	4b12      	ldr	r3, [pc, #72]	; (8001bf0 <AIRs_Check+0xd4>)
 8001ba8:	781b      	ldrb	r3, [r3, #0]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d009      	beq.n	8001bc2 <AIRs_Check+0xa6>
 8001bae:	4b11      	ldr	r3, [pc, #68]	; (8001bf4 <AIRs_Check+0xd8>)
 8001bb0:	781b      	ldrb	r3, [r3, #0]
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	4053      	eors	r3, r2
 8001bb6:	b2db      	uxtb	r3, r3
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d002      	beq.n	8001bc2 <AIRs_Check+0xa6>
	{
		CAN_ReportError(Error_AIR_P_ID);
 8001bbc:	2003      	movs	r0, #3
 8001bbe:	f7ff fdc3 	bl	8001748 <CAN_ReportError>
	}
	//Both airs should conduct current at the same time
	if(( AIR_N_STATUS == GPIO_PIN_SET ) && ( AIR_P_STATUS == GPIO_PIN_RESET ))
 8001bc2:	4b0c      	ldr	r3, [pc, #48]	; (8001bf4 <AIRs_Check+0xd8>)
 8001bc4:	781b      	ldrb	r3, [r3, #0]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d009      	beq.n	8001bde <AIRs_Check+0xc2>
 8001bca:	4b0b      	ldr	r3, [pc, #44]	; (8001bf8 <AIRs_Check+0xdc>)
 8001bcc:	781b      	ldrb	r3, [r3, #0]
 8001bce:	2201      	movs	r2, #1
 8001bd0:	4053      	eors	r3, r2
 8001bd2:	b2db      	uxtb	r3, r3
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d002      	beq.n	8001bde <AIRs_Check+0xc2>
	{
		CAN_ReportError(Error_AIR_N_ID);
 8001bd8:	2004      	movs	r0, #4
 8001bda:	f7ff fdb5 	bl	8001748 <CAN_ReportError>
	}
}
 8001bde:	46c0      	nop			; (mov r8, r8)
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	200000b4 	.word	0x200000b4
 8001be8:	200000b6 	.word	0x200000b6
 8001bec:	48000400 	.word	0x48000400
 8001bf0:	200000bb 	.word	0x200000bb
 8001bf4:	200000bc 	.word	0x200000bc
 8001bf8:	200000bd 	.word	0x200000bd

08001bfc <MAIN_Status_Check>:
 * and turns OFF Tractive System if MAIN is not ON
 *
 * @retval None.
 **/
void MAIN_Status_Check(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	af00      	add	r7, sp, #0
	if (Write_MAIN_Status == 0) //MAIN always should be ON
 8001c00:	4b0b      	ldr	r3, [pc, #44]	; (8001c30 <MAIN_Status_Check+0x34>)
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	2201      	movs	r2, #1
 8001c06:	4053      	eors	r3, r2
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d009      	beq.n	8001c22 <MAIN_Status_Check+0x26>
	{
		HAL_GPIO_WritePin(AIRs_CONTROL_uC_GPIO_Port, AIRs_CONTROL_uC_Pin, Write_MAIN_Status);
 8001c0e:	4b08      	ldr	r3, [pc, #32]	; (8001c30 <MAIN_Status_Check+0x34>)
 8001c10:	781b      	ldrb	r3, [r3, #0]
 8001c12:	001a      	movs	r2, r3
 8001c14:	2380      	movs	r3, #128	; 0x80
 8001c16:	00db      	lsls	r3, r3, #3
 8001c18:	4806      	ldr	r0, [pc, #24]	; (8001c34 <MAIN_Status_Check+0x38>)
 8001c1a:	0019      	movs	r1, r3
 8001c1c:	f001 fa55 	bl	80030ca <HAL_GPIO_WritePin>
	}
	else //reset main status
	{
		Write_MAIN_Status = 0;
	}
}
 8001c20:	e002      	b.n	8001c28 <MAIN_Status_Check+0x2c>
		Write_MAIN_Status = 0;
 8001c22:	4b03      	ldr	r3, [pc, #12]	; (8001c30 <MAIN_Status_Check+0x34>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	701a      	strb	r2, [r3, #0]
}
 8001c28:	46c0      	nop			; (mov r8, r8)
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	46c0      	nop			; (mov r8, r8)
 8001c30:	200000ba 	.word	0x200000ba
 8001c34:	48000400 	.word	0x48000400

08001c38 <Set_ADC_Channel>:
 * @param Channel Number of channel which we want to use
 *
 * @retval None.
 **/
void Set_ADC_Channel(uint32_t Channel)
{
 8001c38:	b590      	push	{r4, r7, lr}
 8001c3a:	b087      	sub	sp, #28
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8001c40:	240c      	movs	r4, #12
 8001c42:	193b      	adds	r3, r7, r4
 8001c44:	0018      	movs	r0, r3
 8001c46:	230c      	movs	r3, #12
 8001c48:	001a      	movs	r2, r3
 8001c4a:	2100      	movs	r1, #0
 8001c4c:	f003 f9e4 	bl	8005018 <memset>
	sConfig.Channel = Channel;
 8001c50:	0021      	movs	r1, r4
 8001c52:	187b      	adds	r3, r7, r1
 8001c54:	687a      	ldr	r2, [r7, #4]
 8001c56:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8001c58:	187b      	adds	r3, r7, r1
 8001c5a:	2280      	movs	r2, #128	; 0x80
 8001c5c:	0152      	lsls	r2, r2, #5
 8001c5e:	605a      	str	r2, [r3, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 8001c60:	187b      	adds	r3, r7, r1
 8001c62:	2201      	movs	r2, #1
 8001c64:	609a      	str	r2, [r3, #8]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001c66:	187a      	adds	r2, r7, r1
 8001c68:	4b06      	ldr	r3, [pc, #24]	; (8001c84 <Set_ADC_Channel+0x4c>)
 8001c6a:	0011      	movs	r1, r2
 8001c6c:	0018      	movs	r0, r3
 8001c6e:	f000 fc85 	bl	800257c <HAL_ADC_ConfigChannel>
 8001c72:	1e03      	subs	r3, r0, #0
 8001c74:	d001      	beq.n	8001c7a <Set_ADC_Channel+0x42>
	{
		Error_Handler();
 8001c76:	f000 f807 	bl	8001c88 <Error_Handler>
	}
}
 8001c7a:	46c0      	nop			; (mov r8, r8)
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	b007      	add	sp, #28
 8001c80:	bd90      	pop	{r4, r7, pc}
 8001c82:	46c0      	nop			; (mov r8, r8)
 8001c84:	20000028 	.word	0x20000028

08001c88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001c8c:	b672      	cpsid	i
}
 8001c8e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001c90:	e7fe      	b.n	8001c90 <Error_Handler+0x8>
	...

08001c94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c9a:	4b0f      	ldr	r3, [pc, #60]	; (8001cd8 <HAL_MspInit+0x44>)
 8001c9c:	699a      	ldr	r2, [r3, #24]
 8001c9e:	4b0e      	ldr	r3, [pc, #56]	; (8001cd8 <HAL_MspInit+0x44>)
 8001ca0:	2101      	movs	r1, #1
 8001ca2:	430a      	orrs	r2, r1
 8001ca4:	619a      	str	r2, [r3, #24]
 8001ca6:	4b0c      	ldr	r3, [pc, #48]	; (8001cd8 <HAL_MspInit+0x44>)
 8001ca8:	699b      	ldr	r3, [r3, #24]
 8001caa:	2201      	movs	r2, #1
 8001cac:	4013      	ands	r3, r2
 8001cae:	607b      	str	r3, [r7, #4]
 8001cb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cb2:	4b09      	ldr	r3, [pc, #36]	; (8001cd8 <HAL_MspInit+0x44>)
 8001cb4:	69da      	ldr	r2, [r3, #28]
 8001cb6:	4b08      	ldr	r3, [pc, #32]	; (8001cd8 <HAL_MspInit+0x44>)
 8001cb8:	2180      	movs	r1, #128	; 0x80
 8001cba:	0549      	lsls	r1, r1, #21
 8001cbc:	430a      	orrs	r2, r1
 8001cbe:	61da      	str	r2, [r3, #28]
 8001cc0:	4b05      	ldr	r3, [pc, #20]	; (8001cd8 <HAL_MspInit+0x44>)
 8001cc2:	69da      	ldr	r2, [r3, #28]
 8001cc4:	2380      	movs	r3, #128	; 0x80
 8001cc6:	055b      	lsls	r3, r3, #21
 8001cc8:	4013      	ands	r3, r2
 8001cca:	603b      	str	r3, [r7, #0]
 8001ccc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cce:	46c0      	nop			; (mov r8, r8)
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	b002      	add	sp, #8
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	46c0      	nop			; (mov r8, r8)
 8001cd8:	40021000 	.word	0x40021000

08001cdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ce0:	e7fe      	b.n	8001ce0 <NMI_Handler+0x4>

08001ce2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ce2:	b580      	push	{r7, lr}
 8001ce4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ce6:	e7fe      	b.n	8001ce6 <HardFault_Handler+0x4>

08001ce8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001cec:	46c0      	nop			; (mov r8, r8)
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}

08001cf2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cf2:	b580      	push	{r7, lr}
 8001cf4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cf6:	46c0      	nop			; (mov r8, r8)
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}

08001cfc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d00:	f000 f9e8 	bl	80020d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d04:	46c0      	nop			; (mov r8, r8)
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}

08001d0a <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d0a:	b580      	push	{r7, lr}
 8001d0c:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001d0e:	46c0      	nop			; (mov r8, r8)
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}

08001d14 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b08c      	sub	sp, #48	; 0x30
 8001d18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001d1a:	231c      	movs	r3, #28
 8001d1c:	18fb      	adds	r3, r7, r3
 8001d1e:	0018      	movs	r0, r3
 8001d20:	2314      	movs	r3, #20
 8001d22:	001a      	movs	r2, r3
 8001d24:	2100      	movs	r1, #0
 8001d26:	f003 f977 	bl	8005018 <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001d2a:	230c      	movs	r3, #12
 8001d2c:	18fb      	adds	r3, r7, r3
 8001d2e:	0018      	movs	r0, r3
 8001d30:	2310      	movs	r3, #16
 8001d32:	001a      	movs	r2, r3
 8001d34:	2100      	movs	r1, #0
 8001d36:	f003 f96f 	bl	8005018 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d3a:	1d3b      	adds	r3, r7, #4
 8001d3c:	0018      	movs	r0, r3
 8001d3e:	2308      	movs	r3, #8
 8001d40:	001a      	movs	r2, r3
 8001d42:	2100      	movs	r1, #0
 8001d44:	f003 f968 	bl	8005018 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d48:	4b38      	ldr	r3, [pc, #224]	; (8001e2c <MX_TIM2_Init+0x118>)
 8001d4a:	2280      	movs	r2, #128	; 0x80
 8001d4c:	05d2      	lsls	r2, r2, #23
 8001d4e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001d50:	4b36      	ldr	r3, [pc, #216]	; (8001e2c <MX_TIM2_Init+0x118>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d56:	4b35      	ldr	r3, [pc, #212]	; (8001e2c <MX_TIM2_Init+0x118>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001d5c:	4b33      	ldr	r3, [pc, #204]	; (8001e2c <MX_TIM2_Init+0x118>)
 8001d5e:	2201      	movs	r2, #1
 8001d60:	4252      	negs	r2, r2
 8001d62:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d64:	4b31      	ldr	r3, [pc, #196]	; (8001e2c <MX_TIM2_Init+0x118>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d6a:	4b30      	ldr	r3, [pc, #192]	; (8001e2c <MX_TIM2_Init+0x118>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001d70:	4b2e      	ldr	r3, [pc, #184]	; (8001e2c <MX_TIM2_Init+0x118>)
 8001d72:	0018      	movs	r0, r3
 8001d74:	f001 ffb4 	bl	8003ce0 <HAL_TIM_IC_Init>
 8001d78:	1e03      	subs	r3, r0, #0
 8001d7a:	d001      	beq.n	8001d80 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 8001d7c:	f7ff ff84 	bl	8001c88 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001d80:	211c      	movs	r1, #28
 8001d82:	187b      	adds	r3, r7, r1
 8001d84:	2204      	movs	r2, #4
 8001d86:	601a      	str	r2, [r3, #0]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8001d88:	187b      	adds	r3, r7, r1
 8001d8a:	2250      	movs	r2, #80	; 0x50
 8001d8c:	605a      	str	r2, [r3, #4]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001d8e:	187b      	adds	r3, r7, r1
 8001d90:	2200      	movs	r2, #0
 8001d92:	609a      	str	r2, [r3, #8]
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8001d94:	187b      	adds	r3, r7, r1
 8001d96:	2200      	movs	r2, #0
 8001d98:	60da      	str	r2, [r3, #12]
  sSlaveConfig.TriggerFilter = 0;
 8001d9a:	187b      	adds	r3, r7, r1
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8001da0:	187a      	adds	r2, r7, r1
 8001da2:	4b22      	ldr	r3, [pc, #136]	; (8001e2c <MX_TIM2_Init+0x118>)
 8001da4:	0011      	movs	r1, r2
 8001da6:	0018      	movs	r0, r3
 8001da8:	f002 fa56 	bl	8004258 <HAL_TIM_SlaveConfigSynchro>
 8001dac:	1e03      	subs	r3, r0, #0
 8001dae:	d001      	beq.n	8001db4 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8001db0:	f7ff ff6a 	bl	8001c88 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001db4:	210c      	movs	r1, #12
 8001db6:	187b      	adds	r3, r7, r1
 8001db8:	2200      	movs	r2, #0
 8001dba:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001dbc:	187b      	adds	r3, r7, r1
 8001dbe:	2201      	movs	r2, #1
 8001dc0:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001dc2:	187b      	adds	r3, r7, r1
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 0;
 8001dc8:	187b      	adds	r3, r7, r1
 8001dca:	2200      	movs	r2, #0
 8001dcc:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001dce:	1879      	adds	r1, r7, r1
 8001dd0:	4b16      	ldr	r3, [pc, #88]	; (8001e2c <MX_TIM2_Init+0x118>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	0018      	movs	r0, r3
 8001dd6:	f002 f99b 	bl	8004110 <HAL_TIM_IC_ConfigChannel>
 8001dda:	1e03      	subs	r3, r0, #0
 8001ddc:	d001      	beq.n	8001de2 <MX_TIM2_Init+0xce>
  {
    Error_Handler();
 8001dde:	f7ff ff53 	bl	8001c88 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001de2:	210c      	movs	r1, #12
 8001de4:	187b      	adds	r3, r7, r1
 8001de6:	2202      	movs	r2, #2
 8001de8:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001dea:	187b      	adds	r3, r7, r1
 8001dec:	2202      	movs	r2, #2
 8001dee:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001df0:	1879      	adds	r1, r7, r1
 8001df2:	4b0e      	ldr	r3, [pc, #56]	; (8001e2c <MX_TIM2_Init+0x118>)
 8001df4:	2204      	movs	r2, #4
 8001df6:	0018      	movs	r0, r3
 8001df8:	f002 f98a 	bl	8004110 <HAL_TIM_IC_ConfigChannel>
 8001dfc:	1e03      	subs	r3, r0, #0
 8001dfe:	d001      	beq.n	8001e04 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8001e00:	f7ff ff42 	bl	8001c88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e04:	1d3b      	adds	r3, r7, #4
 8001e06:	2200      	movs	r2, #0
 8001e08:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e0a:	1d3b      	adds	r3, r7, #4
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e10:	1d3a      	adds	r2, r7, #4
 8001e12:	4b06      	ldr	r3, [pc, #24]	; (8001e2c <MX_TIM2_Init+0x118>)
 8001e14:	0011      	movs	r1, r2
 8001e16:	0018      	movs	r0, r3
 8001e18:	f002 fd2e 	bl	8004878 <HAL_TIMEx_MasterConfigSynchronization>
 8001e1c:	1e03      	subs	r3, r0, #0
 8001e1e:	d001      	beq.n	8001e24 <MX_TIM2_Init+0x110>
  {
    Error_Handler();
 8001e20:	f7ff ff32 	bl	8001c88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001e24:	46c0      	nop			; (mov r8, r8)
 8001e26:	46bd      	mov	sp, r7
 8001e28:	b00c      	add	sp, #48	; 0x30
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	200000c4 	.word	0x200000c4

08001e30 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8001e30:	b590      	push	{r4, r7, lr}
 8001e32:	b08b      	sub	sp, #44	; 0x2c
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e38:	2414      	movs	r4, #20
 8001e3a:	193b      	adds	r3, r7, r4
 8001e3c:	0018      	movs	r0, r3
 8001e3e:	2314      	movs	r3, #20
 8001e40:	001a      	movs	r2, r3
 8001e42:	2100      	movs	r1, #0
 8001e44:	f003 f8e8 	bl	8005018 <memset>
  if(tim_icHandle->Instance==TIM2)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681a      	ldr	r2, [r3, #0]
 8001e4c:	2380      	movs	r3, #128	; 0x80
 8001e4e:	05db      	lsls	r3, r3, #23
 8001e50:	429a      	cmp	r2, r3
 8001e52:	d130      	bne.n	8001eb6 <HAL_TIM_IC_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e54:	4b1a      	ldr	r3, [pc, #104]	; (8001ec0 <HAL_TIM_IC_MspInit+0x90>)
 8001e56:	69da      	ldr	r2, [r3, #28]
 8001e58:	4b19      	ldr	r3, [pc, #100]	; (8001ec0 <HAL_TIM_IC_MspInit+0x90>)
 8001e5a:	2101      	movs	r1, #1
 8001e5c:	430a      	orrs	r2, r1
 8001e5e:	61da      	str	r2, [r3, #28]
 8001e60:	4b17      	ldr	r3, [pc, #92]	; (8001ec0 <HAL_TIM_IC_MspInit+0x90>)
 8001e62:	69db      	ldr	r3, [r3, #28]
 8001e64:	2201      	movs	r2, #1
 8001e66:	4013      	ands	r3, r2
 8001e68:	613b      	str	r3, [r7, #16]
 8001e6a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e6c:	4b14      	ldr	r3, [pc, #80]	; (8001ec0 <HAL_TIM_IC_MspInit+0x90>)
 8001e6e:	695a      	ldr	r2, [r3, #20]
 8001e70:	4b13      	ldr	r3, [pc, #76]	; (8001ec0 <HAL_TIM_IC_MspInit+0x90>)
 8001e72:	2180      	movs	r1, #128	; 0x80
 8001e74:	0289      	lsls	r1, r1, #10
 8001e76:	430a      	orrs	r2, r1
 8001e78:	615a      	str	r2, [r3, #20]
 8001e7a:	4b11      	ldr	r3, [pc, #68]	; (8001ec0 <HAL_TIM_IC_MspInit+0x90>)
 8001e7c:	695a      	ldr	r2, [r3, #20]
 8001e7e:	2380      	movs	r3, #128	; 0x80
 8001e80:	029b      	lsls	r3, r3, #10
 8001e82:	4013      	ands	r3, r2
 8001e84:	60fb      	str	r3, [r7, #12]
 8001e86:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = IMD_M_HS_uC_Pin;
 8001e88:	0021      	movs	r1, r4
 8001e8a:	187b      	adds	r3, r7, r1
 8001e8c:	2220      	movs	r2, #32
 8001e8e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e90:	187b      	adds	r3, r7, r1
 8001e92:	2202      	movs	r2, #2
 8001e94:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e96:	187b      	adds	r3, r7, r1
 8001e98:	2200      	movs	r2, #0
 8001e9a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e9c:	187b      	adds	r3, r7, r1
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8001ea2:	187b      	adds	r3, r7, r1
 8001ea4:	2202      	movs	r2, #2
 8001ea6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(IMD_M_HS_uC_GPIO_Port, &GPIO_InitStruct);
 8001ea8:	187a      	adds	r2, r7, r1
 8001eaa:	2390      	movs	r3, #144	; 0x90
 8001eac:	05db      	lsls	r3, r3, #23
 8001eae:	0011      	movs	r1, r2
 8001eb0:	0018      	movs	r0, r3
 8001eb2:	f000 ff85 	bl	8002dc0 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001eb6:	46c0      	nop			; (mov r8, r8)
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	b00b      	add	sp, #44	; 0x2c
 8001ebc:	bd90      	pop	{r4, r7, pc}
 8001ebe:	46c0      	nop			; (mov r8, r8)
 8001ec0:	40021000 	.word	0x40021000

08001ec4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ec8:	4b14      	ldr	r3, [pc, #80]	; (8001f1c <MX_USART1_UART_Init+0x58>)
 8001eca:	4a15      	ldr	r2, [pc, #84]	; (8001f20 <MX_USART1_UART_Init+0x5c>)
 8001ecc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8001ece:	4b13      	ldr	r3, [pc, #76]	; (8001f1c <MX_USART1_UART_Init+0x58>)
 8001ed0:	2296      	movs	r2, #150	; 0x96
 8001ed2:	0212      	lsls	r2, r2, #8
 8001ed4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ed6:	4b11      	ldr	r3, [pc, #68]	; (8001f1c <MX_USART1_UART_Init+0x58>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001edc:	4b0f      	ldr	r3, [pc, #60]	; (8001f1c <MX_USART1_UART_Init+0x58>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001ee2:	4b0e      	ldr	r3, [pc, #56]	; (8001f1c <MX_USART1_UART_Init+0x58>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ee8:	4b0c      	ldr	r3, [pc, #48]	; (8001f1c <MX_USART1_UART_Init+0x58>)
 8001eea:	220c      	movs	r2, #12
 8001eec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001eee:	4b0b      	ldr	r3, [pc, #44]	; (8001f1c <MX_USART1_UART_Init+0x58>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ef4:	4b09      	ldr	r3, [pc, #36]	; (8001f1c <MX_USART1_UART_Init+0x58>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001efa:	4b08      	ldr	r3, [pc, #32]	; (8001f1c <MX_USART1_UART_Init+0x58>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f00:	4b06      	ldr	r3, [pc, #24]	; (8001f1c <MX_USART1_UART_Init+0x58>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001f06:	4b05      	ldr	r3, [pc, #20]	; (8001f1c <MX_USART1_UART_Init+0x58>)
 8001f08:	0018      	movs	r0, r3
 8001f0a:	f002 fd0d 	bl	8004928 <HAL_UART_Init>
 8001f0e:	1e03      	subs	r3, r0, #0
 8001f10:	d001      	beq.n	8001f16 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001f12:	f7ff feb9 	bl	8001c88 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001f16:	46c0      	nop			; (mov r8, r8)
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	2000010c 	.word	0x2000010c
 8001f20:	40013800 	.word	0x40013800

08001f24 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001f24:	b590      	push	{r4, r7, lr}
 8001f26:	b08b      	sub	sp, #44	; 0x2c
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f2c:	2414      	movs	r4, #20
 8001f2e:	193b      	adds	r3, r7, r4
 8001f30:	0018      	movs	r0, r3
 8001f32:	2314      	movs	r3, #20
 8001f34:	001a      	movs	r2, r3
 8001f36:	2100      	movs	r1, #0
 8001f38:	f003 f86e 	bl	8005018 <memset>
  if(uartHandle->Instance==USART1)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a1c      	ldr	r2, [pc, #112]	; (8001fb4 <HAL_UART_MspInit+0x90>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d131      	bne.n	8001faa <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f46:	4b1c      	ldr	r3, [pc, #112]	; (8001fb8 <HAL_UART_MspInit+0x94>)
 8001f48:	699a      	ldr	r2, [r3, #24]
 8001f4a:	4b1b      	ldr	r3, [pc, #108]	; (8001fb8 <HAL_UART_MspInit+0x94>)
 8001f4c:	2180      	movs	r1, #128	; 0x80
 8001f4e:	01c9      	lsls	r1, r1, #7
 8001f50:	430a      	orrs	r2, r1
 8001f52:	619a      	str	r2, [r3, #24]
 8001f54:	4b18      	ldr	r3, [pc, #96]	; (8001fb8 <HAL_UART_MspInit+0x94>)
 8001f56:	699a      	ldr	r2, [r3, #24]
 8001f58:	2380      	movs	r3, #128	; 0x80
 8001f5a:	01db      	lsls	r3, r3, #7
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	613b      	str	r3, [r7, #16]
 8001f60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f62:	4b15      	ldr	r3, [pc, #84]	; (8001fb8 <HAL_UART_MspInit+0x94>)
 8001f64:	695a      	ldr	r2, [r3, #20]
 8001f66:	4b14      	ldr	r3, [pc, #80]	; (8001fb8 <HAL_UART_MspInit+0x94>)
 8001f68:	2180      	movs	r1, #128	; 0x80
 8001f6a:	02c9      	lsls	r1, r1, #11
 8001f6c:	430a      	orrs	r2, r1
 8001f6e:	615a      	str	r2, [r3, #20]
 8001f70:	4b11      	ldr	r3, [pc, #68]	; (8001fb8 <HAL_UART_MspInit+0x94>)
 8001f72:	695a      	ldr	r2, [r3, #20]
 8001f74:	2380      	movs	r3, #128	; 0x80
 8001f76:	02db      	lsls	r3, r3, #11
 8001f78:	4013      	ands	r3, r2
 8001f7a:	60fb      	str	r3, [r7, #12]
 8001f7c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001f7e:	0021      	movs	r1, r4
 8001f80:	187b      	adds	r3, r7, r1
 8001f82:	22c0      	movs	r2, #192	; 0xc0
 8001f84:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f86:	187b      	adds	r3, r7, r1
 8001f88:	2202      	movs	r2, #2
 8001f8a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f8c:	187b      	adds	r3, r7, r1
 8001f8e:	2200      	movs	r2, #0
 8001f90:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f92:	187b      	adds	r3, r7, r1
 8001f94:	2203      	movs	r2, #3
 8001f96:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8001f98:	187b      	adds	r3, r7, r1
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f9e:	187b      	adds	r3, r7, r1
 8001fa0:	4a06      	ldr	r2, [pc, #24]	; (8001fbc <HAL_UART_MspInit+0x98>)
 8001fa2:	0019      	movs	r1, r3
 8001fa4:	0010      	movs	r0, r2
 8001fa6:	f000 ff0b 	bl	8002dc0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001faa:	46c0      	nop			; (mov r8, r8)
 8001fac:	46bd      	mov	sp, r7
 8001fae:	b00b      	add	sp, #44	; 0x2c
 8001fb0:	bd90      	pop	{r4, r7, pc}
 8001fb2:	46c0      	nop			; (mov r8, r8)
 8001fb4:	40013800 	.word	0x40013800
 8001fb8:	40021000 	.word	0x40021000
 8001fbc:	48000400 	.word	0x48000400

08001fc0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001fc0:	4813      	ldr	r0, [pc, #76]	; (8002010 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001fc2:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8001fc4:	4813      	ldr	r0, [pc, #76]	; (8002014 <LoopForever+0x6>)
    LDR R1, [R0]
 8001fc6:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8001fc8:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8001fca:	4a13      	ldr	r2, [pc, #76]	; (8002018 <LoopForever+0xa>)
    CMP R1, R2
 8001fcc:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8001fce:	d105      	bne.n	8001fdc <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8001fd0:	4812      	ldr	r0, [pc, #72]	; (800201c <LoopForever+0xe>)
    LDR R1,=0x00000001
 8001fd2:	4913      	ldr	r1, [pc, #76]	; (8002020 <LoopForever+0x12>)
    STR R1, [R0]
 8001fd4:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8001fd6:	4813      	ldr	r0, [pc, #76]	; (8002024 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8001fd8:	4913      	ldr	r1, [pc, #76]	; (8002028 <LoopForever+0x1a>)
    STR R1, [R0]
 8001fda:	6001      	str	r1, [r0, #0]

08001fdc <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fdc:	4813      	ldr	r0, [pc, #76]	; (800202c <LoopForever+0x1e>)
  ldr r1, =_edata
 8001fde:	4914      	ldr	r1, [pc, #80]	; (8002030 <LoopForever+0x22>)
  ldr r2, =_sidata
 8001fe0:	4a14      	ldr	r2, [pc, #80]	; (8002034 <LoopForever+0x26>)
  movs r3, #0
 8001fe2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fe4:	e002      	b.n	8001fec <LoopCopyDataInit>

08001fe6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fe6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fe8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fea:	3304      	adds	r3, #4

08001fec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ff0:	d3f9      	bcc.n	8001fe6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ff2:	4a11      	ldr	r2, [pc, #68]	; (8002038 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8001ff4:	4c11      	ldr	r4, [pc, #68]	; (800203c <LoopForever+0x2e>)
  movs r3, #0
 8001ff6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ff8:	e001      	b.n	8001ffe <LoopFillZerobss>

08001ffa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ffa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ffc:	3204      	adds	r2, #4

08001ffe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ffe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002000:	d3fb      	bcc.n	8001ffa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002002:	f7ff fe82 	bl	8001d0a <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002006:	f002 ffe3 	bl	8004fd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800200a:	f7ff fc55 	bl	80018b8 <main>

0800200e <LoopForever>:

LoopForever:
    b LoopForever
 800200e:	e7fe      	b.n	800200e <LoopForever>
  ldr   r0, =_estack
 8002010:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 8002014:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8002018:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 800201c:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 8002020:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8002024:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8002028:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 800202c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002030:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8002034:	080050c0 	.word	0x080050c0
  ldr r2, =_sbss
 8002038:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800203c:	20000194 	.word	0x20000194

08002040 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002040:	e7fe      	b.n	8002040 <ADC1_IRQHandler>
	...

08002044 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002048:	4b07      	ldr	r3, [pc, #28]	; (8002068 <HAL_Init+0x24>)
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	4b06      	ldr	r3, [pc, #24]	; (8002068 <HAL_Init+0x24>)
 800204e:	2110      	movs	r1, #16
 8002050:	430a      	orrs	r2, r1
 8002052:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8002054:	2003      	movs	r0, #3
 8002056:	f000 f809 	bl	800206c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800205a:	f7ff fe1b 	bl	8001c94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800205e:	2300      	movs	r3, #0
}
 8002060:	0018      	movs	r0, r3
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	46c0      	nop			; (mov r8, r8)
 8002068:	40022000 	.word	0x40022000

0800206c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800206c:	b590      	push	{r4, r7, lr}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002074:	4b14      	ldr	r3, [pc, #80]	; (80020c8 <HAL_InitTick+0x5c>)
 8002076:	681c      	ldr	r4, [r3, #0]
 8002078:	4b14      	ldr	r3, [pc, #80]	; (80020cc <HAL_InitTick+0x60>)
 800207a:	781b      	ldrb	r3, [r3, #0]
 800207c:	0019      	movs	r1, r3
 800207e:	23fa      	movs	r3, #250	; 0xfa
 8002080:	0098      	lsls	r0, r3, #2
 8002082:	f7fe f841 	bl	8000108 <__udivsi3>
 8002086:	0003      	movs	r3, r0
 8002088:	0019      	movs	r1, r3
 800208a:	0020      	movs	r0, r4
 800208c:	f7fe f83c 	bl	8000108 <__udivsi3>
 8002090:	0003      	movs	r3, r0
 8002092:	0018      	movs	r0, r3
 8002094:	f000 fe87 	bl	8002da6 <HAL_SYSTICK_Config>
 8002098:	1e03      	subs	r3, r0, #0
 800209a:	d001      	beq.n	80020a0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800209c:	2301      	movs	r3, #1
 800209e:	e00f      	b.n	80020c0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2b03      	cmp	r3, #3
 80020a4:	d80b      	bhi.n	80020be <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020a6:	6879      	ldr	r1, [r7, #4]
 80020a8:	2301      	movs	r3, #1
 80020aa:	425b      	negs	r3, r3
 80020ac:	2200      	movs	r2, #0
 80020ae:	0018      	movs	r0, r3
 80020b0:	f000 fe64 	bl	8002d7c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020b4:	4b06      	ldr	r3, [pc, #24]	; (80020d0 <HAL_InitTick+0x64>)
 80020b6:	687a      	ldr	r2, [r7, #4]
 80020b8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80020ba:	2300      	movs	r3, #0
 80020bc:	e000      	b.n	80020c0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80020be:	2301      	movs	r3, #1
}
 80020c0:	0018      	movs	r0, r3
 80020c2:	46bd      	mov	sp, r7
 80020c4:	b003      	add	sp, #12
 80020c6:	bd90      	pop	{r4, r7, pc}
 80020c8:	20000000 	.word	0x20000000
 80020cc:	20000008 	.word	0x20000008
 80020d0:	20000004 	.word	0x20000004

080020d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020d8:	4b05      	ldr	r3, [pc, #20]	; (80020f0 <HAL_IncTick+0x1c>)
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	001a      	movs	r2, r3
 80020de:	4b05      	ldr	r3, [pc, #20]	; (80020f4 <HAL_IncTick+0x20>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	18d2      	adds	r2, r2, r3
 80020e4:	4b03      	ldr	r3, [pc, #12]	; (80020f4 <HAL_IncTick+0x20>)
 80020e6:	601a      	str	r2, [r3, #0]
}
 80020e8:	46c0      	nop			; (mov r8, r8)
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	46c0      	nop			; (mov r8, r8)
 80020f0:	20000008 	.word	0x20000008
 80020f4:	20000190 	.word	0x20000190

080020f8 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	af00      	add	r7, sp, #0
  return uwTick;
 80020fc:	4b02      	ldr	r3, [pc, #8]	; (8002108 <HAL_GetTick+0x10>)
 80020fe:	681b      	ldr	r3, [r3, #0]
}
 8002100:	0018      	movs	r0, r3
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	46c0      	nop			; (mov r8, r8)
 8002108:	20000190 	.word	0x20000190

0800210c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b084      	sub	sp, #16
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002114:	230f      	movs	r3, #15
 8002116:	18fb      	adds	r3, r7, r3
 8002118:	2200      	movs	r2, #0
 800211a:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 800211c:	2300      	movs	r3, #0
 800211e:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d101      	bne.n	800212a <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e125      	b.n	8002376 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800212e:	2b00      	cmp	r3, #0
 8002130:	d10a      	bne.n	8002148 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2200      	movs	r2, #0
 8002136:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2234      	movs	r2, #52	; 0x34
 800213c:	2100      	movs	r1, #0
 800213e:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	0018      	movs	r0, r3
 8002144:	f7ff fa18 	bl	8001578 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800214c:	2210      	movs	r2, #16
 800214e:	4013      	ands	r3, r2
 8002150:	d000      	beq.n	8002154 <HAL_ADC_Init+0x48>
 8002152:	e103      	b.n	800235c <HAL_ADC_Init+0x250>
 8002154:	230f      	movs	r3, #15
 8002156:	18fb      	adds	r3, r7, r3
 8002158:	781b      	ldrb	r3, [r3, #0]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d000      	beq.n	8002160 <HAL_ADC_Init+0x54>
 800215e:	e0fd      	b.n	800235c <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	689b      	ldr	r3, [r3, #8]
 8002166:	2204      	movs	r2, #4
 8002168:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 800216a:	d000      	beq.n	800216e <HAL_ADC_Init+0x62>
 800216c:	e0f6      	b.n	800235c <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002172:	4a83      	ldr	r2, [pc, #524]	; (8002380 <HAL_ADC_Init+0x274>)
 8002174:	4013      	ands	r3, r2
 8002176:	2202      	movs	r2, #2
 8002178:	431a      	orrs	r2, r3
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	2203      	movs	r2, #3
 8002186:	4013      	ands	r3, r2
 8002188:	2b01      	cmp	r3, #1
 800218a:	d112      	bne.n	80021b2 <HAL_ADC_Init+0xa6>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	2201      	movs	r2, #1
 8002194:	4013      	ands	r3, r2
 8002196:	2b01      	cmp	r3, #1
 8002198:	d009      	beq.n	80021ae <HAL_ADC_Init+0xa2>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	68da      	ldr	r2, [r3, #12]
 80021a0:	2380      	movs	r3, #128	; 0x80
 80021a2:	021b      	lsls	r3, r3, #8
 80021a4:	401a      	ands	r2, r3
 80021a6:	2380      	movs	r3, #128	; 0x80
 80021a8:	021b      	lsls	r3, r3, #8
 80021aa:	429a      	cmp	r2, r3
 80021ac:	d101      	bne.n	80021b2 <HAL_ADC_Init+0xa6>
 80021ae:	2301      	movs	r3, #1
 80021b0:	e000      	b.n	80021b4 <HAL_ADC_Init+0xa8>
 80021b2:	2300      	movs	r3, #0
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d116      	bne.n	80021e6 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	68db      	ldr	r3, [r3, #12]
 80021be:	2218      	movs	r2, #24
 80021c0:	4393      	bics	r3, r2
 80021c2:	0019      	movs	r1, r3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	689a      	ldr	r2, [r3, #8]
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	430a      	orrs	r2, r1
 80021ce:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	691b      	ldr	r3, [r3, #16]
 80021d6:	009b      	lsls	r3, r3, #2
 80021d8:	0899      	lsrs	r1, r3, #2
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	685a      	ldr	r2, [r3, #4]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	430a      	orrs	r2, r1
 80021e4:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	68da      	ldr	r2, [r3, #12]
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4964      	ldr	r1, [pc, #400]	; (8002384 <HAL_ADC_Init+0x278>)
 80021f2:	400a      	ands	r2, r1
 80021f4:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	7e1b      	ldrb	r3, [r3, #24]
 80021fa:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	7e5b      	ldrb	r3, [r3, #25]
 8002200:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002202:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	7e9b      	ldrb	r3, [r3, #26]
 8002208:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 800220a:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002210:	2b01      	cmp	r3, #1
 8002212:	d002      	beq.n	800221a <HAL_ADC_Init+0x10e>
 8002214:	2380      	movs	r3, #128	; 0x80
 8002216:	015b      	lsls	r3, r3, #5
 8002218:	e000      	b.n	800221c <HAL_ADC_Init+0x110>
 800221a:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800221c:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002222:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	691b      	ldr	r3, [r3, #16]
 8002228:	2b02      	cmp	r3, #2
 800222a:	d101      	bne.n	8002230 <HAL_ADC_Init+0x124>
 800222c:	2304      	movs	r3, #4
 800222e:	e000      	b.n	8002232 <HAL_ADC_Init+0x126>
 8002230:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8002232:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2124      	movs	r1, #36	; 0x24
 8002238:	5c5b      	ldrb	r3, [r3, r1]
 800223a:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 800223c:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800223e:	68ba      	ldr	r2, [r7, #8]
 8002240:	4313      	orrs	r3, r2
 8002242:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	7edb      	ldrb	r3, [r3, #27]
 8002248:	2b01      	cmp	r3, #1
 800224a:	d115      	bne.n	8002278 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	7e9b      	ldrb	r3, [r3, #26]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d105      	bne.n	8002260 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	2280      	movs	r2, #128	; 0x80
 8002258:	0252      	lsls	r2, r2, #9
 800225a:	4313      	orrs	r3, r2
 800225c:	60bb      	str	r3, [r7, #8]
 800225e:	e00b      	b.n	8002278 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002264:	2220      	movs	r2, #32
 8002266:	431a      	orrs	r2, r3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002270:	2201      	movs	r2, #1
 8002272:	431a      	orrs	r2, r3
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	69da      	ldr	r2, [r3, #28]
 800227c:	23c2      	movs	r3, #194	; 0xc2
 800227e:	33ff      	adds	r3, #255	; 0xff
 8002280:	429a      	cmp	r2, r3
 8002282:	d007      	beq.n	8002294 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 800228c:	4313      	orrs	r3, r2
 800228e:	68ba      	ldr	r2, [r7, #8]
 8002290:	4313      	orrs	r3, r2
 8002292:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	68d9      	ldr	r1, [r3, #12]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	68ba      	ldr	r2, [r7, #8]
 80022a0:	430a      	orrs	r2, r1
 80022a2:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022a8:	2380      	movs	r3, #128	; 0x80
 80022aa:	055b      	lsls	r3, r3, #21
 80022ac:	429a      	cmp	r2, r3
 80022ae:	d01b      	beq.n	80022e8 <HAL_ADC_Init+0x1dc>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022b4:	2b01      	cmp	r3, #1
 80022b6:	d017      	beq.n	80022e8 <HAL_ADC_Init+0x1dc>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022bc:	2b02      	cmp	r3, #2
 80022be:	d013      	beq.n	80022e8 <HAL_ADC_Init+0x1dc>
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022c4:	2b03      	cmp	r3, #3
 80022c6:	d00f      	beq.n	80022e8 <HAL_ADC_Init+0x1dc>
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022cc:	2b04      	cmp	r3, #4
 80022ce:	d00b      	beq.n	80022e8 <HAL_ADC_Init+0x1dc>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022d4:	2b05      	cmp	r3, #5
 80022d6:	d007      	beq.n	80022e8 <HAL_ADC_Init+0x1dc>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022dc:	2b06      	cmp	r3, #6
 80022de:	d003      	beq.n	80022e8 <HAL_ADC_Init+0x1dc>
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022e4:	2b07      	cmp	r3, #7
 80022e6:	d112      	bne.n	800230e <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	695a      	ldr	r2, [r3, #20]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	2107      	movs	r1, #7
 80022f4:	438a      	bics	r2, r1
 80022f6:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	6959      	ldr	r1, [r3, #20]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002302:	2207      	movs	r2, #7
 8002304:	401a      	ands	r2, r3
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	430a      	orrs	r2, r1
 800230c:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	68db      	ldr	r3, [r3, #12]
 8002314:	4a1c      	ldr	r2, [pc, #112]	; (8002388 <HAL_ADC_Init+0x27c>)
 8002316:	4013      	ands	r3, r2
 8002318:	68ba      	ldr	r2, [r7, #8]
 800231a:	429a      	cmp	r2, r3
 800231c:	d10b      	bne.n	8002336 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2200      	movs	r2, #0
 8002322:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002328:	2203      	movs	r2, #3
 800232a:	4393      	bics	r3, r2
 800232c:	2201      	movs	r2, #1
 800232e:	431a      	orrs	r2, r3
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002334:	e01c      	b.n	8002370 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800233a:	2212      	movs	r2, #18
 800233c:	4393      	bics	r3, r2
 800233e:	2210      	movs	r2, #16
 8002340:	431a      	orrs	r2, r3
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800234a:	2201      	movs	r2, #1
 800234c:	431a      	orrs	r2, r3
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8002352:	230f      	movs	r3, #15
 8002354:	18fb      	adds	r3, r7, r3
 8002356:	2201      	movs	r2, #1
 8002358:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800235a:	e009      	b.n	8002370 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002360:	2210      	movs	r2, #16
 8002362:	431a      	orrs	r2, r3
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8002368:	230f      	movs	r3, #15
 800236a:	18fb      	adds	r3, r7, r3
 800236c:	2201      	movs	r2, #1
 800236e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002370:	230f      	movs	r3, #15
 8002372:	18fb      	adds	r3, r7, r3
 8002374:	781b      	ldrb	r3, [r3, #0]
}
 8002376:	0018      	movs	r0, r3
 8002378:	46bd      	mov	sp, r7
 800237a:	b004      	add	sp, #16
 800237c:	bd80      	pop	{r7, pc}
 800237e:	46c0      	nop			; (mov r8, r8)
 8002380:	fffffefd 	.word	0xfffffefd
 8002384:	fffe0219 	.word	0xfffe0219
 8002388:	833fffe7 	.word	0x833fffe7

0800238c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800238c:	b590      	push	{r4, r7, lr}
 800238e:	b085      	sub	sp, #20
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002394:	230f      	movs	r3, #15
 8002396:	18fb      	adds	r3, r7, r3
 8002398:	2200      	movs	r2, #0
 800239a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	2204      	movs	r2, #4
 80023a4:	4013      	ands	r3, r2
 80023a6:	d138      	bne.n	800241a <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2234      	movs	r2, #52	; 0x34
 80023ac:	5c9b      	ldrb	r3, [r3, r2]
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	d101      	bne.n	80023b6 <HAL_ADC_Start+0x2a>
 80023b2:	2302      	movs	r3, #2
 80023b4:	e038      	b.n	8002428 <HAL_ADC_Start+0x9c>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2234      	movs	r2, #52	; 0x34
 80023ba:	2101      	movs	r1, #1
 80023bc:	5499      	strb	r1, [r3, r2]
      
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	7e5b      	ldrb	r3, [r3, #25]
 80023c2:	2b01      	cmp	r3, #1
 80023c4:	d007      	beq.n	80023d6 <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 80023c6:	230f      	movs	r3, #15
 80023c8:	18fc      	adds	r4, r7, r3
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	0018      	movs	r0, r3
 80023ce:	f000 f9e3 	bl	8002798 <ADC_Enable>
 80023d2:	0003      	movs	r3, r0
 80023d4:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80023d6:	230f      	movs	r3, #15
 80023d8:	18fb      	adds	r3, r7, r3
 80023da:	781b      	ldrb	r3, [r3, #0]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d120      	bne.n	8002422 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023e4:	4a12      	ldr	r2, [pc, #72]	; (8002430 <HAL_ADC_Start+0xa4>)
 80023e6:	4013      	ands	r3, r2
 80023e8:	2280      	movs	r2, #128	; 0x80
 80023ea:	0052      	lsls	r2, r2, #1
 80023ec:	431a      	orrs	r2, r3
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2200      	movs	r2, #0
 80023f6:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2234      	movs	r2, #52	; 0x34
 80023fc:	2100      	movs	r1, #0
 80023fe:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	221c      	movs	r2, #28
 8002406:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	689a      	ldr	r2, [r3, #8]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	2104      	movs	r1, #4
 8002414:	430a      	orrs	r2, r1
 8002416:	609a      	str	r2, [r3, #8]
 8002418:	e003      	b.n	8002422 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800241a:	230f      	movs	r3, #15
 800241c:	18fb      	adds	r3, r7, r3
 800241e:	2202      	movs	r2, #2
 8002420:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002422:	230f      	movs	r3, #15
 8002424:	18fb      	adds	r3, r7, r3
 8002426:	781b      	ldrb	r3, [r3, #0]
}
 8002428:	0018      	movs	r0, r3
 800242a:	46bd      	mov	sp, r7
 800242c:	b005      	add	sp, #20
 800242e:	bd90      	pop	{r4, r7, pc}
 8002430:	fffff0fe 	.word	0xfffff0fe

08002434 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b084      	sub	sp, #16
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
 800243c:	6039      	str	r1, [r7, #0]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	695b      	ldr	r3, [r3, #20]
 8002442:	2b08      	cmp	r3, #8
 8002444:	d102      	bne.n	800244c <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8002446:	2308      	movs	r3, #8
 8002448:	60fb      	str	r3, [r7, #12]
 800244a:	e014      	b.n	8002476 <HAL_ADC_PollForConversion+0x42>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	68db      	ldr	r3, [r3, #12]
 8002452:	2201      	movs	r2, #1
 8002454:	4013      	ands	r3, r2
 8002456:	2b01      	cmp	r3, #1
 8002458:	d10b      	bne.n	8002472 <HAL_ADC_PollForConversion+0x3e>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800245e:	2220      	movs	r2, #32
 8002460:	431a      	orrs	r2, r3
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2234      	movs	r2, #52	; 0x34
 800246a:	2100      	movs	r1, #0
 800246c:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	e071      	b.n	8002556 <HAL_ADC_PollForConversion+0x122>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8002472:	230c      	movs	r3, #12
 8002474:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002476:	f7ff fe3f 	bl	80020f8 <HAL_GetTick>
 800247a:	0003      	movs	r3, r0
 800247c:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800247e:	e01f      	b.n	80024c0 <HAL_ADC_PollForConversion+0x8c>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	3301      	adds	r3, #1
 8002484:	d01c      	beq.n	80024c0 <HAL_ADC_PollForConversion+0x8c>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d007      	beq.n	800249c <HAL_ADC_PollForConversion+0x68>
 800248c:	f7ff fe34 	bl	80020f8 <HAL_GetTick>
 8002490:	0002      	movs	r2, r0
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	1ad3      	subs	r3, r2, r3
 8002496:	683a      	ldr	r2, [r7, #0]
 8002498:	429a      	cmp	r2, r3
 800249a:	d211      	bcs.n	80024c0 <HAL_ADC_PollForConversion+0x8c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	68fa      	ldr	r2, [r7, #12]
 80024a4:	4013      	ands	r3, r2
 80024a6:	d10b      	bne.n	80024c0 <HAL_ADC_PollForConversion+0x8c>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024ac:	2204      	movs	r2, #4
 80024ae:	431a      	orrs	r2, r3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2234      	movs	r2, #52	; 0x34
 80024b8:	2100      	movs	r1, #0
 80024ba:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80024bc:	2303      	movs	r3, #3
 80024be:	e04a      	b.n	8002556 <HAL_ADC_PollForConversion+0x122>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	68fa      	ldr	r2, [r7, #12]
 80024c8:	4013      	ands	r3, r2
 80024ca:	d0d9      	beq.n	8002480 <HAL_ADC_PollForConversion+0x4c>
      }
    }
  }
    
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024d0:	2280      	movs	r2, #128	; 0x80
 80024d2:	0092      	lsls	r2, r2, #2
 80024d4:	431a      	orrs	r2, r3
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	68da      	ldr	r2, [r3, #12]
 80024e0:	23c0      	movs	r3, #192	; 0xc0
 80024e2:	011b      	lsls	r3, r3, #4
 80024e4:	4013      	ands	r3, r2
 80024e6:	d12d      	bne.n	8002544 <HAL_ADC_PollForConversion+0x110>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	7e9b      	ldrb	r3, [r3, #26]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d129      	bne.n	8002544 <HAL_ADC_PollForConversion+0x110>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	2208      	movs	r2, #8
 80024f8:	4013      	ands	r3, r2
 80024fa:	2b08      	cmp	r3, #8
 80024fc:	d122      	bne.n	8002544 <HAL_ADC_PollForConversion+0x110>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	2204      	movs	r2, #4
 8002506:	4013      	ands	r3, r2
 8002508:	d110      	bne.n	800252c <HAL_ADC_PollForConversion+0xf8>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	685a      	ldr	r2, [r3, #4]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	210c      	movs	r1, #12
 8002516:	438a      	bics	r2, r1
 8002518:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800251e:	4a10      	ldr	r2, [pc, #64]	; (8002560 <HAL_ADC_PollForConversion+0x12c>)
 8002520:	4013      	ands	r3, r2
 8002522:	2201      	movs	r2, #1
 8002524:	431a      	orrs	r2, r3
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	639a      	str	r2, [r3, #56]	; 0x38
 800252a:	e00b      	b.n	8002544 <HAL_ADC_PollForConversion+0x110>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002530:	2220      	movs	r2, #32
 8002532:	431a      	orrs	r2, r3
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800253c:	2201      	movs	r2, #1
 800253e:	431a      	orrs	r2, r3
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	7e1b      	ldrb	r3, [r3, #24]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d103      	bne.n	8002554 <HAL_ADC_PollForConversion+0x120>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	220c      	movs	r2, #12
 8002552:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002554:	2300      	movs	r3, #0
}
 8002556:	0018      	movs	r0, r3
 8002558:	46bd      	mov	sp, r7
 800255a:	b004      	add	sp, #16
 800255c:	bd80      	pop	{r7, pc}
 800255e:	46c0      	nop			; (mov r8, r8)
 8002560:	fffffefe 	.word	0xfffffefe

08002564 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b082      	sub	sp, #8
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002572:	0018      	movs	r0, r3
 8002574:	46bd      	mov	sp, r7
 8002576:	b002      	add	sp, #8
 8002578:	bd80      	pop	{r7, pc}
	...

0800257c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b084      	sub	sp, #16
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
 8002584:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002586:	230f      	movs	r3, #15
 8002588:	18fb      	adds	r3, r7, r3
 800258a:	2200      	movs	r2, #0
 800258c:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 800258e:	2300      	movs	r3, #0
 8002590:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002596:	2380      	movs	r3, #128	; 0x80
 8002598:	055b      	lsls	r3, r3, #21
 800259a:	429a      	cmp	r2, r3
 800259c:	d011      	beq.n	80025c2 <HAL_ADC_ConfigChannel+0x46>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025a2:	2b01      	cmp	r3, #1
 80025a4:	d00d      	beq.n	80025c2 <HAL_ADC_ConfigChannel+0x46>
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025aa:	2b02      	cmp	r3, #2
 80025ac:	d009      	beq.n	80025c2 <HAL_ADC_ConfigChannel+0x46>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025b2:	2b03      	cmp	r3, #3
 80025b4:	d005      	beq.n	80025c2 <HAL_ADC_ConfigChannel+0x46>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025ba:	2b04      	cmp	r3, #4
 80025bc:	d001      	beq.n	80025c2 <HAL_ADC_ConfigChannel+0x46>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2234      	movs	r2, #52	; 0x34
 80025c6:	5c9b      	ldrb	r3, [r3, r2]
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d101      	bne.n	80025d0 <HAL_ADC_ConfigChannel+0x54>
 80025cc:	2302      	movs	r3, #2
 80025ce:	e0d0      	b.n	8002772 <HAL_ADC_ConfigChannel+0x1f6>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2234      	movs	r2, #52	; 0x34
 80025d4:	2101      	movs	r1, #1
 80025d6:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	689b      	ldr	r3, [r3, #8]
 80025de:	2204      	movs	r2, #4
 80025e0:	4013      	ands	r3, r2
 80025e2:	d000      	beq.n	80025e6 <HAL_ADC_ConfigChannel+0x6a>
 80025e4:	e0b4      	b.n	8002750 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	4a64      	ldr	r2, [pc, #400]	; (800277c <HAL_ADC_ConfigChannel+0x200>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d100      	bne.n	80025f2 <HAL_ADC_ConfigChannel+0x76>
 80025f0:	e082      	b.n	80026f8 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	2201      	movs	r2, #1
 80025fe:	409a      	lsls	r2, r3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	430a      	orrs	r2, r1
 8002606:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800260c:	2380      	movs	r3, #128	; 0x80
 800260e:	055b      	lsls	r3, r3, #21
 8002610:	429a      	cmp	r2, r3
 8002612:	d037      	beq.n	8002684 <HAL_ADC_ConfigChannel+0x108>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002618:	2b01      	cmp	r3, #1
 800261a:	d033      	beq.n	8002684 <HAL_ADC_ConfigChannel+0x108>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002620:	2b02      	cmp	r3, #2
 8002622:	d02f      	beq.n	8002684 <HAL_ADC_ConfigChannel+0x108>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002628:	2b03      	cmp	r3, #3
 800262a:	d02b      	beq.n	8002684 <HAL_ADC_ConfigChannel+0x108>
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002630:	2b04      	cmp	r3, #4
 8002632:	d027      	beq.n	8002684 <HAL_ADC_ConfigChannel+0x108>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002638:	2b05      	cmp	r3, #5
 800263a:	d023      	beq.n	8002684 <HAL_ADC_ConfigChannel+0x108>
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002640:	2b06      	cmp	r3, #6
 8002642:	d01f      	beq.n	8002684 <HAL_ADC_ConfigChannel+0x108>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002648:	2b07      	cmp	r3, #7
 800264a:	d01b      	beq.n	8002684 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	689a      	ldr	r2, [r3, #8]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	695b      	ldr	r3, [r3, #20]
 8002656:	2107      	movs	r1, #7
 8002658:	400b      	ands	r3, r1
 800265a:	429a      	cmp	r2, r3
 800265c:	d012      	beq.n	8002684 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	695a      	ldr	r2, [r3, #20]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	2107      	movs	r1, #7
 800266a:	438a      	bics	r2, r1
 800266c:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	6959      	ldr	r1, [r3, #20]
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	2207      	movs	r2, #7
 800267a:	401a      	ands	r2, r3
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	430a      	orrs	r2, r1
 8002682:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	2b10      	cmp	r3, #16
 800268a:	d007      	beq.n	800269c <HAL_ADC_ConfigChannel+0x120>
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	2b11      	cmp	r3, #17
 8002692:	d003      	beq.n	800269c <HAL_ADC_ConfigChannel+0x120>
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	2b12      	cmp	r3, #18
 800269a:	d163      	bne.n	8002764 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800269c:	4b38      	ldr	r3, [pc, #224]	; (8002780 <HAL_ADC_ConfigChannel+0x204>)
 800269e:	6819      	ldr	r1, [r3, #0]
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	2b10      	cmp	r3, #16
 80026a6:	d009      	beq.n	80026bc <HAL_ADC_ConfigChannel+0x140>
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	2b11      	cmp	r3, #17
 80026ae:	d102      	bne.n	80026b6 <HAL_ADC_ConfigChannel+0x13a>
 80026b0:	2380      	movs	r3, #128	; 0x80
 80026b2:	03db      	lsls	r3, r3, #15
 80026b4:	e004      	b.n	80026c0 <HAL_ADC_ConfigChannel+0x144>
 80026b6:	2380      	movs	r3, #128	; 0x80
 80026b8:	045b      	lsls	r3, r3, #17
 80026ba:	e001      	b.n	80026c0 <HAL_ADC_ConfigChannel+0x144>
 80026bc:	2380      	movs	r3, #128	; 0x80
 80026be:	041b      	lsls	r3, r3, #16
 80026c0:	4a2f      	ldr	r2, [pc, #188]	; (8002780 <HAL_ADC_ConfigChannel+0x204>)
 80026c2:	430b      	orrs	r3, r1
 80026c4:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	2b10      	cmp	r3, #16
 80026cc:	d14a      	bne.n	8002764 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80026ce:	4b2d      	ldr	r3, [pc, #180]	; (8002784 <HAL_ADC_ConfigChannel+0x208>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	492d      	ldr	r1, [pc, #180]	; (8002788 <HAL_ADC_ConfigChannel+0x20c>)
 80026d4:	0018      	movs	r0, r3
 80026d6:	f7fd fd17 	bl	8000108 <__udivsi3>
 80026da:	0003      	movs	r3, r0
 80026dc:	001a      	movs	r2, r3
 80026de:	0013      	movs	r3, r2
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	189b      	adds	r3, r3, r2
 80026e4:	005b      	lsls	r3, r3, #1
 80026e6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80026e8:	e002      	b.n	80026f0 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	3b01      	subs	r3, #1
 80026ee:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d1f9      	bne.n	80026ea <HAL_ADC_ConfigChannel+0x16e>
 80026f6:	e035      	b.n	8002764 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	2101      	movs	r1, #1
 8002704:	4099      	lsls	r1, r3
 8002706:	000b      	movs	r3, r1
 8002708:	43d9      	mvns	r1, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	400a      	ands	r2, r1
 8002710:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	2b10      	cmp	r3, #16
 8002718:	d007      	beq.n	800272a <HAL_ADC_ConfigChannel+0x1ae>
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	2b11      	cmp	r3, #17
 8002720:	d003      	beq.n	800272a <HAL_ADC_ConfigChannel+0x1ae>
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	2b12      	cmp	r3, #18
 8002728:	d11c      	bne.n	8002764 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800272a:	4b15      	ldr	r3, [pc, #84]	; (8002780 <HAL_ADC_ConfigChannel+0x204>)
 800272c:	6819      	ldr	r1, [r3, #0]
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	2b10      	cmp	r3, #16
 8002734:	d007      	beq.n	8002746 <HAL_ADC_ConfigChannel+0x1ca>
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	2b11      	cmp	r3, #17
 800273c:	d101      	bne.n	8002742 <HAL_ADC_ConfigChannel+0x1c6>
 800273e:	4b13      	ldr	r3, [pc, #76]	; (800278c <HAL_ADC_ConfigChannel+0x210>)
 8002740:	e002      	b.n	8002748 <HAL_ADC_ConfigChannel+0x1cc>
 8002742:	4b13      	ldr	r3, [pc, #76]	; (8002790 <HAL_ADC_ConfigChannel+0x214>)
 8002744:	e000      	b.n	8002748 <HAL_ADC_ConfigChannel+0x1cc>
 8002746:	4b13      	ldr	r3, [pc, #76]	; (8002794 <HAL_ADC_ConfigChannel+0x218>)
 8002748:	4a0d      	ldr	r2, [pc, #52]	; (8002780 <HAL_ADC_ConfigChannel+0x204>)
 800274a:	400b      	ands	r3, r1
 800274c:	6013      	str	r3, [r2, #0]
 800274e:	e009      	b.n	8002764 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002754:	2220      	movs	r2, #32
 8002756:	431a      	orrs	r2, r3
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 800275c:	230f      	movs	r3, #15
 800275e:	18fb      	adds	r3, r7, r3
 8002760:	2201      	movs	r2, #1
 8002762:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2234      	movs	r2, #52	; 0x34
 8002768:	2100      	movs	r1, #0
 800276a:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 800276c:	230f      	movs	r3, #15
 800276e:	18fb      	adds	r3, r7, r3
 8002770:	781b      	ldrb	r3, [r3, #0]
}
 8002772:	0018      	movs	r0, r3
 8002774:	46bd      	mov	sp, r7
 8002776:	b004      	add	sp, #16
 8002778:	bd80      	pop	{r7, pc}
 800277a:	46c0      	nop			; (mov r8, r8)
 800277c:	00001001 	.word	0x00001001
 8002780:	40012708 	.word	0x40012708
 8002784:	20000000 	.word	0x20000000
 8002788:	000f4240 	.word	0x000f4240
 800278c:	ffbfffff 	.word	0xffbfffff
 8002790:	feffffff 	.word	0xfeffffff
 8002794:	ff7fffff 	.word	0xff7fffff

08002798 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b084      	sub	sp, #16
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80027a0:	2300      	movs	r3, #0
 80027a2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80027a4:	2300      	movs	r3, #0
 80027a6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	2203      	movs	r2, #3
 80027b0:	4013      	ands	r3, r2
 80027b2:	2b01      	cmp	r3, #1
 80027b4:	d112      	bne.n	80027dc <ADC_Enable+0x44>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	2201      	movs	r2, #1
 80027be:	4013      	ands	r3, r2
 80027c0:	2b01      	cmp	r3, #1
 80027c2:	d009      	beq.n	80027d8 <ADC_Enable+0x40>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	68da      	ldr	r2, [r3, #12]
 80027ca:	2380      	movs	r3, #128	; 0x80
 80027cc:	021b      	lsls	r3, r3, #8
 80027ce:	401a      	ands	r2, r3
 80027d0:	2380      	movs	r3, #128	; 0x80
 80027d2:	021b      	lsls	r3, r3, #8
 80027d4:	429a      	cmp	r2, r3
 80027d6:	d101      	bne.n	80027dc <ADC_Enable+0x44>
 80027d8:	2301      	movs	r3, #1
 80027da:	e000      	b.n	80027de <ADC_Enable+0x46>
 80027dc:	2300      	movs	r3, #0
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d152      	bne.n	8002888 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	4a2a      	ldr	r2, [pc, #168]	; (8002894 <ADC_Enable+0xfc>)
 80027ea:	4013      	ands	r3, r2
 80027ec:	d00d      	beq.n	800280a <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027f2:	2210      	movs	r2, #16
 80027f4:	431a      	orrs	r2, r3
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027fe:	2201      	movs	r2, #1
 8002800:	431a      	orrs	r2, r3
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 8002806:	2301      	movs	r3, #1
 8002808:	e03f      	b.n	800288a <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	689a      	ldr	r2, [r3, #8]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	2101      	movs	r1, #1
 8002816:	430a      	orrs	r2, r1
 8002818:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800281a:	4b1f      	ldr	r3, [pc, #124]	; (8002898 <ADC_Enable+0x100>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	491f      	ldr	r1, [pc, #124]	; (800289c <ADC_Enable+0x104>)
 8002820:	0018      	movs	r0, r3
 8002822:	f7fd fc71 	bl	8000108 <__udivsi3>
 8002826:	0003      	movs	r3, r0
 8002828:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800282a:	e002      	b.n	8002832 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	3b01      	subs	r3, #1
 8002830:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d1f9      	bne.n	800282c <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8002838:	f7ff fc5e 	bl	80020f8 <HAL_GetTick>
 800283c:	0003      	movs	r3, r0
 800283e:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002840:	e01b      	b.n	800287a <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002842:	f7ff fc59 	bl	80020f8 <HAL_GetTick>
 8002846:	0002      	movs	r2, r0
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	1ad3      	subs	r3, r2, r3
 800284c:	2b02      	cmp	r3, #2
 800284e:	d914      	bls.n	800287a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	2201      	movs	r2, #1
 8002858:	4013      	ands	r3, r2
 800285a:	2b01      	cmp	r3, #1
 800285c:	d00d      	beq.n	800287a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002862:	2210      	movs	r2, #16
 8002864:	431a      	orrs	r2, r3
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800286e:	2201      	movs	r2, #1
 8002870:	431a      	orrs	r2, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	e007      	b.n	800288a <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	2201      	movs	r2, #1
 8002882:	4013      	ands	r3, r2
 8002884:	2b01      	cmp	r3, #1
 8002886:	d1dc      	bne.n	8002842 <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002888:	2300      	movs	r3, #0
}
 800288a:	0018      	movs	r0, r3
 800288c:	46bd      	mov	sp, r7
 800288e:	b004      	add	sp, #16
 8002890:	bd80      	pop	{r7, pc}
 8002892:	46c0      	nop			; (mov r8, r8)
 8002894:	80000017 	.word	0x80000017
 8002898:	20000000 	.word	0x20000000
 800289c:	000f4240 	.word	0x000f4240

080028a0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b084      	sub	sp, #16
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d101      	bne.n	80028b2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	e0f0      	b.n	8002a94 <HAL_CAN_Init+0x1f4>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2220      	movs	r2, #32
 80028b6:	5c9b      	ldrb	r3, [r3, r2]
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d103      	bne.n	80028c6 <HAL_CAN_Init+0x26>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	0018      	movs	r0, r3
 80028c2:	f7fe fed5 	bl	8001670 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	2101      	movs	r1, #1
 80028d2:	430a      	orrs	r2, r1
 80028d4:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80028d6:	f7ff fc0f 	bl	80020f8 <HAL_GetTick>
 80028da:	0003      	movs	r3, r0
 80028dc:	60fb      	str	r3, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80028de:	e013      	b.n	8002908 <HAL_CAN_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80028e0:	f7ff fc0a 	bl	80020f8 <HAL_GetTick>
 80028e4:	0002      	movs	r2, r0
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	1ad3      	subs	r3, r2, r3
 80028ea:	2b0a      	cmp	r3, #10
 80028ec:	d90c      	bls.n	8002908 <HAL_CAN_Init+0x68>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028f2:	2280      	movs	r2, #128	; 0x80
 80028f4:	0292      	lsls	r2, r2, #10
 80028f6:	431a      	orrs	r2, r3
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2220      	movs	r2, #32
 8002900:	2105      	movs	r1, #5
 8002902:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8002904:	2301      	movs	r3, #1
 8002906:	e0c5      	b.n	8002a94 <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	2201      	movs	r2, #1
 8002910:	4013      	ands	r3, r2
 8002912:	d0e5      	beq.n	80028e0 <HAL_CAN_Init+0x40>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	681a      	ldr	r2, [r3, #0]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	2102      	movs	r1, #2
 8002920:	438a      	bics	r2, r1
 8002922:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002924:	f7ff fbe8 	bl	80020f8 <HAL_GetTick>
 8002928:	0003      	movs	r3, r0
 800292a:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800292c:	e013      	b.n	8002956 <HAL_CAN_Init+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800292e:	f7ff fbe3 	bl	80020f8 <HAL_GetTick>
 8002932:	0002      	movs	r2, r0
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	1ad3      	subs	r3, r2, r3
 8002938:	2b0a      	cmp	r3, #10
 800293a:	d90c      	bls.n	8002956 <HAL_CAN_Init+0xb6>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002940:	2280      	movs	r2, #128	; 0x80
 8002942:	0292      	lsls	r2, r2, #10
 8002944:	431a      	orrs	r2, r3
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2220      	movs	r2, #32
 800294e:	2105      	movs	r1, #5
 8002950:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e09e      	b.n	8002a94 <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	2202      	movs	r2, #2
 800295e:	4013      	ands	r3, r2
 8002960:	d1e5      	bne.n	800292e <HAL_CAN_Init+0x8e>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	7e1b      	ldrb	r3, [r3, #24]
 8002966:	2b01      	cmp	r3, #1
 8002968:	d108      	bne.n	800297c <HAL_CAN_Init+0xdc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	681a      	ldr	r2, [r3, #0]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	2180      	movs	r1, #128	; 0x80
 8002976:	430a      	orrs	r2, r1
 8002978:	601a      	str	r2, [r3, #0]
 800297a:	e007      	b.n	800298c <HAL_CAN_Init+0xec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	2180      	movs	r1, #128	; 0x80
 8002988:	438a      	bics	r2, r1
 800298a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	7e5b      	ldrb	r3, [r3, #25]
 8002990:	2b01      	cmp	r3, #1
 8002992:	d108      	bne.n	80029a6 <HAL_CAN_Init+0x106>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	2140      	movs	r1, #64	; 0x40
 80029a0:	430a      	orrs	r2, r1
 80029a2:	601a      	str	r2, [r3, #0]
 80029a4:	e007      	b.n	80029b6 <HAL_CAN_Init+0x116>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	2140      	movs	r1, #64	; 0x40
 80029b2:	438a      	bics	r2, r1
 80029b4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	7e9b      	ldrb	r3, [r3, #26]
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d108      	bne.n	80029d0 <HAL_CAN_Init+0x130>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	2120      	movs	r1, #32
 80029ca:	430a      	orrs	r2, r1
 80029cc:	601a      	str	r2, [r3, #0]
 80029ce:	e007      	b.n	80029e0 <HAL_CAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	681a      	ldr	r2, [r3, #0]
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	2120      	movs	r1, #32
 80029dc:	438a      	bics	r2, r1
 80029de:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	7edb      	ldrb	r3, [r3, #27]
 80029e4:	2b01      	cmp	r3, #1
 80029e6:	d108      	bne.n	80029fa <HAL_CAN_Init+0x15a>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	681a      	ldr	r2, [r3, #0]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	2110      	movs	r1, #16
 80029f4:	438a      	bics	r2, r1
 80029f6:	601a      	str	r2, [r3, #0]
 80029f8:	e007      	b.n	8002a0a <HAL_CAN_Init+0x16a>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	2110      	movs	r1, #16
 8002a06:	430a      	orrs	r2, r1
 8002a08:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	7f1b      	ldrb	r3, [r3, #28]
 8002a0e:	2b01      	cmp	r3, #1
 8002a10:	d108      	bne.n	8002a24 <HAL_CAN_Init+0x184>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	681a      	ldr	r2, [r3, #0]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	2108      	movs	r1, #8
 8002a1e:	430a      	orrs	r2, r1
 8002a20:	601a      	str	r2, [r3, #0]
 8002a22:	e007      	b.n	8002a34 <HAL_CAN_Init+0x194>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	2108      	movs	r1, #8
 8002a30:	438a      	bics	r2, r1
 8002a32:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	7f5b      	ldrb	r3, [r3, #29]
 8002a38:	2b01      	cmp	r3, #1
 8002a3a:	d108      	bne.n	8002a4e <HAL_CAN_Init+0x1ae>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	681a      	ldr	r2, [r3, #0]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	2104      	movs	r1, #4
 8002a48:	430a      	orrs	r2, r1
 8002a4a:	601a      	str	r2, [r3, #0]
 8002a4c:	e007      	b.n	8002a5e <HAL_CAN_Init+0x1be>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	681a      	ldr	r2, [r3, #0]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	2104      	movs	r1, #4
 8002a5a:	438a      	bics	r2, r1
 8002a5c:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	689a      	ldr	r2, [r3, #8]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	68db      	ldr	r3, [r3, #12]
 8002a66:	431a      	orrs	r2, r3
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	691b      	ldr	r3, [r3, #16]
 8002a6c:	431a      	orrs	r2, r3
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	695b      	ldr	r3, [r3, #20]
 8002a72:	431a      	orrs	r2, r3
 8002a74:	0011      	movs	r1, r2
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	1e5a      	subs	r2, r3, #1
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	430a      	orrs	r2, r1
 8002a82:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2200      	movs	r2, #0
 8002a88:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2220      	movs	r2, #32
 8002a8e:	2101      	movs	r1, #1
 8002a90:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8002a92:	2300      	movs	r3, #0
}
 8002a94:	0018      	movs	r0, r3
 8002a96:	46bd      	mov	sp, r7
 8002a98:	b004      	add	sp, #16
 8002a9a:	bd80      	pop	{r7, pc}

08002a9c <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b088      	sub	sp, #32
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	60f8      	str	r0, [r7, #12]
 8002aa4:	60b9      	str	r1, [r7, #8]
 8002aa6:	607a      	str	r2, [r7, #4]
 8002aa8:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002aaa:	201f      	movs	r0, #31
 8002aac:	183b      	adds	r3, r7, r0
 8002aae:	68fa      	ldr	r2, [r7, #12]
 8002ab0:	2120      	movs	r1, #32
 8002ab2:	5c52      	ldrb	r2, [r2, r1]
 8002ab4:	701a      	strb	r2, [r3, #0]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	689b      	ldr	r3, [r3, #8]
 8002abc:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002abe:	183b      	adds	r3, r7, r0
 8002ac0:	781b      	ldrb	r3, [r3, #0]
 8002ac2:	2b01      	cmp	r3, #1
 8002ac4:	d004      	beq.n	8002ad0 <HAL_CAN_AddTxMessage+0x34>
 8002ac6:	183b      	adds	r3, r7, r0
 8002ac8:	781b      	ldrb	r3, [r3, #0]
 8002aca:	2b02      	cmp	r3, #2
 8002acc:	d000      	beq.n	8002ad0 <HAL_CAN_AddTxMessage+0x34>
 8002ace:	e0b7      	b.n	8002c40 <HAL_CAN_AddTxMessage+0x1a4>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002ad0:	69ba      	ldr	r2, [r7, #24]
 8002ad2:	2380      	movs	r3, #128	; 0x80
 8002ad4:	04db      	lsls	r3, r3, #19
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	d10a      	bne.n	8002af0 <HAL_CAN_AddTxMessage+0x54>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002ada:	69ba      	ldr	r2, [r7, #24]
 8002adc:	2380      	movs	r3, #128	; 0x80
 8002ade:	051b      	lsls	r3, r3, #20
 8002ae0:	4013      	ands	r3, r2
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002ae2:	d105      	bne.n	8002af0 <HAL_CAN_AddTxMessage+0x54>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002ae4:	69ba      	ldr	r2, [r7, #24]
 8002ae6:	2380      	movs	r3, #128	; 0x80
 8002ae8:	055b      	lsls	r3, r3, #21
 8002aea:	4013      	ands	r3, r2
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002aec:	d100      	bne.n	8002af0 <HAL_CAN_AddTxMessage+0x54>
 8002aee:	e09e      	b.n	8002c2e <HAL_CAN_AddTxMessage+0x192>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002af0:	69bb      	ldr	r3, [r7, #24]
 8002af2:	0e1b      	lsrs	r3, r3, #24
 8002af4:	2203      	movs	r2, #3
 8002af6:	4013      	ands	r3, r2
 8002af8:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	2b02      	cmp	r3, #2
 8002afe:	d908      	bls.n	8002b12 <HAL_CAN_AddTxMessage+0x76>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b04:	2280      	movs	r2, #128	; 0x80
 8002b06:	0412      	lsls	r2, r2, #16
 8002b08:	431a      	orrs	r2, r3
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e09e      	b.n	8002c50 <HAL_CAN_AddTxMessage+0x1b4>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002b12:	2201      	movs	r2, #1
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	409a      	lsls	r2, r3
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d10c      	bne.n	8002b3e <HAL_CAN_AddTxMessage+0xa2>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002b24:	68bb      	ldr	r3, [r7, #8]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	0559      	lsls	r1, r3, #21
                                                           pHeader->RTR);
 8002b2a:	68bb      	ldr	r3, [r7, #8]
 8002b2c:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4311      	orrs	r1, r2
 8002b34:	697a      	ldr	r2, [r7, #20]
 8002b36:	3218      	adds	r2, #24
 8002b38:	0112      	lsls	r2, r2, #4
 8002b3a:	50d1      	str	r1, [r2, r3]
 8002b3c:	e00f      	b.n	8002b5e <HAL_CAN_AddTxMessage+0xc2>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002b48:	431a      	orrs	r2, r3
 8002b4a:	0011      	movs	r1, r2
                                                           pHeader->RTR);
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
                                                           pHeader->IDE |
 8002b54:	4311      	orrs	r1, r2
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002b56:	697a      	ldr	r2, [r7, #20]
 8002b58:	3218      	adds	r2, #24
 8002b5a:	0112      	lsls	r2, r2, #4
 8002b5c:	50d1      	str	r1, [r2, r3]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	6819      	ldr	r1, [r3, #0]
 8002b62:	68bb      	ldr	r3, [r7, #8]
 8002b64:	691a      	ldr	r2, [r3, #16]
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	3318      	adds	r3, #24
 8002b6a:	011b      	lsls	r3, r3, #4
 8002b6c:	18cb      	adds	r3, r1, r3
 8002b6e:	3304      	adds	r3, #4
 8002b70:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	7d1b      	ldrb	r3, [r3, #20]
 8002b76:	2b01      	cmp	r3, #1
 8002b78:	d112      	bne.n	8002ba0 <HAL_CAN_AddTxMessage+0x104>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	3318      	adds	r3, #24
 8002b82:	011b      	lsls	r3, r3, #4
 8002b84:	18d3      	adds	r3, r2, r3
 8002b86:	3304      	adds	r3, #4
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	6819      	ldr	r1, [r3, #0]
 8002b8e:	2380      	movs	r3, #128	; 0x80
 8002b90:	005b      	lsls	r3, r3, #1
 8002b92:	431a      	orrs	r2, r3
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	3318      	adds	r3, #24
 8002b98:	011b      	lsls	r3, r3, #4
 8002b9a:	18cb      	adds	r3, r1, r3
 8002b9c:	3304      	adds	r3, #4
 8002b9e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	3307      	adds	r3, #7
 8002ba4:	781b      	ldrb	r3, [r3, #0]
 8002ba6:	061a      	lsls	r2, r3, #24
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	3306      	adds	r3, #6
 8002bac:	781b      	ldrb	r3, [r3, #0]
 8002bae:	041b      	lsls	r3, r3, #16
 8002bb0:	431a      	orrs	r2, r3
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	3305      	adds	r3, #5
 8002bb6:	781b      	ldrb	r3, [r3, #0]
 8002bb8:	021b      	lsls	r3, r3, #8
 8002bba:	431a      	orrs	r2, r3
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	3304      	adds	r3, #4
 8002bc0:	781b      	ldrb	r3, [r3, #0]
 8002bc2:	0019      	movs	r1, r3
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	6818      	ldr	r0, [r3, #0]
 8002bc8:	430a      	orrs	r2, r1
 8002bca:	6979      	ldr	r1, [r7, #20]
 8002bcc:	23c6      	movs	r3, #198	; 0xc6
 8002bce:	005b      	lsls	r3, r3, #1
 8002bd0:	0109      	lsls	r1, r1, #4
 8002bd2:	1841      	adds	r1, r0, r1
 8002bd4:	18cb      	adds	r3, r1, r3
 8002bd6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	3303      	adds	r3, #3
 8002bdc:	781b      	ldrb	r3, [r3, #0]
 8002bde:	061a      	lsls	r2, r3, #24
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	3302      	adds	r3, #2
 8002be4:	781b      	ldrb	r3, [r3, #0]
 8002be6:	041b      	lsls	r3, r3, #16
 8002be8:	431a      	orrs	r2, r3
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	3301      	adds	r3, #1
 8002bee:	781b      	ldrb	r3, [r3, #0]
 8002bf0:	021b      	lsls	r3, r3, #8
 8002bf2:	431a      	orrs	r2, r3
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	781b      	ldrb	r3, [r3, #0]
 8002bf8:	0019      	movs	r1, r3
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	6818      	ldr	r0, [r3, #0]
 8002bfe:	430a      	orrs	r2, r1
 8002c00:	6979      	ldr	r1, [r7, #20]
 8002c02:	23c4      	movs	r3, #196	; 0xc4
 8002c04:	005b      	lsls	r3, r3, #1
 8002c06:	0109      	lsls	r1, r1, #4
 8002c08:	1841      	adds	r1, r0, r1
 8002c0a:	18cb      	adds	r3, r1, r3
 8002c0c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	697a      	ldr	r2, [r7, #20]
 8002c14:	3218      	adds	r2, #24
 8002c16:	0112      	lsls	r2, r2, #4
 8002c18:	58d2      	ldr	r2, [r2, r3]
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	2101      	movs	r1, #1
 8002c20:	4311      	orrs	r1, r2
 8002c22:	697a      	ldr	r2, [r7, #20]
 8002c24:	3218      	adds	r2, #24
 8002c26:	0112      	lsls	r2, r2, #4
 8002c28:	50d1      	str	r1, [r2, r3]

      /* Return function status */
      return HAL_OK;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	e010      	b.n	8002c50 <HAL_CAN_AddTxMessage+0x1b4>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c32:	2280      	movs	r2, #128	; 0x80
 8002c34:	0392      	lsls	r2, r2, #14
 8002c36:	431a      	orrs	r2, r3
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	e007      	b.n	8002c50 <HAL_CAN_AddTxMessage+0x1b4>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c44:	2280      	movs	r2, #128	; 0x80
 8002c46:	02d2      	lsls	r2, r2, #11
 8002c48:	431a      	orrs	r2, r3
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
  }
}
 8002c50:	0018      	movs	r0, r3
 8002c52:	46bd      	mov	sp, r7
 8002c54:	b008      	add	sp, #32
 8002c56:	bd80      	pop	{r7, pc}

08002c58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c58:	b590      	push	{r4, r7, lr}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	0002      	movs	r2, r0
 8002c60:	6039      	str	r1, [r7, #0]
 8002c62:	1dfb      	adds	r3, r7, #7
 8002c64:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002c66:	1dfb      	adds	r3, r7, #7
 8002c68:	781b      	ldrb	r3, [r3, #0]
 8002c6a:	2b7f      	cmp	r3, #127	; 0x7f
 8002c6c:	d828      	bhi.n	8002cc0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002c6e:	4a2f      	ldr	r2, [pc, #188]	; (8002d2c <__NVIC_SetPriority+0xd4>)
 8002c70:	1dfb      	adds	r3, r7, #7
 8002c72:	781b      	ldrb	r3, [r3, #0]
 8002c74:	b25b      	sxtb	r3, r3
 8002c76:	089b      	lsrs	r3, r3, #2
 8002c78:	33c0      	adds	r3, #192	; 0xc0
 8002c7a:	009b      	lsls	r3, r3, #2
 8002c7c:	589b      	ldr	r3, [r3, r2]
 8002c7e:	1dfa      	adds	r2, r7, #7
 8002c80:	7812      	ldrb	r2, [r2, #0]
 8002c82:	0011      	movs	r1, r2
 8002c84:	2203      	movs	r2, #3
 8002c86:	400a      	ands	r2, r1
 8002c88:	00d2      	lsls	r2, r2, #3
 8002c8a:	21ff      	movs	r1, #255	; 0xff
 8002c8c:	4091      	lsls	r1, r2
 8002c8e:	000a      	movs	r2, r1
 8002c90:	43d2      	mvns	r2, r2
 8002c92:	401a      	ands	r2, r3
 8002c94:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	019b      	lsls	r3, r3, #6
 8002c9a:	22ff      	movs	r2, #255	; 0xff
 8002c9c:	401a      	ands	r2, r3
 8002c9e:	1dfb      	adds	r3, r7, #7
 8002ca0:	781b      	ldrb	r3, [r3, #0]
 8002ca2:	0018      	movs	r0, r3
 8002ca4:	2303      	movs	r3, #3
 8002ca6:	4003      	ands	r3, r0
 8002ca8:	00db      	lsls	r3, r3, #3
 8002caa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002cac:	481f      	ldr	r0, [pc, #124]	; (8002d2c <__NVIC_SetPriority+0xd4>)
 8002cae:	1dfb      	adds	r3, r7, #7
 8002cb0:	781b      	ldrb	r3, [r3, #0]
 8002cb2:	b25b      	sxtb	r3, r3
 8002cb4:	089b      	lsrs	r3, r3, #2
 8002cb6:	430a      	orrs	r2, r1
 8002cb8:	33c0      	adds	r3, #192	; 0xc0
 8002cba:	009b      	lsls	r3, r3, #2
 8002cbc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002cbe:	e031      	b.n	8002d24 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002cc0:	4a1b      	ldr	r2, [pc, #108]	; (8002d30 <__NVIC_SetPriority+0xd8>)
 8002cc2:	1dfb      	adds	r3, r7, #7
 8002cc4:	781b      	ldrb	r3, [r3, #0]
 8002cc6:	0019      	movs	r1, r3
 8002cc8:	230f      	movs	r3, #15
 8002cca:	400b      	ands	r3, r1
 8002ccc:	3b08      	subs	r3, #8
 8002cce:	089b      	lsrs	r3, r3, #2
 8002cd0:	3306      	adds	r3, #6
 8002cd2:	009b      	lsls	r3, r3, #2
 8002cd4:	18d3      	adds	r3, r2, r3
 8002cd6:	3304      	adds	r3, #4
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	1dfa      	adds	r2, r7, #7
 8002cdc:	7812      	ldrb	r2, [r2, #0]
 8002cde:	0011      	movs	r1, r2
 8002ce0:	2203      	movs	r2, #3
 8002ce2:	400a      	ands	r2, r1
 8002ce4:	00d2      	lsls	r2, r2, #3
 8002ce6:	21ff      	movs	r1, #255	; 0xff
 8002ce8:	4091      	lsls	r1, r2
 8002cea:	000a      	movs	r2, r1
 8002cec:	43d2      	mvns	r2, r2
 8002cee:	401a      	ands	r2, r3
 8002cf0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	019b      	lsls	r3, r3, #6
 8002cf6:	22ff      	movs	r2, #255	; 0xff
 8002cf8:	401a      	ands	r2, r3
 8002cfa:	1dfb      	adds	r3, r7, #7
 8002cfc:	781b      	ldrb	r3, [r3, #0]
 8002cfe:	0018      	movs	r0, r3
 8002d00:	2303      	movs	r3, #3
 8002d02:	4003      	ands	r3, r0
 8002d04:	00db      	lsls	r3, r3, #3
 8002d06:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002d08:	4809      	ldr	r0, [pc, #36]	; (8002d30 <__NVIC_SetPriority+0xd8>)
 8002d0a:	1dfb      	adds	r3, r7, #7
 8002d0c:	781b      	ldrb	r3, [r3, #0]
 8002d0e:	001c      	movs	r4, r3
 8002d10:	230f      	movs	r3, #15
 8002d12:	4023      	ands	r3, r4
 8002d14:	3b08      	subs	r3, #8
 8002d16:	089b      	lsrs	r3, r3, #2
 8002d18:	430a      	orrs	r2, r1
 8002d1a:	3306      	adds	r3, #6
 8002d1c:	009b      	lsls	r3, r3, #2
 8002d1e:	18c3      	adds	r3, r0, r3
 8002d20:	3304      	adds	r3, #4
 8002d22:	601a      	str	r2, [r3, #0]
}
 8002d24:	46c0      	nop			; (mov r8, r8)
 8002d26:	46bd      	mov	sp, r7
 8002d28:	b003      	add	sp, #12
 8002d2a:	bd90      	pop	{r4, r7, pc}
 8002d2c:	e000e100 	.word	0xe000e100
 8002d30:	e000ed00 	.word	0xe000ed00

08002d34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b082      	sub	sp, #8
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	1e5a      	subs	r2, r3, #1
 8002d40:	2380      	movs	r3, #128	; 0x80
 8002d42:	045b      	lsls	r3, r3, #17
 8002d44:	429a      	cmp	r2, r3
 8002d46:	d301      	bcc.n	8002d4c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e010      	b.n	8002d6e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d4c:	4b0a      	ldr	r3, [pc, #40]	; (8002d78 <SysTick_Config+0x44>)
 8002d4e:	687a      	ldr	r2, [r7, #4]
 8002d50:	3a01      	subs	r2, #1
 8002d52:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d54:	2301      	movs	r3, #1
 8002d56:	425b      	negs	r3, r3
 8002d58:	2103      	movs	r1, #3
 8002d5a:	0018      	movs	r0, r3
 8002d5c:	f7ff ff7c 	bl	8002c58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d60:	4b05      	ldr	r3, [pc, #20]	; (8002d78 <SysTick_Config+0x44>)
 8002d62:	2200      	movs	r2, #0
 8002d64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d66:	4b04      	ldr	r3, [pc, #16]	; (8002d78 <SysTick_Config+0x44>)
 8002d68:	2207      	movs	r2, #7
 8002d6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d6c:	2300      	movs	r3, #0
}
 8002d6e:	0018      	movs	r0, r3
 8002d70:	46bd      	mov	sp, r7
 8002d72:	b002      	add	sp, #8
 8002d74:	bd80      	pop	{r7, pc}
 8002d76:	46c0      	nop			; (mov r8, r8)
 8002d78:	e000e010 	.word	0xe000e010

08002d7c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b084      	sub	sp, #16
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	60b9      	str	r1, [r7, #8]
 8002d84:	607a      	str	r2, [r7, #4]
 8002d86:	210f      	movs	r1, #15
 8002d88:	187b      	adds	r3, r7, r1
 8002d8a:	1c02      	adds	r2, r0, #0
 8002d8c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002d8e:	68ba      	ldr	r2, [r7, #8]
 8002d90:	187b      	adds	r3, r7, r1
 8002d92:	781b      	ldrb	r3, [r3, #0]
 8002d94:	b25b      	sxtb	r3, r3
 8002d96:	0011      	movs	r1, r2
 8002d98:	0018      	movs	r0, r3
 8002d9a:	f7ff ff5d 	bl	8002c58 <__NVIC_SetPriority>
}
 8002d9e:	46c0      	nop			; (mov r8, r8)
 8002da0:	46bd      	mov	sp, r7
 8002da2:	b004      	add	sp, #16
 8002da4:	bd80      	pop	{r7, pc}

08002da6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002da6:	b580      	push	{r7, lr}
 8002da8:	b082      	sub	sp, #8
 8002daa:	af00      	add	r7, sp, #0
 8002dac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	0018      	movs	r0, r3
 8002db2:	f7ff ffbf 	bl	8002d34 <SysTick_Config>
 8002db6:	0003      	movs	r3, r0
}
 8002db8:	0018      	movs	r0, r3
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	b002      	add	sp, #8
 8002dbe:	bd80      	pop	{r7, pc}

08002dc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b086      	sub	sp, #24
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
 8002dc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002dce:	e149      	b.n	8003064 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	2101      	movs	r1, #1
 8002dd6:	697a      	ldr	r2, [r7, #20]
 8002dd8:	4091      	lsls	r1, r2
 8002dda:	000a      	movs	r2, r1
 8002ddc:	4013      	ands	r3, r2
 8002dde:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d100      	bne.n	8002de8 <HAL_GPIO_Init+0x28>
 8002de6:	e13a      	b.n	800305e <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	2203      	movs	r2, #3
 8002dee:	4013      	ands	r3, r2
 8002df0:	2b01      	cmp	r3, #1
 8002df2:	d005      	beq.n	8002e00 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	2203      	movs	r2, #3
 8002dfa:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002dfc:	2b02      	cmp	r3, #2
 8002dfe:	d130      	bne.n	8002e62 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	005b      	lsls	r3, r3, #1
 8002e0a:	2203      	movs	r2, #3
 8002e0c:	409a      	lsls	r2, r3
 8002e0e:	0013      	movs	r3, r2
 8002e10:	43da      	mvns	r2, r3
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	4013      	ands	r3, r2
 8002e16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	68da      	ldr	r2, [r3, #12]
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	005b      	lsls	r3, r3, #1
 8002e20:	409a      	lsls	r2, r3
 8002e22:	0013      	movs	r3, r2
 8002e24:	693a      	ldr	r2, [r7, #16]
 8002e26:	4313      	orrs	r3, r2
 8002e28:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	693a      	ldr	r2, [r7, #16]
 8002e2e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e36:	2201      	movs	r2, #1
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	409a      	lsls	r2, r3
 8002e3c:	0013      	movs	r3, r2
 8002e3e:	43da      	mvns	r2, r3
 8002e40:	693b      	ldr	r3, [r7, #16]
 8002e42:	4013      	ands	r3, r2
 8002e44:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	091b      	lsrs	r3, r3, #4
 8002e4c:	2201      	movs	r2, #1
 8002e4e:	401a      	ands	r2, r3
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	409a      	lsls	r2, r3
 8002e54:	0013      	movs	r3, r2
 8002e56:	693a      	ldr	r2, [r7, #16]
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	693a      	ldr	r2, [r7, #16]
 8002e60:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	2203      	movs	r2, #3
 8002e68:	4013      	ands	r3, r2
 8002e6a:	2b03      	cmp	r3, #3
 8002e6c:	d017      	beq.n	8002e9e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	68db      	ldr	r3, [r3, #12]
 8002e72:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002e74:	697b      	ldr	r3, [r7, #20]
 8002e76:	005b      	lsls	r3, r3, #1
 8002e78:	2203      	movs	r2, #3
 8002e7a:	409a      	lsls	r2, r3
 8002e7c:	0013      	movs	r3, r2
 8002e7e:	43da      	mvns	r2, r3
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	4013      	ands	r3, r2
 8002e84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	689a      	ldr	r2, [r3, #8]
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	005b      	lsls	r3, r3, #1
 8002e8e:	409a      	lsls	r2, r3
 8002e90:	0013      	movs	r3, r2
 8002e92:	693a      	ldr	r2, [r7, #16]
 8002e94:	4313      	orrs	r3, r2
 8002e96:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	693a      	ldr	r2, [r7, #16]
 8002e9c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	2203      	movs	r2, #3
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	2b02      	cmp	r3, #2
 8002ea8:	d123      	bne.n	8002ef2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	08da      	lsrs	r2, r3, #3
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	3208      	adds	r2, #8
 8002eb2:	0092      	lsls	r2, r2, #2
 8002eb4:	58d3      	ldr	r3, [r2, r3]
 8002eb6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	2207      	movs	r2, #7
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	009b      	lsls	r3, r3, #2
 8002ec0:	220f      	movs	r2, #15
 8002ec2:	409a      	lsls	r2, r3
 8002ec4:	0013      	movs	r3, r2
 8002ec6:	43da      	mvns	r2, r3
 8002ec8:	693b      	ldr	r3, [r7, #16]
 8002eca:	4013      	ands	r3, r2
 8002ecc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	691a      	ldr	r2, [r3, #16]
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	2107      	movs	r1, #7
 8002ed6:	400b      	ands	r3, r1
 8002ed8:	009b      	lsls	r3, r3, #2
 8002eda:	409a      	lsls	r2, r3
 8002edc:	0013      	movs	r3, r2
 8002ede:	693a      	ldr	r2, [r7, #16]
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	08da      	lsrs	r2, r3, #3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	3208      	adds	r2, #8
 8002eec:	0092      	lsls	r2, r2, #2
 8002eee:	6939      	ldr	r1, [r7, #16]
 8002ef0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	005b      	lsls	r3, r3, #1
 8002efc:	2203      	movs	r2, #3
 8002efe:	409a      	lsls	r2, r3
 8002f00:	0013      	movs	r3, r2
 8002f02:	43da      	mvns	r2, r3
 8002f04:	693b      	ldr	r3, [r7, #16]
 8002f06:	4013      	ands	r3, r2
 8002f08:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	2203      	movs	r2, #3
 8002f10:	401a      	ands	r2, r3
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	005b      	lsls	r3, r3, #1
 8002f16:	409a      	lsls	r2, r3
 8002f18:	0013      	movs	r3, r2
 8002f1a:	693a      	ldr	r2, [r7, #16]
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	693a      	ldr	r2, [r7, #16]
 8002f24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	685a      	ldr	r2, [r3, #4]
 8002f2a:	23c0      	movs	r3, #192	; 0xc0
 8002f2c:	029b      	lsls	r3, r3, #10
 8002f2e:	4013      	ands	r3, r2
 8002f30:	d100      	bne.n	8002f34 <HAL_GPIO_Init+0x174>
 8002f32:	e094      	b.n	800305e <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f34:	4b51      	ldr	r3, [pc, #324]	; (800307c <HAL_GPIO_Init+0x2bc>)
 8002f36:	699a      	ldr	r2, [r3, #24]
 8002f38:	4b50      	ldr	r3, [pc, #320]	; (800307c <HAL_GPIO_Init+0x2bc>)
 8002f3a:	2101      	movs	r1, #1
 8002f3c:	430a      	orrs	r2, r1
 8002f3e:	619a      	str	r2, [r3, #24]
 8002f40:	4b4e      	ldr	r3, [pc, #312]	; (800307c <HAL_GPIO_Init+0x2bc>)
 8002f42:	699b      	ldr	r3, [r3, #24]
 8002f44:	2201      	movs	r2, #1
 8002f46:	4013      	ands	r3, r2
 8002f48:	60bb      	str	r3, [r7, #8]
 8002f4a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002f4c:	4a4c      	ldr	r2, [pc, #304]	; (8003080 <HAL_GPIO_Init+0x2c0>)
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	089b      	lsrs	r3, r3, #2
 8002f52:	3302      	adds	r3, #2
 8002f54:	009b      	lsls	r3, r3, #2
 8002f56:	589b      	ldr	r3, [r3, r2]
 8002f58:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	2203      	movs	r2, #3
 8002f5e:	4013      	ands	r3, r2
 8002f60:	009b      	lsls	r3, r3, #2
 8002f62:	220f      	movs	r2, #15
 8002f64:	409a      	lsls	r2, r3
 8002f66:	0013      	movs	r3, r2
 8002f68:	43da      	mvns	r2, r3
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	4013      	ands	r3, r2
 8002f6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002f70:	687a      	ldr	r2, [r7, #4]
 8002f72:	2390      	movs	r3, #144	; 0x90
 8002f74:	05db      	lsls	r3, r3, #23
 8002f76:	429a      	cmp	r2, r3
 8002f78:	d00d      	beq.n	8002f96 <HAL_GPIO_Init+0x1d6>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	4a41      	ldr	r2, [pc, #260]	; (8003084 <HAL_GPIO_Init+0x2c4>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d007      	beq.n	8002f92 <HAL_GPIO_Init+0x1d2>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	4a40      	ldr	r2, [pc, #256]	; (8003088 <HAL_GPIO_Init+0x2c8>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d101      	bne.n	8002f8e <HAL_GPIO_Init+0x1ce>
 8002f8a:	2302      	movs	r3, #2
 8002f8c:	e004      	b.n	8002f98 <HAL_GPIO_Init+0x1d8>
 8002f8e:	2305      	movs	r3, #5
 8002f90:	e002      	b.n	8002f98 <HAL_GPIO_Init+0x1d8>
 8002f92:	2301      	movs	r3, #1
 8002f94:	e000      	b.n	8002f98 <HAL_GPIO_Init+0x1d8>
 8002f96:	2300      	movs	r3, #0
 8002f98:	697a      	ldr	r2, [r7, #20]
 8002f9a:	2103      	movs	r1, #3
 8002f9c:	400a      	ands	r2, r1
 8002f9e:	0092      	lsls	r2, r2, #2
 8002fa0:	4093      	lsls	r3, r2
 8002fa2:	693a      	ldr	r2, [r7, #16]
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002fa8:	4935      	ldr	r1, [pc, #212]	; (8003080 <HAL_GPIO_Init+0x2c0>)
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	089b      	lsrs	r3, r3, #2
 8002fae:	3302      	adds	r3, #2
 8002fb0:	009b      	lsls	r3, r3, #2
 8002fb2:	693a      	ldr	r2, [r7, #16]
 8002fb4:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002fb6:	4b35      	ldr	r3, [pc, #212]	; (800308c <HAL_GPIO_Init+0x2cc>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	43da      	mvns	r2, r3
 8002fc0:	693b      	ldr	r3, [r7, #16]
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	685a      	ldr	r2, [r3, #4]
 8002fca:	2380      	movs	r3, #128	; 0x80
 8002fcc:	025b      	lsls	r3, r3, #9
 8002fce:	4013      	ands	r3, r2
 8002fd0:	d003      	beq.n	8002fda <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8002fd2:	693a      	ldr	r2, [r7, #16]
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002fda:	4b2c      	ldr	r3, [pc, #176]	; (800308c <HAL_GPIO_Init+0x2cc>)
 8002fdc:	693a      	ldr	r2, [r7, #16]
 8002fde:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8002fe0:	4b2a      	ldr	r3, [pc, #168]	; (800308c <HAL_GPIO_Init+0x2cc>)
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	43da      	mvns	r2, r3
 8002fea:	693b      	ldr	r3, [r7, #16]
 8002fec:	4013      	ands	r3, r2
 8002fee:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	685a      	ldr	r2, [r3, #4]
 8002ff4:	2380      	movs	r3, #128	; 0x80
 8002ff6:	029b      	lsls	r3, r3, #10
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	d003      	beq.n	8003004 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8002ffc:	693a      	ldr	r2, [r7, #16]
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	4313      	orrs	r3, r2
 8003002:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003004:	4b21      	ldr	r3, [pc, #132]	; (800308c <HAL_GPIO_Init+0x2cc>)
 8003006:	693a      	ldr	r2, [r7, #16]
 8003008:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800300a:	4b20      	ldr	r3, [pc, #128]	; (800308c <HAL_GPIO_Init+0x2cc>)
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	43da      	mvns	r2, r3
 8003014:	693b      	ldr	r3, [r7, #16]
 8003016:	4013      	ands	r3, r2
 8003018:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	685a      	ldr	r2, [r3, #4]
 800301e:	2380      	movs	r3, #128	; 0x80
 8003020:	035b      	lsls	r3, r3, #13
 8003022:	4013      	ands	r3, r2
 8003024:	d003      	beq.n	800302e <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8003026:	693a      	ldr	r2, [r7, #16]
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	4313      	orrs	r3, r2
 800302c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800302e:	4b17      	ldr	r3, [pc, #92]	; (800308c <HAL_GPIO_Init+0x2cc>)
 8003030:	693a      	ldr	r2, [r7, #16]
 8003032:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003034:	4b15      	ldr	r3, [pc, #84]	; (800308c <HAL_GPIO_Init+0x2cc>)
 8003036:	68db      	ldr	r3, [r3, #12]
 8003038:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	43da      	mvns	r2, r3
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	4013      	ands	r3, r2
 8003042:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	685a      	ldr	r2, [r3, #4]
 8003048:	2380      	movs	r3, #128	; 0x80
 800304a:	039b      	lsls	r3, r3, #14
 800304c:	4013      	ands	r3, r2
 800304e:	d003      	beq.n	8003058 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8003050:	693a      	ldr	r2, [r7, #16]
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	4313      	orrs	r3, r2
 8003056:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003058:	4b0c      	ldr	r3, [pc, #48]	; (800308c <HAL_GPIO_Init+0x2cc>)
 800305a:	693a      	ldr	r2, [r7, #16]
 800305c:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	3301      	adds	r3, #1
 8003062:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	40da      	lsrs	r2, r3
 800306c:	1e13      	subs	r3, r2, #0
 800306e:	d000      	beq.n	8003072 <HAL_GPIO_Init+0x2b2>
 8003070:	e6ae      	b.n	8002dd0 <HAL_GPIO_Init+0x10>
  } 
}
 8003072:	46c0      	nop			; (mov r8, r8)
 8003074:	46c0      	nop			; (mov r8, r8)
 8003076:	46bd      	mov	sp, r7
 8003078:	b006      	add	sp, #24
 800307a:	bd80      	pop	{r7, pc}
 800307c:	40021000 	.word	0x40021000
 8003080:	40010000 	.word	0x40010000
 8003084:	48000400 	.word	0x48000400
 8003088:	48000800 	.word	0x48000800
 800308c:	40010400 	.word	0x40010400

08003090 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b084      	sub	sp, #16
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
 8003098:	000a      	movs	r2, r1
 800309a:	1cbb      	adds	r3, r7, #2
 800309c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	691b      	ldr	r3, [r3, #16]
 80030a2:	1cba      	adds	r2, r7, #2
 80030a4:	8812      	ldrh	r2, [r2, #0]
 80030a6:	4013      	ands	r3, r2
 80030a8:	d004      	beq.n	80030b4 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80030aa:	230f      	movs	r3, #15
 80030ac:	18fb      	adds	r3, r7, r3
 80030ae:	2201      	movs	r2, #1
 80030b0:	701a      	strb	r2, [r3, #0]
 80030b2:	e003      	b.n	80030bc <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80030b4:	230f      	movs	r3, #15
 80030b6:	18fb      	adds	r3, r7, r3
 80030b8:	2200      	movs	r2, #0
 80030ba:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80030bc:	230f      	movs	r3, #15
 80030be:	18fb      	adds	r3, r7, r3
 80030c0:	781b      	ldrb	r3, [r3, #0]
  }
 80030c2:	0018      	movs	r0, r3
 80030c4:	46bd      	mov	sp, r7
 80030c6:	b004      	add	sp, #16
 80030c8:	bd80      	pop	{r7, pc}

080030ca <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030ca:	b580      	push	{r7, lr}
 80030cc:	b082      	sub	sp, #8
 80030ce:	af00      	add	r7, sp, #0
 80030d0:	6078      	str	r0, [r7, #4]
 80030d2:	0008      	movs	r0, r1
 80030d4:	0011      	movs	r1, r2
 80030d6:	1cbb      	adds	r3, r7, #2
 80030d8:	1c02      	adds	r2, r0, #0
 80030da:	801a      	strh	r2, [r3, #0]
 80030dc:	1c7b      	adds	r3, r7, #1
 80030de:	1c0a      	adds	r2, r1, #0
 80030e0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80030e2:	1c7b      	adds	r3, r7, #1
 80030e4:	781b      	ldrb	r3, [r3, #0]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d004      	beq.n	80030f4 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80030ea:	1cbb      	adds	r3, r7, #2
 80030ec:	881a      	ldrh	r2, [r3, #0]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80030f2:	e003      	b.n	80030fc <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80030f4:	1cbb      	adds	r3, r7, #2
 80030f6:	881a      	ldrh	r2, [r3, #0]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	629a      	str	r2, [r3, #40]	; 0x28
}
 80030fc:	46c0      	nop			; (mov r8, r8)
 80030fe:	46bd      	mov	sp, r7
 8003100:	b002      	add	sp, #8
 8003102:	bd80      	pop	{r7, pc}

08003104 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b088      	sub	sp, #32
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d102      	bne.n	8003118 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	f000 fb76 	bl	8003804 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	2201      	movs	r2, #1
 800311e:	4013      	ands	r3, r2
 8003120:	d100      	bne.n	8003124 <HAL_RCC_OscConfig+0x20>
 8003122:	e08e      	b.n	8003242 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003124:	4bc5      	ldr	r3, [pc, #788]	; (800343c <HAL_RCC_OscConfig+0x338>)
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	220c      	movs	r2, #12
 800312a:	4013      	ands	r3, r2
 800312c:	2b04      	cmp	r3, #4
 800312e:	d00e      	beq.n	800314e <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003130:	4bc2      	ldr	r3, [pc, #776]	; (800343c <HAL_RCC_OscConfig+0x338>)
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	220c      	movs	r2, #12
 8003136:	4013      	ands	r3, r2
 8003138:	2b08      	cmp	r3, #8
 800313a:	d117      	bne.n	800316c <HAL_RCC_OscConfig+0x68>
 800313c:	4bbf      	ldr	r3, [pc, #764]	; (800343c <HAL_RCC_OscConfig+0x338>)
 800313e:	685a      	ldr	r2, [r3, #4]
 8003140:	23c0      	movs	r3, #192	; 0xc0
 8003142:	025b      	lsls	r3, r3, #9
 8003144:	401a      	ands	r2, r3
 8003146:	2380      	movs	r3, #128	; 0x80
 8003148:	025b      	lsls	r3, r3, #9
 800314a:	429a      	cmp	r2, r3
 800314c:	d10e      	bne.n	800316c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800314e:	4bbb      	ldr	r3, [pc, #748]	; (800343c <HAL_RCC_OscConfig+0x338>)
 8003150:	681a      	ldr	r2, [r3, #0]
 8003152:	2380      	movs	r3, #128	; 0x80
 8003154:	029b      	lsls	r3, r3, #10
 8003156:	4013      	ands	r3, r2
 8003158:	d100      	bne.n	800315c <HAL_RCC_OscConfig+0x58>
 800315a:	e071      	b.n	8003240 <HAL_RCC_OscConfig+0x13c>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d000      	beq.n	8003166 <HAL_RCC_OscConfig+0x62>
 8003164:	e06c      	b.n	8003240 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	f000 fb4c 	bl	8003804 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	2b01      	cmp	r3, #1
 8003172:	d107      	bne.n	8003184 <HAL_RCC_OscConfig+0x80>
 8003174:	4bb1      	ldr	r3, [pc, #708]	; (800343c <HAL_RCC_OscConfig+0x338>)
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	4bb0      	ldr	r3, [pc, #704]	; (800343c <HAL_RCC_OscConfig+0x338>)
 800317a:	2180      	movs	r1, #128	; 0x80
 800317c:	0249      	lsls	r1, r1, #9
 800317e:	430a      	orrs	r2, r1
 8003180:	601a      	str	r2, [r3, #0]
 8003182:	e02f      	b.n	80031e4 <HAL_RCC_OscConfig+0xe0>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d10c      	bne.n	80031a6 <HAL_RCC_OscConfig+0xa2>
 800318c:	4bab      	ldr	r3, [pc, #684]	; (800343c <HAL_RCC_OscConfig+0x338>)
 800318e:	681a      	ldr	r2, [r3, #0]
 8003190:	4baa      	ldr	r3, [pc, #680]	; (800343c <HAL_RCC_OscConfig+0x338>)
 8003192:	49ab      	ldr	r1, [pc, #684]	; (8003440 <HAL_RCC_OscConfig+0x33c>)
 8003194:	400a      	ands	r2, r1
 8003196:	601a      	str	r2, [r3, #0]
 8003198:	4ba8      	ldr	r3, [pc, #672]	; (800343c <HAL_RCC_OscConfig+0x338>)
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	4ba7      	ldr	r3, [pc, #668]	; (800343c <HAL_RCC_OscConfig+0x338>)
 800319e:	49a9      	ldr	r1, [pc, #676]	; (8003444 <HAL_RCC_OscConfig+0x340>)
 80031a0:	400a      	ands	r2, r1
 80031a2:	601a      	str	r2, [r3, #0]
 80031a4:	e01e      	b.n	80031e4 <HAL_RCC_OscConfig+0xe0>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	2b05      	cmp	r3, #5
 80031ac:	d10e      	bne.n	80031cc <HAL_RCC_OscConfig+0xc8>
 80031ae:	4ba3      	ldr	r3, [pc, #652]	; (800343c <HAL_RCC_OscConfig+0x338>)
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	4ba2      	ldr	r3, [pc, #648]	; (800343c <HAL_RCC_OscConfig+0x338>)
 80031b4:	2180      	movs	r1, #128	; 0x80
 80031b6:	02c9      	lsls	r1, r1, #11
 80031b8:	430a      	orrs	r2, r1
 80031ba:	601a      	str	r2, [r3, #0]
 80031bc:	4b9f      	ldr	r3, [pc, #636]	; (800343c <HAL_RCC_OscConfig+0x338>)
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	4b9e      	ldr	r3, [pc, #632]	; (800343c <HAL_RCC_OscConfig+0x338>)
 80031c2:	2180      	movs	r1, #128	; 0x80
 80031c4:	0249      	lsls	r1, r1, #9
 80031c6:	430a      	orrs	r2, r1
 80031c8:	601a      	str	r2, [r3, #0]
 80031ca:	e00b      	b.n	80031e4 <HAL_RCC_OscConfig+0xe0>
 80031cc:	4b9b      	ldr	r3, [pc, #620]	; (800343c <HAL_RCC_OscConfig+0x338>)
 80031ce:	681a      	ldr	r2, [r3, #0]
 80031d0:	4b9a      	ldr	r3, [pc, #616]	; (800343c <HAL_RCC_OscConfig+0x338>)
 80031d2:	499b      	ldr	r1, [pc, #620]	; (8003440 <HAL_RCC_OscConfig+0x33c>)
 80031d4:	400a      	ands	r2, r1
 80031d6:	601a      	str	r2, [r3, #0]
 80031d8:	4b98      	ldr	r3, [pc, #608]	; (800343c <HAL_RCC_OscConfig+0x338>)
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	4b97      	ldr	r3, [pc, #604]	; (800343c <HAL_RCC_OscConfig+0x338>)
 80031de:	4999      	ldr	r1, [pc, #612]	; (8003444 <HAL_RCC_OscConfig+0x340>)
 80031e0:	400a      	ands	r2, r1
 80031e2:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d014      	beq.n	8003216 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031ec:	f7fe ff84 	bl	80020f8 <HAL_GetTick>
 80031f0:	0003      	movs	r3, r0
 80031f2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031f4:	e008      	b.n	8003208 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031f6:	f7fe ff7f 	bl	80020f8 <HAL_GetTick>
 80031fa:	0002      	movs	r2, r0
 80031fc:	69bb      	ldr	r3, [r7, #24]
 80031fe:	1ad3      	subs	r3, r2, r3
 8003200:	2b64      	cmp	r3, #100	; 0x64
 8003202:	d901      	bls.n	8003208 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8003204:	2303      	movs	r3, #3
 8003206:	e2fd      	b.n	8003804 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003208:	4b8c      	ldr	r3, [pc, #560]	; (800343c <HAL_RCC_OscConfig+0x338>)
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	2380      	movs	r3, #128	; 0x80
 800320e:	029b      	lsls	r3, r3, #10
 8003210:	4013      	ands	r3, r2
 8003212:	d0f0      	beq.n	80031f6 <HAL_RCC_OscConfig+0xf2>
 8003214:	e015      	b.n	8003242 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003216:	f7fe ff6f 	bl	80020f8 <HAL_GetTick>
 800321a:	0003      	movs	r3, r0
 800321c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800321e:	e008      	b.n	8003232 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003220:	f7fe ff6a 	bl	80020f8 <HAL_GetTick>
 8003224:	0002      	movs	r2, r0
 8003226:	69bb      	ldr	r3, [r7, #24]
 8003228:	1ad3      	subs	r3, r2, r3
 800322a:	2b64      	cmp	r3, #100	; 0x64
 800322c:	d901      	bls.n	8003232 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 800322e:	2303      	movs	r3, #3
 8003230:	e2e8      	b.n	8003804 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003232:	4b82      	ldr	r3, [pc, #520]	; (800343c <HAL_RCC_OscConfig+0x338>)
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	2380      	movs	r3, #128	; 0x80
 8003238:	029b      	lsls	r3, r3, #10
 800323a:	4013      	ands	r3, r2
 800323c:	d1f0      	bne.n	8003220 <HAL_RCC_OscConfig+0x11c>
 800323e:	e000      	b.n	8003242 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003240:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	2202      	movs	r2, #2
 8003248:	4013      	ands	r3, r2
 800324a:	d100      	bne.n	800324e <HAL_RCC_OscConfig+0x14a>
 800324c:	e06c      	b.n	8003328 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800324e:	4b7b      	ldr	r3, [pc, #492]	; (800343c <HAL_RCC_OscConfig+0x338>)
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	220c      	movs	r2, #12
 8003254:	4013      	ands	r3, r2
 8003256:	d00e      	beq.n	8003276 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003258:	4b78      	ldr	r3, [pc, #480]	; (800343c <HAL_RCC_OscConfig+0x338>)
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	220c      	movs	r2, #12
 800325e:	4013      	ands	r3, r2
 8003260:	2b08      	cmp	r3, #8
 8003262:	d11f      	bne.n	80032a4 <HAL_RCC_OscConfig+0x1a0>
 8003264:	4b75      	ldr	r3, [pc, #468]	; (800343c <HAL_RCC_OscConfig+0x338>)
 8003266:	685a      	ldr	r2, [r3, #4]
 8003268:	23c0      	movs	r3, #192	; 0xc0
 800326a:	025b      	lsls	r3, r3, #9
 800326c:	401a      	ands	r2, r3
 800326e:	2380      	movs	r3, #128	; 0x80
 8003270:	021b      	lsls	r3, r3, #8
 8003272:	429a      	cmp	r2, r3
 8003274:	d116      	bne.n	80032a4 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003276:	4b71      	ldr	r3, [pc, #452]	; (800343c <HAL_RCC_OscConfig+0x338>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	2202      	movs	r2, #2
 800327c:	4013      	ands	r3, r2
 800327e:	d005      	beq.n	800328c <HAL_RCC_OscConfig+0x188>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	2b01      	cmp	r3, #1
 8003286:	d001      	beq.n	800328c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8003288:	2301      	movs	r3, #1
 800328a:	e2bb      	b.n	8003804 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800328c:	4b6b      	ldr	r3, [pc, #428]	; (800343c <HAL_RCC_OscConfig+0x338>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	22f8      	movs	r2, #248	; 0xf8
 8003292:	4393      	bics	r3, r2
 8003294:	0019      	movs	r1, r3
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	691b      	ldr	r3, [r3, #16]
 800329a:	00da      	lsls	r2, r3, #3
 800329c:	4b67      	ldr	r3, [pc, #412]	; (800343c <HAL_RCC_OscConfig+0x338>)
 800329e:	430a      	orrs	r2, r1
 80032a0:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032a2:	e041      	b.n	8003328 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d024      	beq.n	80032f6 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032ac:	4b63      	ldr	r3, [pc, #396]	; (800343c <HAL_RCC_OscConfig+0x338>)
 80032ae:	681a      	ldr	r2, [r3, #0]
 80032b0:	4b62      	ldr	r3, [pc, #392]	; (800343c <HAL_RCC_OscConfig+0x338>)
 80032b2:	2101      	movs	r1, #1
 80032b4:	430a      	orrs	r2, r1
 80032b6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032b8:	f7fe ff1e 	bl	80020f8 <HAL_GetTick>
 80032bc:	0003      	movs	r3, r0
 80032be:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032c0:	e008      	b.n	80032d4 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032c2:	f7fe ff19 	bl	80020f8 <HAL_GetTick>
 80032c6:	0002      	movs	r2, r0
 80032c8:	69bb      	ldr	r3, [r7, #24]
 80032ca:	1ad3      	subs	r3, r2, r3
 80032cc:	2b02      	cmp	r3, #2
 80032ce:	d901      	bls.n	80032d4 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80032d0:	2303      	movs	r3, #3
 80032d2:	e297      	b.n	8003804 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032d4:	4b59      	ldr	r3, [pc, #356]	; (800343c <HAL_RCC_OscConfig+0x338>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2202      	movs	r2, #2
 80032da:	4013      	ands	r3, r2
 80032dc:	d0f1      	beq.n	80032c2 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032de:	4b57      	ldr	r3, [pc, #348]	; (800343c <HAL_RCC_OscConfig+0x338>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	22f8      	movs	r2, #248	; 0xf8
 80032e4:	4393      	bics	r3, r2
 80032e6:	0019      	movs	r1, r3
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	691b      	ldr	r3, [r3, #16]
 80032ec:	00da      	lsls	r2, r3, #3
 80032ee:	4b53      	ldr	r3, [pc, #332]	; (800343c <HAL_RCC_OscConfig+0x338>)
 80032f0:	430a      	orrs	r2, r1
 80032f2:	601a      	str	r2, [r3, #0]
 80032f4:	e018      	b.n	8003328 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032f6:	4b51      	ldr	r3, [pc, #324]	; (800343c <HAL_RCC_OscConfig+0x338>)
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	4b50      	ldr	r3, [pc, #320]	; (800343c <HAL_RCC_OscConfig+0x338>)
 80032fc:	2101      	movs	r1, #1
 80032fe:	438a      	bics	r2, r1
 8003300:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003302:	f7fe fef9 	bl	80020f8 <HAL_GetTick>
 8003306:	0003      	movs	r3, r0
 8003308:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800330a:	e008      	b.n	800331e <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800330c:	f7fe fef4 	bl	80020f8 <HAL_GetTick>
 8003310:	0002      	movs	r2, r0
 8003312:	69bb      	ldr	r3, [r7, #24]
 8003314:	1ad3      	subs	r3, r2, r3
 8003316:	2b02      	cmp	r3, #2
 8003318:	d901      	bls.n	800331e <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 800331a:	2303      	movs	r3, #3
 800331c:	e272      	b.n	8003804 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800331e:	4b47      	ldr	r3, [pc, #284]	; (800343c <HAL_RCC_OscConfig+0x338>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	2202      	movs	r2, #2
 8003324:	4013      	ands	r3, r2
 8003326:	d1f1      	bne.n	800330c <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	2208      	movs	r2, #8
 800332e:	4013      	ands	r3, r2
 8003330:	d036      	beq.n	80033a0 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	69db      	ldr	r3, [r3, #28]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d019      	beq.n	800336e <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800333a:	4b40      	ldr	r3, [pc, #256]	; (800343c <HAL_RCC_OscConfig+0x338>)
 800333c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800333e:	4b3f      	ldr	r3, [pc, #252]	; (800343c <HAL_RCC_OscConfig+0x338>)
 8003340:	2101      	movs	r1, #1
 8003342:	430a      	orrs	r2, r1
 8003344:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003346:	f7fe fed7 	bl	80020f8 <HAL_GetTick>
 800334a:	0003      	movs	r3, r0
 800334c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800334e:	e008      	b.n	8003362 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003350:	f7fe fed2 	bl	80020f8 <HAL_GetTick>
 8003354:	0002      	movs	r2, r0
 8003356:	69bb      	ldr	r3, [r7, #24]
 8003358:	1ad3      	subs	r3, r2, r3
 800335a:	2b02      	cmp	r3, #2
 800335c:	d901      	bls.n	8003362 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 800335e:	2303      	movs	r3, #3
 8003360:	e250      	b.n	8003804 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003362:	4b36      	ldr	r3, [pc, #216]	; (800343c <HAL_RCC_OscConfig+0x338>)
 8003364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003366:	2202      	movs	r2, #2
 8003368:	4013      	ands	r3, r2
 800336a:	d0f1      	beq.n	8003350 <HAL_RCC_OscConfig+0x24c>
 800336c:	e018      	b.n	80033a0 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800336e:	4b33      	ldr	r3, [pc, #204]	; (800343c <HAL_RCC_OscConfig+0x338>)
 8003370:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003372:	4b32      	ldr	r3, [pc, #200]	; (800343c <HAL_RCC_OscConfig+0x338>)
 8003374:	2101      	movs	r1, #1
 8003376:	438a      	bics	r2, r1
 8003378:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800337a:	f7fe febd 	bl	80020f8 <HAL_GetTick>
 800337e:	0003      	movs	r3, r0
 8003380:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003382:	e008      	b.n	8003396 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003384:	f7fe feb8 	bl	80020f8 <HAL_GetTick>
 8003388:	0002      	movs	r2, r0
 800338a:	69bb      	ldr	r3, [r7, #24]
 800338c:	1ad3      	subs	r3, r2, r3
 800338e:	2b02      	cmp	r3, #2
 8003390:	d901      	bls.n	8003396 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8003392:	2303      	movs	r3, #3
 8003394:	e236      	b.n	8003804 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003396:	4b29      	ldr	r3, [pc, #164]	; (800343c <HAL_RCC_OscConfig+0x338>)
 8003398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800339a:	2202      	movs	r2, #2
 800339c:	4013      	ands	r3, r2
 800339e:	d1f1      	bne.n	8003384 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	2204      	movs	r2, #4
 80033a6:	4013      	ands	r3, r2
 80033a8:	d100      	bne.n	80033ac <HAL_RCC_OscConfig+0x2a8>
 80033aa:	e0b5      	b.n	8003518 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033ac:	201f      	movs	r0, #31
 80033ae:	183b      	adds	r3, r7, r0
 80033b0:	2200      	movs	r2, #0
 80033b2:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033b4:	4b21      	ldr	r3, [pc, #132]	; (800343c <HAL_RCC_OscConfig+0x338>)
 80033b6:	69da      	ldr	r2, [r3, #28]
 80033b8:	2380      	movs	r3, #128	; 0x80
 80033ba:	055b      	lsls	r3, r3, #21
 80033bc:	4013      	ands	r3, r2
 80033be:	d110      	bne.n	80033e2 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033c0:	4b1e      	ldr	r3, [pc, #120]	; (800343c <HAL_RCC_OscConfig+0x338>)
 80033c2:	69da      	ldr	r2, [r3, #28]
 80033c4:	4b1d      	ldr	r3, [pc, #116]	; (800343c <HAL_RCC_OscConfig+0x338>)
 80033c6:	2180      	movs	r1, #128	; 0x80
 80033c8:	0549      	lsls	r1, r1, #21
 80033ca:	430a      	orrs	r2, r1
 80033cc:	61da      	str	r2, [r3, #28]
 80033ce:	4b1b      	ldr	r3, [pc, #108]	; (800343c <HAL_RCC_OscConfig+0x338>)
 80033d0:	69da      	ldr	r2, [r3, #28]
 80033d2:	2380      	movs	r3, #128	; 0x80
 80033d4:	055b      	lsls	r3, r3, #21
 80033d6:	4013      	ands	r3, r2
 80033d8:	60fb      	str	r3, [r7, #12]
 80033da:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80033dc:	183b      	adds	r3, r7, r0
 80033de:	2201      	movs	r2, #1
 80033e0:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033e2:	4b19      	ldr	r3, [pc, #100]	; (8003448 <HAL_RCC_OscConfig+0x344>)
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	2380      	movs	r3, #128	; 0x80
 80033e8:	005b      	lsls	r3, r3, #1
 80033ea:	4013      	ands	r3, r2
 80033ec:	d11a      	bne.n	8003424 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033ee:	4b16      	ldr	r3, [pc, #88]	; (8003448 <HAL_RCC_OscConfig+0x344>)
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	4b15      	ldr	r3, [pc, #84]	; (8003448 <HAL_RCC_OscConfig+0x344>)
 80033f4:	2180      	movs	r1, #128	; 0x80
 80033f6:	0049      	lsls	r1, r1, #1
 80033f8:	430a      	orrs	r2, r1
 80033fa:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033fc:	f7fe fe7c 	bl	80020f8 <HAL_GetTick>
 8003400:	0003      	movs	r3, r0
 8003402:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003404:	e008      	b.n	8003418 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003406:	f7fe fe77 	bl	80020f8 <HAL_GetTick>
 800340a:	0002      	movs	r2, r0
 800340c:	69bb      	ldr	r3, [r7, #24]
 800340e:	1ad3      	subs	r3, r2, r3
 8003410:	2b64      	cmp	r3, #100	; 0x64
 8003412:	d901      	bls.n	8003418 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8003414:	2303      	movs	r3, #3
 8003416:	e1f5      	b.n	8003804 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003418:	4b0b      	ldr	r3, [pc, #44]	; (8003448 <HAL_RCC_OscConfig+0x344>)
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	2380      	movs	r3, #128	; 0x80
 800341e:	005b      	lsls	r3, r3, #1
 8003420:	4013      	ands	r3, r2
 8003422:	d0f0      	beq.n	8003406 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	2b01      	cmp	r3, #1
 800342a:	d10f      	bne.n	800344c <HAL_RCC_OscConfig+0x348>
 800342c:	4b03      	ldr	r3, [pc, #12]	; (800343c <HAL_RCC_OscConfig+0x338>)
 800342e:	6a1a      	ldr	r2, [r3, #32]
 8003430:	4b02      	ldr	r3, [pc, #8]	; (800343c <HAL_RCC_OscConfig+0x338>)
 8003432:	2101      	movs	r1, #1
 8003434:	430a      	orrs	r2, r1
 8003436:	621a      	str	r2, [r3, #32]
 8003438:	e036      	b.n	80034a8 <HAL_RCC_OscConfig+0x3a4>
 800343a:	46c0      	nop			; (mov r8, r8)
 800343c:	40021000 	.word	0x40021000
 8003440:	fffeffff 	.word	0xfffeffff
 8003444:	fffbffff 	.word	0xfffbffff
 8003448:	40007000 	.word	0x40007000
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d10c      	bne.n	800346e <HAL_RCC_OscConfig+0x36a>
 8003454:	4bca      	ldr	r3, [pc, #808]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 8003456:	6a1a      	ldr	r2, [r3, #32]
 8003458:	4bc9      	ldr	r3, [pc, #804]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 800345a:	2101      	movs	r1, #1
 800345c:	438a      	bics	r2, r1
 800345e:	621a      	str	r2, [r3, #32]
 8003460:	4bc7      	ldr	r3, [pc, #796]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 8003462:	6a1a      	ldr	r2, [r3, #32]
 8003464:	4bc6      	ldr	r3, [pc, #792]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 8003466:	2104      	movs	r1, #4
 8003468:	438a      	bics	r2, r1
 800346a:	621a      	str	r2, [r3, #32]
 800346c:	e01c      	b.n	80034a8 <HAL_RCC_OscConfig+0x3a4>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	2b05      	cmp	r3, #5
 8003474:	d10c      	bne.n	8003490 <HAL_RCC_OscConfig+0x38c>
 8003476:	4bc2      	ldr	r3, [pc, #776]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 8003478:	6a1a      	ldr	r2, [r3, #32]
 800347a:	4bc1      	ldr	r3, [pc, #772]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 800347c:	2104      	movs	r1, #4
 800347e:	430a      	orrs	r2, r1
 8003480:	621a      	str	r2, [r3, #32]
 8003482:	4bbf      	ldr	r3, [pc, #764]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 8003484:	6a1a      	ldr	r2, [r3, #32]
 8003486:	4bbe      	ldr	r3, [pc, #760]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 8003488:	2101      	movs	r1, #1
 800348a:	430a      	orrs	r2, r1
 800348c:	621a      	str	r2, [r3, #32]
 800348e:	e00b      	b.n	80034a8 <HAL_RCC_OscConfig+0x3a4>
 8003490:	4bbb      	ldr	r3, [pc, #748]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 8003492:	6a1a      	ldr	r2, [r3, #32]
 8003494:	4bba      	ldr	r3, [pc, #744]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 8003496:	2101      	movs	r1, #1
 8003498:	438a      	bics	r2, r1
 800349a:	621a      	str	r2, [r3, #32]
 800349c:	4bb8      	ldr	r3, [pc, #736]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 800349e:	6a1a      	ldr	r2, [r3, #32]
 80034a0:	4bb7      	ldr	r3, [pc, #732]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 80034a2:	2104      	movs	r1, #4
 80034a4:	438a      	bics	r2, r1
 80034a6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	689b      	ldr	r3, [r3, #8]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d014      	beq.n	80034da <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034b0:	f7fe fe22 	bl	80020f8 <HAL_GetTick>
 80034b4:	0003      	movs	r3, r0
 80034b6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034b8:	e009      	b.n	80034ce <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034ba:	f7fe fe1d 	bl	80020f8 <HAL_GetTick>
 80034be:	0002      	movs	r2, r0
 80034c0:	69bb      	ldr	r3, [r7, #24]
 80034c2:	1ad3      	subs	r3, r2, r3
 80034c4:	4aaf      	ldr	r2, [pc, #700]	; (8003784 <HAL_RCC_OscConfig+0x680>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d901      	bls.n	80034ce <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80034ca:	2303      	movs	r3, #3
 80034cc:	e19a      	b.n	8003804 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034ce:	4bac      	ldr	r3, [pc, #688]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 80034d0:	6a1b      	ldr	r3, [r3, #32]
 80034d2:	2202      	movs	r2, #2
 80034d4:	4013      	ands	r3, r2
 80034d6:	d0f0      	beq.n	80034ba <HAL_RCC_OscConfig+0x3b6>
 80034d8:	e013      	b.n	8003502 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034da:	f7fe fe0d 	bl	80020f8 <HAL_GetTick>
 80034de:	0003      	movs	r3, r0
 80034e0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034e2:	e009      	b.n	80034f8 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034e4:	f7fe fe08 	bl	80020f8 <HAL_GetTick>
 80034e8:	0002      	movs	r2, r0
 80034ea:	69bb      	ldr	r3, [r7, #24]
 80034ec:	1ad3      	subs	r3, r2, r3
 80034ee:	4aa5      	ldr	r2, [pc, #660]	; (8003784 <HAL_RCC_OscConfig+0x680>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d901      	bls.n	80034f8 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80034f4:	2303      	movs	r3, #3
 80034f6:	e185      	b.n	8003804 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034f8:	4ba1      	ldr	r3, [pc, #644]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 80034fa:	6a1b      	ldr	r3, [r3, #32]
 80034fc:	2202      	movs	r2, #2
 80034fe:	4013      	ands	r3, r2
 8003500:	d1f0      	bne.n	80034e4 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003502:	231f      	movs	r3, #31
 8003504:	18fb      	adds	r3, r7, r3
 8003506:	781b      	ldrb	r3, [r3, #0]
 8003508:	2b01      	cmp	r3, #1
 800350a:	d105      	bne.n	8003518 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800350c:	4b9c      	ldr	r3, [pc, #624]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 800350e:	69da      	ldr	r2, [r3, #28]
 8003510:	4b9b      	ldr	r3, [pc, #620]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 8003512:	499d      	ldr	r1, [pc, #628]	; (8003788 <HAL_RCC_OscConfig+0x684>)
 8003514:	400a      	ands	r2, r1
 8003516:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	2210      	movs	r2, #16
 800351e:	4013      	ands	r3, r2
 8003520:	d063      	beq.n	80035ea <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	695b      	ldr	r3, [r3, #20]
 8003526:	2b01      	cmp	r3, #1
 8003528:	d12a      	bne.n	8003580 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800352a:	4b95      	ldr	r3, [pc, #596]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 800352c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800352e:	4b94      	ldr	r3, [pc, #592]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 8003530:	2104      	movs	r1, #4
 8003532:	430a      	orrs	r2, r1
 8003534:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8003536:	4b92      	ldr	r3, [pc, #584]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 8003538:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800353a:	4b91      	ldr	r3, [pc, #580]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 800353c:	2101      	movs	r1, #1
 800353e:	430a      	orrs	r2, r1
 8003540:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003542:	f7fe fdd9 	bl	80020f8 <HAL_GetTick>
 8003546:	0003      	movs	r3, r0
 8003548:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800354a:	e008      	b.n	800355e <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800354c:	f7fe fdd4 	bl	80020f8 <HAL_GetTick>
 8003550:	0002      	movs	r2, r0
 8003552:	69bb      	ldr	r3, [r7, #24]
 8003554:	1ad3      	subs	r3, r2, r3
 8003556:	2b02      	cmp	r3, #2
 8003558:	d901      	bls.n	800355e <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 800355a:	2303      	movs	r3, #3
 800355c:	e152      	b.n	8003804 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800355e:	4b88      	ldr	r3, [pc, #544]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 8003560:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003562:	2202      	movs	r2, #2
 8003564:	4013      	ands	r3, r2
 8003566:	d0f1      	beq.n	800354c <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003568:	4b85      	ldr	r3, [pc, #532]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 800356a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800356c:	22f8      	movs	r2, #248	; 0xf8
 800356e:	4393      	bics	r3, r2
 8003570:	0019      	movs	r1, r3
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	699b      	ldr	r3, [r3, #24]
 8003576:	00da      	lsls	r2, r3, #3
 8003578:	4b81      	ldr	r3, [pc, #516]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 800357a:	430a      	orrs	r2, r1
 800357c:	635a      	str	r2, [r3, #52]	; 0x34
 800357e:	e034      	b.n	80035ea <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	695b      	ldr	r3, [r3, #20]
 8003584:	3305      	adds	r3, #5
 8003586:	d111      	bne.n	80035ac <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8003588:	4b7d      	ldr	r3, [pc, #500]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 800358a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800358c:	4b7c      	ldr	r3, [pc, #496]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 800358e:	2104      	movs	r1, #4
 8003590:	438a      	bics	r2, r1
 8003592:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003594:	4b7a      	ldr	r3, [pc, #488]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 8003596:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003598:	22f8      	movs	r2, #248	; 0xf8
 800359a:	4393      	bics	r3, r2
 800359c:	0019      	movs	r1, r3
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	699b      	ldr	r3, [r3, #24]
 80035a2:	00da      	lsls	r2, r3, #3
 80035a4:	4b76      	ldr	r3, [pc, #472]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 80035a6:	430a      	orrs	r2, r1
 80035a8:	635a      	str	r2, [r3, #52]	; 0x34
 80035aa:	e01e      	b.n	80035ea <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80035ac:	4b74      	ldr	r3, [pc, #464]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 80035ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80035b0:	4b73      	ldr	r3, [pc, #460]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 80035b2:	2104      	movs	r1, #4
 80035b4:	430a      	orrs	r2, r1
 80035b6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80035b8:	4b71      	ldr	r3, [pc, #452]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 80035ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80035bc:	4b70      	ldr	r3, [pc, #448]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 80035be:	2101      	movs	r1, #1
 80035c0:	438a      	bics	r2, r1
 80035c2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035c4:	f7fe fd98 	bl	80020f8 <HAL_GetTick>
 80035c8:	0003      	movs	r3, r0
 80035ca:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80035cc:	e008      	b.n	80035e0 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80035ce:	f7fe fd93 	bl	80020f8 <HAL_GetTick>
 80035d2:	0002      	movs	r2, r0
 80035d4:	69bb      	ldr	r3, [r7, #24]
 80035d6:	1ad3      	subs	r3, r2, r3
 80035d8:	2b02      	cmp	r3, #2
 80035da:	d901      	bls.n	80035e0 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80035dc:	2303      	movs	r3, #3
 80035de:	e111      	b.n	8003804 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80035e0:	4b67      	ldr	r3, [pc, #412]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 80035e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035e4:	2202      	movs	r2, #2
 80035e6:	4013      	ands	r3, r2
 80035e8:	d1f1      	bne.n	80035ce <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	2220      	movs	r2, #32
 80035f0:	4013      	ands	r3, r2
 80035f2:	d05c      	beq.n	80036ae <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80035f4:	4b62      	ldr	r3, [pc, #392]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	220c      	movs	r2, #12
 80035fa:	4013      	ands	r3, r2
 80035fc:	2b0c      	cmp	r3, #12
 80035fe:	d00e      	beq.n	800361e <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8003600:	4b5f      	ldr	r3, [pc, #380]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	220c      	movs	r2, #12
 8003606:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8003608:	2b08      	cmp	r3, #8
 800360a:	d114      	bne.n	8003636 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 800360c:	4b5c      	ldr	r3, [pc, #368]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 800360e:	685a      	ldr	r2, [r3, #4]
 8003610:	23c0      	movs	r3, #192	; 0xc0
 8003612:	025b      	lsls	r3, r3, #9
 8003614:	401a      	ands	r2, r3
 8003616:	23c0      	movs	r3, #192	; 0xc0
 8003618:	025b      	lsls	r3, r3, #9
 800361a:	429a      	cmp	r2, r3
 800361c:	d10b      	bne.n	8003636 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800361e:	4b58      	ldr	r3, [pc, #352]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 8003620:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003622:	2380      	movs	r3, #128	; 0x80
 8003624:	025b      	lsls	r3, r3, #9
 8003626:	4013      	ands	r3, r2
 8003628:	d040      	beq.n	80036ac <HAL_RCC_OscConfig+0x5a8>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6a1b      	ldr	r3, [r3, #32]
 800362e:	2b01      	cmp	r3, #1
 8003630:	d03c      	beq.n	80036ac <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	e0e6      	b.n	8003804 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6a1b      	ldr	r3, [r3, #32]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d01b      	beq.n	8003676 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800363e:	4b50      	ldr	r3, [pc, #320]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 8003640:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003642:	4b4f      	ldr	r3, [pc, #316]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 8003644:	2180      	movs	r1, #128	; 0x80
 8003646:	0249      	lsls	r1, r1, #9
 8003648:	430a      	orrs	r2, r1
 800364a:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800364c:	f7fe fd54 	bl	80020f8 <HAL_GetTick>
 8003650:	0003      	movs	r3, r0
 8003652:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8003654:	e008      	b.n	8003668 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003656:	f7fe fd4f 	bl	80020f8 <HAL_GetTick>
 800365a:	0002      	movs	r2, r0
 800365c:	69bb      	ldr	r3, [r7, #24]
 800365e:	1ad3      	subs	r3, r2, r3
 8003660:	2b02      	cmp	r3, #2
 8003662:	d901      	bls.n	8003668 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8003664:	2303      	movs	r3, #3
 8003666:	e0cd      	b.n	8003804 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8003668:	4b45      	ldr	r3, [pc, #276]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 800366a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800366c:	2380      	movs	r3, #128	; 0x80
 800366e:	025b      	lsls	r3, r3, #9
 8003670:	4013      	ands	r3, r2
 8003672:	d0f0      	beq.n	8003656 <HAL_RCC_OscConfig+0x552>
 8003674:	e01b      	b.n	80036ae <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8003676:	4b42      	ldr	r3, [pc, #264]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 8003678:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800367a:	4b41      	ldr	r3, [pc, #260]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 800367c:	4943      	ldr	r1, [pc, #268]	; (800378c <HAL_RCC_OscConfig+0x688>)
 800367e:	400a      	ands	r2, r1
 8003680:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003682:	f7fe fd39 	bl	80020f8 <HAL_GetTick>
 8003686:	0003      	movs	r3, r0
 8003688:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800368a:	e008      	b.n	800369e <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800368c:	f7fe fd34 	bl	80020f8 <HAL_GetTick>
 8003690:	0002      	movs	r2, r0
 8003692:	69bb      	ldr	r3, [r7, #24]
 8003694:	1ad3      	subs	r3, r2, r3
 8003696:	2b02      	cmp	r3, #2
 8003698:	d901      	bls.n	800369e <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	e0b2      	b.n	8003804 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800369e:	4b38      	ldr	r3, [pc, #224]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 80036a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80036a2:	2380      	movs	r3, #128	; 0x80
 80036a4:	025b      	lsls	r3, r3, #9
 80036a6:	4013      	ands	r3, r2
 80036a8:	d1f0      	bne.n	800368c <HAL_RCC_OscConfig+0x588>
 80036aa:	e000      	b.n	80036ae <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80036ac:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d100      	bne.n	80036b8 <HAL_RCC_OscConfig+0x5b4>
 80036b6:	e0a4      	b.n	8003802 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80036b8:	4b31      	ldr	r3, [pc, #196]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	220c      	movs	r2, #12
 80036be:	4013      	ands	r3, r2
 80036c0:	2b08      	cmp	r3, #8
 80036c2:	d100      	bne.n	80036c6 <HAL_RCC_OscConfig+0x5c2>
 80036c4:	e078      	b.n	80037b8 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ca:	2b02      	cmp	r3, #2
 80036cc:	d14c      	bne.n	8003768 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036ce:	4b2c      	ldr	r3, [pc, #176]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	4b2b      	ldr	r3, [pc, #172]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 80036d4:	492e      	ldr	r1, [pc, #184]	; (8003790 <HAL_RCC_OscConfig+0x68c>)
 80036d6:	400a      	ands	r2, r1
 80036d8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036da:	f7fe fd0d 	bl	80020f8 <HAL_GetTick>
 80036de:	0003      	movs	r3, r0
 80036e0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036e2:	e008      	b.n	80036f6 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80036e4:	f7fe fd08 	bl	80020f8 <HAL_GetTick>
 80036e8:	0002      	movs	r2, r0
 80036ea:	69bb      	ldr	r3, [r7, #24]
 80036ec:	1ad3      	subs	r3, r2, r3
 80036ee:	2b02      	cmp	r3, #2
 80036f0:	d901      	bls.n	80036f6 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 80036f2:	2303      	movs	r3, #3
 80036f4:	e086      	b.n	8003804 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036f6:	4b22      	ldr	r3, [pc, #136]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	2380      	movs	r3, #128	; 0x80
 80036fc:	049b      	lsls	r3, r3, #18
 80036fe:	4013      	ands	r3, r2
 8003700:	d1f0      	bne.n	80036e4 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003702:	4b1f      	ldr	r3, [pc, #124]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 8003704:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003706:	220f      	movs	r2, #15
 8003708:	4393      	bics	r3, r2
 800370a:	0019      	movs	r1, r3
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003710:	4b1b      	ldr	r3, [pc, #108]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 8003712:	430a      	orrs	r2, r1
 8003714:	62da      	str	r2, [r3, #44]	; 0x2c
 8003716:	4b1a      	ldr	r3, [pc, #104]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	4a1e      	ldr	r2, [pc, #120]	; (8003794 <HAL_RCC_OscConfig+0x690>)
 800371c:	4013      	ands	r3, r2
 800371e:	0019      	movs	r1, r3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003728:	431a      	orrs	r2, r3
 800372a:	4b15      	ldr	r3, [pc, #84]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 800372c:	430a      	orrs	r2, r1
 800372e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003730:	4b13      	ldr	r3, [pc, #76]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 8003732:	681a      	ldr	r2, [r3, #0]
 8003734:	4b12      	ldr	r3, [pc, #72]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 8003736:	2180      	movs	r1, #128	; 0x80
 8003738:	0449      	lsls	r1, r1, #17
 800373a:	430a      	orrs	r2, r1
 800373c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800373e:	f7fe fcdb 	bl	80020f8 <HAL_GetTick>
 8003742:	0003      	movs	r3, r0
 8003744:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003746:	e008      	b.n	800375a <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003748:	f7fe fcd6 	bl	80020f8 <HAL_GetTick>
 800374c:	0002      	movs	r2, r0
 800374e:	69bb      	ldr	r3, [r7, #24]
 8003750:	1ad3      	subs	r3, r2, r3
 8003752:	2b02      	cmp	r3, #2
 8003754:	d901      	bls.n	800375a <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8003756:	2303      	movs	r3, #3
 8003758:	e054      	b.n	8003804 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800375a:	4b09      	ldr	r3, [pc, #36]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 800375c:	681a      	ldr	r2, [r3, #0]
 800375e:	2380      	movs	r3, #128	; 0x80
 8003760:	049b      	lsls	r3, r3, #18
 8003762:	4013      	ands	r3, r2
 8003764:	d0f0      	beq.n	8003748 <HAL_RCC_OscConfig+0x644>
 8003766:	e04c      	b.n	8003802 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003768:	4b05      	ldr	r3, [pc, #20]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 800376a:	681a      	ldr	r2, [r3, #0]
 800376c:	4b04      	ldr	r3, [pc, #16]	; (8003780 <HAL_RCC_OscConfig+0x67c>)
 800376e:	4908      	ldr	r1, [pc, #32]	; (8003790 <HAL_RCC_OscConfig+0x68c>)
 8003770:	400a      	ands	r2, r1
 8003772:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003774:	f7fe fcc0 	bl	80020f8 <HAL_GetTick>
 8003778:	0003      	movs	r3, r0
 800377a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800377c:	e015      	b.n	80037aa <HAL_RCC_OscConfig+0x6a6>
 800377e:	46c0      	nop			; (mov r8, r8)
 8003780:	40021000 	.word	0x40021000
 8003784:	00001388 	.word	0x00001388
 8003788:	efffffff 	.word	0xefffffff
 800378c:	fffeffff 	.word	0xfffeffff
 8003790:	feffffff 	.word	0xfeffffff
 8003794:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003798:	f7fe fcae 	bl	80020f8 <HAL_GetTick>
 800379c:	0002      	movs	r2, r0
 800379e:	69bb      	ldr	r3, [r7, #24]
 80037a0:	1ad3      	subs	r3, r2, r3
 80037a2:	2b02      	cmp	r3, #2
 80037a4:	d901      	bls.n	80037aa <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 80037a6:	2303      	movs	r3, #3
 80037a8:	e02c      	b.n	8003804 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037aa:	4b18      	ldr	r3, [pc, #96]	; (800380c <HAL_RCC_OscConfig+0x708>)
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	2380      	movs	r3, #128	; 0x80
 80037b0:	049b      	lsls	r3, r3, #18
 80037b2:	4013      	ands	r3, r2
 80037b4:	d1f0      	bne.n	8003798 <HAL_RCC_OscConfig+0x694>
 80037b6:	e024      	b.n	8003802 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d101      	bne.n	80037c4 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 80037c0:	2301      	movs	r3, #1
 80037c2:	e01f      	b.n	8003804 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80037c4:	4b11      	ldr	r3, [pc, #68]	; (800380c <HAL_RCC_OscConfig+0x708>)
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80037ca:	4b10      	ldr	r3, [pc, #64]	; (800380c <HAL_RCC_OscConfig+0x708>)
 80037cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037ce:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80037d0:	697a      	ldr	r2, [r7, #20]
 80037d2:	23c0      	movs	r3, #192	; 0xc0
 80037d4:	025b      	lsls	r3, r3, #9
 80037d6:	401a      	ands	r2, r3
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037dc:	429a      	cmp	r2, r3
 80037de:	d10e      	bne.n	80037fe <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	220f      	movs	r2, #15
 80037e4:	401a      	ands	r2, r3
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80037ea:	429a      	cmp	r2, r3
 80037ec:	d107      	bne.n	80037fe <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80037ee:	697a      	ldr	r2, [r7, #20]
 80037f0:	23f0      	movs	r3, #240	; 0xf0
 80037f2:	039b      	lsls	r3, r3, #14
 80037f4:	401a      	ands	r2, r3
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80037fa:	429a      	cmp	r2, r3
 80037fc:	d001      	beq.n	8003802 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	e000      	b.n	8003804 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8003802:	2300      	movs	r3, #0
}
 8003804:	0018      	movs	r0, r3
 8003806:	46bd      	mov	sp, r7
 8003808:	b008      	add	sp, #32
 800380a:	bd80      	pop	{r7, pc}
 800380c:	40021000 	.word	0x40021000

08003810 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b084      	sub	sp, #16
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
 8003818:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d101      	bne.n	8003824 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	e0bf      	b.n	80039a4 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003824:	4b61      	ldr	r3, [pc, #388]	; (80039ac <HAL_RCC_ClockConfig+0x19c>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	2201      	movs	r2, #1
 800382a:	4013      	ands	r3, r2
 800382c:	683a      	ldr	r2, [r7, #0]
 800382e:	429a      	cmp	r2, r3
 8003830:	d911      	bls.n	8003856 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003832:	4b5e      	ldr	r3, [pc, #376]	; (80039ac <HAL_RCC_ClockConfig+0x19c>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	2201      	movs	r2, #1
 8003838:	4393      	bics	r3, r2
 800383a:	0019      	movs	r1, r3
 800383c:	4b5b      	ldr	r3, [pc, #364]	; (80039ac <HAL_RCC_ClockConfig+0x19c>)
 800383e:	683a      	ldr	r2, [r7, #0]
 8003840:	430a      	orrs	r2, r1
 8003842:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003844:	4b59      	ldr	r3, [pc, #356]	; (80039ac <HAL_RCC_ClockConfig+0x19c>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	2201      	movs	r2, #1
 800384a:	4013      	ands	r3, r2
 800384c:	683a      	ldr	r2, [r7, #0]
 800384e:	429a      	cmp	r2, r3
 8003850:	d001      	beq.n	8003856 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e0a6      	b.n	80039a4 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	2202      	movs	r2, #2
 800385c:	4013      	ands	r3, r2
 800385e:	d015      	beq.n	800388c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	2204      	movs	r2, #4
 8003866:	4013      	ands	r3, r2
 8003868:	d006      	beq.n	8003878 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800386a:	4b51      	ldr	r3, [pc, #324]	; (80039b0 <HAL_RCC_ClockConfig+0x1a0>)
 800386c:	685a      	ldr	r2, [r3, #4]
 800386e:	4b50      	ldr	r3, [pc, #320]	; (80039b0 <HAL_RCC_ClockConfig+0x1a0>)
 8003870:	21e0      	movs	r1, #224	; 0xe0
 8003872:	00c9      	lsls	r1, r1, #3
 8003874:	430a      	orrs	r2, r1
 8003876:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003878:	4b4d      	ldr	r3, [pc, #308]	; (80039b0 <HAL_RCC_ClockConfig+0x1a0>)
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	22f0      	movs	r2, #240	; 0xf0
 800387e:	4393      	bics	r3, r2
 8003880:	0019      	movs	r1, r3
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	689a      	ldr	r2, [r3, #8]
 8003886:	4b4a      	ldr	r3, [pc, #296]	; (80039b0 <HAL_RCC_ClockConfig+0x1a0>)
 8003888:	430a      	orrs	r2, r1
 800388a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	2201      	movs	r2, #1
 8003892:	4013      	ands	r3, r2
 8003894:	d04c      	beq.n	8003930 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	2b01      	cmp	r3, #1
 800389c:	d107      	bne.n	80038ae <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800389e:	4b44      	ldr	r3, [pc, #272]	; (80039b0 <HAL_RCC_ClockConfig+0x1a0>)
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	2380      	movs	r3, #128	; 0x80
 80038a4:	029b      	lsls	r3, r3, #10
 80038a6:	4013      	ands	r3, r2
 80038a8:	d120      	bne.n	80038ec <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e07a      	b.n	80039a4 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	2b02      	cmp	r3, #2
 80038b4:	d107      	bne.n	80038c6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038b6:	4b3e      	ldr	r3, [pc, #248]	; (80039b0 <HAL_RCC_ClockConfig+0x1a0>)
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	2380      	movs	r3, #128	; 0x80
 80038bc:	049b      	lsls	r3, r3, #18
 80038be:	4013      	ands	r3, r2
 80038c0:	d114      	bne.n	80038ec <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	e06e      	b.n	80039a4 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	2b03      	cmp	r3, #3
 80038cc:	d107      	bne.n	80038de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80038ce:	4b38      	ldr	r3, [pc, #224]	; (80039b0 <HAL_RCC_ClockConfig+0x1a0>)
 80038d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80038d2:	2380      	movs	r3, #128	; 0x80
 80038d4:	025b      	lsls	r3, r3, #9
 80038d6:	4013      	ands	r3, r2
 80038d8:	d108      	bne.n	80038ec <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	e062      	b.n	80039a4 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038de:	4b34      	ldr	r3, [pc, #208]	; (80039b0 <HAL_RCC_ClockConfig+0x1a0>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	2202      	movs	r2, #2
 80038e4:	4013      	ands	r3, r2
 80038e6:	d101      	bne.n	80038ec <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80038e8:	2301      	movs	r3, #1
 80038ea:	e05b      	b.n	80039a4 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80038ec:	4b30      	ldr	r3, [pc, #192]	; (80039b0 <HAL_RCC_ClockConfig+0x1a0>)
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	2203      	movs	r2, #3
 80038f2:	4393      	bics	r3, r2
 80038f4:	0019      	movs	r1, r3
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	685a      	ldr	r2, [r3, #4]
 80038fa:	4b2d      	ldr	r3, [pc, #180]	; (80039b0 <HAL_RCC_ClockConfig+0x1a0>)
 80038fc:	430a      	orrs	r2, r1
 80038fe:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003900:	f7fe fbfa 	bl	80020f8 <HAL_GetTick>
 8003904:	0003      	movs	r3, r0
 8003906:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003908:	e009      	b.n	800391e <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800390a:	f7fe fbf5 	bl	80020f8 <HAL_GetTick>
 800390e:	0002      	movs	r2, r0
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	1ad3      	subs	r3, r2, r3
 8003914:	4a27      	ldr	r2, [pc, #156]	; (80039b4 <HAL_RCC_ClockConfig+0x1a4>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d901      	bls.n	800391e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800391a:	2303      	movs	r3, #3
 800391c:	e042      	b.n	80039a4 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800391e:	4b24      	ldr	r3, [pc, #144]	; (80039b0 <HAL_RCC_ClockConfig+0x1a0>)
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	220c      	movs	r2, #12
 8003924:	401a      	ands	r2, r3
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	009b      	lsls	r3, r3, #2
 800392c:	429a      	cmp	r2, r3
 800392e:	d1ec      	bne.n	800390a <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003930:	4b1e      	ldr	r3, [pc, #120]	; (80039ac <HAL_RCC_ClockConfig+0x19c>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	2201      	movs	r2, #1
 8003936:	4013      	ands	r3, r2
 8003938:	683a      	ldr	r2, [r7, #0]
 800393a:	429a      	cmp	r2, r3
 800393c:	d211      	bcs.n	8003962 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800393e:	4b1b      	ldr	r3, [pc, #108]	; (80039ac <HAL_RCC_ClockConfig+0x19c>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	2201      	movs	r2, #1
 8003944:	4393      	bics	r3, r2
 8003946:	0019      	movs	r1, r3
 8003948:	4b18      	ldr	r3, [pc, #96]	; (80039ac <HAL_RCC_ClockConfig+0x19c>)
 800394a:	683a      	ldr	r2, [r7, #0]
 800394c:	430a      	orrs	r2, r1
 800394e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003950:	4b16      	ldr	r3, [pc, #88]	; (80039ac <HAL_RCC_ClockConfig+0x19c>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	2201      	movs	r2, #1
 8003956:	4013      	ands	r3, r2
 8003958:	683a      	ldr	r2, [r7, #0]
 800395a:	429a      	cmp	r2, r3
 800395c:	d001      	beq.n	8003962 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e020      	b.n	80039a4 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	2204      	movs	r2, #4
 8003968:	4013      	ands	r3, r2
 800396a:	d009      	beq.n	8003980 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800396c:	4b10      	ldr	r3, [pc, #64]	; (80039b0 <HAL_RCC_ClockConfig+0x1a0>)
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	4a11      	ldr	r2, [pc, #68]	; (80039b8 <HAL_RCC_ClockConfig+0x1a8>)
 8003972:	4013      	ands	r3, r2
 8003974:	0019      	movs	r1, r3
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	68da      	ldr	r2, [r3, #12]
 800397a:	4b0d      	ldr	r3, [pc, #52]	; (80039b0 <HAL_RCC_ClockConfig+0x1a0>)
 800397c:	430a      	orrs	r2, r1
 800397e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003980:	f000 f820 	bl	80039c4 <HAL_RCC_GetSysClockFreq>
 8003984:	0001      	movs	r1, r0
 8003986:	4b0a      	ldr	r3, [pc, #40]	; (80039b0 <HAL_RCC_ClockConfig+0x1a0>)
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	091b      	lsrs	r3, r3, #4
 800398c:	220f      	movs	r2, #15
 800398e:	4013      	ands	r3, r2
 8003990:	4a0a      	ldr	r2, [pc, #40]	; (80039bc <HAL_RCC_ClockConfig+0x1ac>)
 8003992:	5cd3      	ldrb	r3, [r2, r3]
 8003994:	000a      	movs	r2, r1
 8003996:	40da      	lsrs	r2, r3
 8003998:	4b09      	ldr	r3, [pc, #36]	; (80039c0 <HAL_RCC_ClockConfig+0x1b0>)
 800399a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800399c:	2003      	movs	r0, #3
 800399e:	f7fe fb65 	bl	800206c <HAL_InitTick>
  
  return HAL_OK;
 80039a2:	2300      	movs	r3, #0
}
 80039a4:	0018      	movs	r0, r3
 80039a6:	46bd      	mov	sp, r7
 80039a8:	b004      	add	sp, #16
 80039aa:	bd80      	pop	{r7, pc}
 80039ac:	40022000 	.word	0x40022000
 80039b0:	40021000 	.word	0x40021000
 80039b4:	00001388 	.word	0x00001388
 80039b8:	fffff8ff 	.word	0xfffff8ff
 80039bc:	080050a0 	.word	0x080050a0
 80039c0:	20000000 	.word	0x20000000

080039c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039c4:	b590      	push	{r4, r7, lr}
 80039c6:	b08f      	sub	sp, #60	; 0x3c
 80039c8:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80039ca:	2314      	movs	r3, #20
 80039cc:	18fb      	adds	r3, r7, r3
 80039ce:	4a38      	ldr	r2, [pc, #224]	; (8003ab0 <HAL_RCC_GetSysClockFreq+0xec>)
 80039d0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80039d2:	c313      	stmia	r3!, {r0, r1, r4}
 80039d4:	6812      	ldr	r2, [r2, #0]
 80039d6:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80039d8:	1d3b      	adds	r3, r7, #4
 80039da:	4a36      	ldr	r2, [pc, #216]	; (8003ab4 <HAL_RCC_GetSysClockFreq+0xf0>)
 80039dc:	ca13      	ldmia	r2!, {r0, r1, r4}
 80039de:	c313      	stmia	r3!, {r0, r1, r4}
 80039e0:	6812      	ldr	r2, [r2, #0]
 80039e2:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80039e4:	2300      	movs	r3, #0
 80039e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80039e8:	2300      	movs	r3, #0
 80039ea:	62bb      	str	r3, [r7, #40]	; 0x28
 80039ec:	2300      	movs	r3, #0
 80039ee:	637b      	str	r3, [r7, #52]	; 0x34
 80039f0:	2300      	movs	r3, #0
 80039f2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80039f4:	2300      	movs	r3, #0
 80039f6:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80039f8:	4b2f      	ldr	r3, [pc, #188]	; (8003ab8 <HAL_RCC_GetSysClockFreq+0xf4>)
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80039fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a00:	220c      	movs	r2, #12
 8003a02:	4013      	ands	r3, r2
 8003a04:	2b0c      	cmp	r3, #12
 8003a06:	d047      	beq.n	8003a98 <HAL_RCC_GetSysClockFreq+0xd4>
 8003a08:	d849      	bhi.n	8003a9e <HAL_RCC_GetSysClockFreq+0xda>
 8003a0a:	2b04      	cmp	r3, #4
 8003a0c:	d002      	beq.n	8003a14 <HAL_RCC_GetSysClockFreq+0x50>
 8003a0e:	2b08      	cmp	r3, #8
 8003a10:	d003      	beq.n	8003a1a <HAL_RCC_GetSysClockFreq+0x56>
 8003a12:	e044      	b.n	8003a9e <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003a14:	4b29      	ldr	r3, [pc, #164]	; (8003abc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003a16:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003a18:	e044      	b.n	8003aa4 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8003a1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a1c:	0c9b      	lsrs	r3, r3, #18
 8003a1e:	220f      	movs	r2, #15
 8003a20:	4013      	ands	r3, r2
 8003a22:	2214      	movs	r2, #20
 8003a24:	18ba      	adds	r2, r7, r2
 8003a26:	5cd3      	ldrb	r3, [r2, r3]
 8003a28:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003a2a:	4b23      	ldr	r3, [pc, #140]	; (8003ab8 <HAL_RCC_GetSysClockFreq+0xf4>)
 8003a2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a2e:	220f      	movs	r2, #15
 8003a30:	4013      	ands	r3, r2
 8003a32:	1d3a      	adds	r2, r7, #4
 8003a34:	5cd3      	ldrb	r3, [r2, r3]
 8003a36:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003a38:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003a3a:	23c0      	movs	r3, #192	; 0xc0
 8003a3c:	025b      	lsls	r3, r3, #9
 8003a3e:	401a      	ands	r2, r3
 8003a40:	2380      	movs	r3, #128	; 0x80
 8003a42:	025b      	lsls	r3, r3, #9
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d109      	bne.n	8003a5c <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003a48:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003a4a:	481c      	ldr	r0, [pc, #112]	; (8003abc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003a4c:	f7fc fb5c 	bl	8000108 <__udivsi3>
 8003a50:	0003      	movs	r3, r0
 8003a52:	001a      	movs	r2, r3
 8003a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a56:	4353      	muls	r3, r2
 8003a58:	637b      	str	r3, [r7, #52]	; 0x34
 8003a5a:	e01a      	b.n	8003a92 <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8003a5c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003a5e:	23c0      	movs	r3, #192	; 0xc0
 8003a60:	025b      	lsls	r3, r3, #9
 8003a62:	401a      	ands	r2, r3
 8003a64:	23c0      	movs	r3, #192	; 0xc0
 8003a66:	025b      	lsls	r3, r3, #9
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	d109      	bne.n	8003a80 <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003a6c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003a6e:	4814      	ldr	r0, [pc, #80]	; (8003ac0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003a70:	f7fc fb4a 	bl	8000108 <__udivsi3>
 8003a74:	0003      	movs	r3, r0
 8003a76:	001a      	movs	r2, r3
 8003a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a7a:	4353      	muls	r3, r2
 8003a7c:	637b      	str	r3, [r7, #52]	; 0x34
 8003a7e:	e008      	b.n	8003a92 <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003a80:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003a82:	480e      	ldr	r0, [pc, #56]	; (8003abc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003a84:	f7fc fb40 	bl	8000108 <__udivsi3>
 8003a88:	0003      	movs	r3, r0
 8003a8a:	001a      	movs	r2, r3
 8003a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a8e:	4353      	muls	r3, r2
 8003a90:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8003a92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a94:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003a96:	e005      	b.n	8003aa4 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8003a98:	4b09      	ldr	r3, [pc, #36]	; (8003ac0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003a9a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003a9c:	e002      	b.n	8003aa4 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003a9e:	4b07      	ldr	r3, [pc, #28]	; (8003abc <HAL_RCC_GetSysClockFreq+0xf8>)
 8003aa0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003aa2:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003aa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8003aa6:	0018      	movs	r0, r3
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	b00f      	add	sp, #60	; 0x3c
 8003aac:	bd90      	pop	{r4, r7, pc}
 8003aae:	46c0      	nop			; (mov r8, r8)
 8003ab0:	08005040 	.word	0x08005040
 8003ab4:	08005050 	.word	0x08005050
 8003ab8:	40021000 	.word	0x40021000
 8003abc:	007a1200 	.word	0x007a1200
 8003ac0:	02dc6c00 	.word	0x02dc6c00

08003ac4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ac8:	4b02      	ldr	r3, [pc, #8]	; (8003ad4 <HAL_RCC_GetHCLKFreq+0x10>)
 8003aca:	681b      	ldr	r3, [r3, #0]
}
 8003acc:	0018      	movs	r0, r3
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	46c0      	nop			; (mov r8, r8)
 8003ad4:	20000000 	.word	0x20000000

08003ad8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8003adc:	f7ff fff2 	bl	8003ac4 <HAL_RCC_GetHCLKFreq>
 8003ae0:	0001      	movs	r1, r0
 8003ae2:	4b06      	ldr	r3, [pc, #24]	; (8003afc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	0a1b      	lsrs	r3, r3, #8
 8003ae8:	2207      	movs	r2, #7
 8003aea:	4013      	ands	r3, r2
 8003aec:	4a04      	ldr	r2, [pc, #16]	; (8003b00 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003aee:	5cd3      	ldrb	r3, [r2, r3]
 8003af0:	40d9      	lsrs	r1, r3
 8003af2:	000b      	movs	r3, r1
}    
 8003af4:	0018      	movs	r0, r3
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd80      	pop	{r7, pc}
 8003afa:	46c0      	nop			; (mov r8, r8)
 8003afc:	40021000 	.word	0x40021000
 8003b00:	080050b0 	.word	0x080050b0

08003b04 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b086      	sub	sp, #24
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8003b10:	2300      	movs	r3, #0
 8003b12:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681a      	ldr	r2, [r3, #0]
 8003b18:	2380      	movs	r3, #128	; 0x80
 8003b1a:	025b      	lsls	r3, r3, #9
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	d100      	bne.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8003b20:	e08e      	b.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8003b22:	2017      	movs	r0, #23
 8003b24:	183b      	adds	r3, r7, r0
 8003b26:	2200      	movs	r2, #0
 8003b28:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b2a:	4b67      	ldr	r3, [pc, #412]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003b2c:	69da      	ldr	r2, [r3, #28]
 8003b2e:	2380      	movs	r3, #128	; 0x80
 8003b30:	055b      	lsls	r3, r3, #21
 8003b32:	4013      	ands	r3, r2
 8003b34:	d110      	bne.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003b36:	4b64      	ldr	r3, [pc, #400]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003b38:	69da      	ldr	r2, [r3, #28]
 8003b3a:	4b63      	ldr	r3, [pc, #396]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003b3c:	2180      	movs	r1, #128	; 0x80
 8003b3e:	0549      	lsls	r1, r1, #21
 8003b40:	430a      	orrs	r2, r1
 8003b42:	61da      	str	r2, [r3, #28]
 8003b44:	4b60      	ldr	r3, [pc, #384]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003b46:	69da      	ldr	r2, [r3, #28]
 8003b48:	2380      	movs	r3, #128	; 0x80
 8003b4a:	055b      	lsls	r3, r3, #21
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	60bb      	str	r3, [r7, #8]
 8003b50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b52:	183b      	adds	r3, r7, r0
 8003b54:	2201      	movs	r2, #1
 8003b56:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b58:	4b5c      	ldr	r3, [pc, #368]	; (8003ccc <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003b5a:	681a      	ldr	r2, [r3, #0]
 8003b5c:	2380      	movs	r3, #128	; 0x80
 8003b5e:	005b      	lsls	r3, r3, #1
 8003b60:	4013      	ands	r3, r2
 8003b62:	d11a      	bne.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b64:	4b59      	ldr	r3, [pc, #356]	; (8003ccc <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	4b58      	ldr	r3, [pc, #352]	; (8003ccc <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003b6a:	2180      	movs	r1, #128	; 0x80
 8003b6c:	0049      	lsls	r1, r1, #1
 8003b6e:	430a      	orrs	r2, r1
 8003b70:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b72:	f7fe fac1 	bl	80020f8 <HAL_GetTick>
 8003b76:	0003      	movs	r3, r0
 8003b78:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b7a:	e008      	b.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b7c:	f7fe fabc 	bl	80020f8 <HAL_GetTick>
 8003b80:	0002      	movs	r2, r0
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	1ad3      	subs	r3, r2, r3
 8003b86:	2b64      	cmp	r3, #100	; 0x64
 8003b88:	d901      	bls.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8003b8a:	2303      	movs	r3, #3
 8003b8c:	e097      	b.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x1ba>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b8e:	4b4f      	ldr	r3, [pc, #316]	; (8003ccc <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	2380      	movs	r3, #128	; 0x80
 8003b94:	005b      	lsls	r3, r3, #1
 8003b96:	4013      	ands	r3, r2
 8003b98:	d0f0      	beq.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003b9a:	4b4b      	ldr	r3, [pc, #300]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003b9c:	6a1a      	ldr	r2, [r3, #32]
 8003b9e:	23c0      	movs	r3, #192	; 0xc0
 8003ba0:	009b      	lsls	r3, r3, #2
 8003ba2:	4013      	ands	r3, r2
 8003ba4:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d034      	beq.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	685a      	ldr	r2, [r3, #4]
 8003bb0:	23c0      	movs	r3, #192	; 0xc0
 8003bb2:	009b      	lsls	r3, r3, #2
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	68fa      	ldr	r2, [r7, #12]
 8003bb8:	429a      	cmp	r2, r3
 8003bba:	d02c      	beq.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003bbc:	4b42      	ldr	r3, [pc, #264]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003bbe:	6a1b      	ldr	r3, [r3, #32]
 8003bc0:	4a43      	ldr	r2, [pc, #268]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003bc2:	4013      	ands	r3, r2
 8003bc4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003bc6:	4b40      	ldr	r3, [pc, #256]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003bc8:	6a1a      	ldr	r2, [r3, #32]
 8003bca:	4b3f      	ldr	r3, [pc, #252]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003bcc:	2180      	movs	r1, #128	; 0x80
 8003bce:	0249      	lsls	r1, r1, #9
 8003bd0:	430a      	orrs	r2, r1
 8003bd2:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003bd4:	4b3c      	ldr	r3, [pc, #240]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003bd6:	6a1a      	ldr	r2, [r3, #32]
 8003bd8:	4b3b      	ldr	r3, [pc, #236]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003bda:	493e      	ldr	r1, [pc, #248]	; (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bdc:	400a      	ands	r2, r1
 8003bde:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003be0:	4b39      	ldr	r3, [pc, #228]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003be2:	68fa      	ldr	r2, [r7, #12]
 8003be4:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2201      	movs	r2, #1
 8003bea:	4013      	ands	r3, r2
 8003bec:	d013      	beq.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bee:	f7fe fa83 	bl	80020f8 <HAL_GetTick>
 8003bf2:	0003      	movs	r3, r0
 8003bf4:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bf6:	e009      	b.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bf8:	f7fe fa7e 	bl	80020f8 <HAL_GetTick>
 8003bfc:	0002      	movs	r2, r0
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	4a35      	ldr	r2, [pc, #212]	; (8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d901      	bls.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003c08:	2303      	movs	r3, #3
 8003c0a:	e058      	b.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x1ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c0c:	4b2e      	ldr	r3, [pc, #184]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003c0e:	6a1b      	ldr	r3, [r3, #32]
 8003c10:	2202      	movs	r2, #2
 8003c12:	4013      	ands	r3, r2
 8003c14:	d0f0      	beq.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c16:	4b2c      	ldr	r3, [pc, #176]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003c18:	6a1b      	ldr	r3, [r3, #32]
 8003c1a:	4a2d      	ldr	r2, [pc, #180]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	0019      	movs	r1, r3
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	685a      	ldr	r2, [r3, #4]
 8003c24:	4b28      	ldr	r3, [pc, #160]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003c26:	430a      	orrs	r2, r1
 8003c28:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003c2a:	2317      	movs	r3, #23
 8003c2c:	18fb      	adds	r3, r7, r3
 8003c2e:	781b      	ldrb	r3, [r3, #0]
 8003c30:	2b01      	cmp	r3, #1
 8003c32:	d105      	bne.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c34:	4b24      	ldr	r3, [pc, #144]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003c36:	69da      	ldr	r2, [r3, #28]
 8003c38:	4b23      	ldr	r3, [pc, #140]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003c3a:	4928      	ldr	r1, [pc, #160]	; (8003cdc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003c3c:	400a      	ands	r2, r1
 8003c3e:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	2201      	movs	r2, #1
 8003c46:	4013      	ands	r3, r2
 8003c48:	d009      	beq.n	8003c5e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c4a:	4b1f      	ldr	r3, [pc, #124]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c4e:	2203      	movs	r2, #3
 8003c50:	4393      	bics	r3, r2
 8003c52:	0019      	movs	r1, r3
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	689a      	ldr	r2, [r3, #8]
 8003c58:	4b1b      	ldr	r3, [pc, #108]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003c5a:	430a      	orrs	r2, r1
 8003c5c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	2220      	movs	r2, #32
 8003c64:	4013      	ands	r3, r2
 8003c66:	d009      	beq.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003c68:	4b17      	ldr	r3, [pc, #92]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c6c:	2210      	movs	r2, #16
 8003c6e:	4393      	bics	r3, r2
 8003c70:	0019      	movs	r1, r3
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	68da      	ldr	r2, [r3, #12]
 8003c76:	4b14      	ldr	r3, [pc, #80]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003c78:	430a      	orrs	r2, r1
 8003c7a:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	2380      	movs	r3, #128	; 0x80
 8003c82:	029b      	lsls	r3, r3, #10
 8003c84:	4013      	ands	r3, r2
 8003c86:	d009      	beq.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003c88:	4b0f      	ldr	r3, [pc, #60]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003c8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c8c:	2280      	movs	r2, #128	; 0x80
 8003c8e:	4393      	bics	r3, r2
 8003c90:	0019      	movs	r1, r3
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	695a      	ldr	r2, [r3, #20]
 8003c96:	4b0c      	ldr	r3, [pc, #48]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003c98:	430a      	orrs	r2, r1
 8003c9a:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	2380      	movs	r3, #128	; 0x80
 8003ca2:	00db      	lsls	r3, r3, #3
 8003ca4:	4013      	ands	r3, r2
 8003ca6:	d009      	beq.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003ca8:	4b07      	ldr	r3, [pc, #28]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003caa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cac:	2240      	movs	r2, #64	; 0x40
 8003cae:	4393      	bics	r3, r2
 8003cb0:	0019      	movs	r1, r3
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	691a      	ldr	r2, [r3, #16]
 8003cb6:	4b04      	ldr	r3, [pc, #16]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003cb8:	430a      	orrs	r2, r1
 8003cba:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8003cbc:	2300      	movs	r3, #0
}
 8003cbe:	0018      	movs	r0, r3
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	b006      	add	sp, #24
 8003cc4:	bd80      	pop	{r7, pc}
 8003cc6:	46c0      	nop			; (mov r8, r8)
 8003cc8:	40021000 	.word	0x40021000
 8003ccc:	40007000 	.word	0x40007000
 8003cd0:	fffffcff 	.word	0xfffffcff
 8003cd4:	fffeffff 	.word	0xfffeffff
 8003cd8:	00001388 	.word	0x00001388
 8003cdc:	efffffff 	.word	0xefffffff

08003ce0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b082      	sub	sp, #8
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d101      	bne.n	8003cf2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e042      	b.n	8003d78 <HAL_TIM_IC_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	223d      	movs	r2, #61	; 0x3d
 8003cf6:	5c9b      	ldrb	r3, [r3, r2]
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d107      	bne.n	8003d0e <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	223c      	movs	r2, #60	; 0x3c
 8003d02:	2100      	movs	r1, #0
 8003d04:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	0018      	movs	r0, r3
 8003d0a:	f7fe f891 	bl	8001e30 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	223d      	movs	r2, #61	; 0x3d
 8003d12:	2102      	movs	r1, #2
 8003d14:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681a      	ldr	r2, [r3, #0]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	3304      	adds	r3, #4
 8003d1e:	0019      	movs	r1, r3
 8003d20:	0010      	movs	r0, r2
 8003d22:	f000 fadf 	bl	80042e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2246      	movs	r2, #70	; 0x46
 8003d2a:	2101      	movs	r1, #1
 8003d2c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	223e      	movs	r2, #62	; 0x3e
 8003d32:	2101      	movs	r1, #1
 8003d34:	5499      	strb	r1, [r3, r2]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	223f      	movs	r2, #63	; 0x3f
 8003d3a:	2101      	movs	r1, #1
 8003d3c:	5499      	strb	r1, [r3, r2]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2240      	movs	r2, #64	; 0x40
 8003d42:	2101      	movs	r1, #1
 8003d44:	5499      	strb	r1, [r3, r2]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2241      	movs	r2, #65	; 0x41
 8003d4a:	2101      	movs	r1, #1
 8003d4c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2242      	movs	r2, #66	; 0x42
 8003d52:	2101      	movs	r1, #1
 8003d54:	5499      	strb	r1, [r3, r2]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2243      	movs	r2, #67	; 0x43
 8003d5a:	2101      	movs	r1, #1
 8003d5c:	5499      	strb	r1, [r3, r2]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2244      	movs	r2, #68	; 0x44
 8003d62:	2101      	movs	r1, #1
 8003d64:	5499      	strb	r1, [r3, r2]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2245      	movs	r2, #69	; 0x45
 8003d6a:	2101      	movs	r1, #1
 8003d6c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	223d      	movs	r2, #61	; 0x3d
 8003d72:	2101      	movs	r1, #1
 8003d74:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003d76:	2300      	movs	r3, #0
}
 8003d78:	0018      	movs	r0, r3
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	b002      	add	sp, #8
 8003d7e:	bd80      	pop	{r7, pc}

08003d80 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b084      	sub	sp, #16
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
 8003d88:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d104      	bne.n	8003d9a <HAL_TIM_IC_Start+0x1a>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	223e      	movs	r2, #62	; 0x3e
 8003d94:	5c9b      	ldrb	r3, [r3, r2]
 8003d96:	b2db      	uxtb	r3, r3
 8003d98:	e013      	b.n	8003dc2 <HAL_TIM_IC_Start+0x42>
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	2b04      	cmp	r3, #4
 8003d9e:	d104      	bne.n	8003daa <HAL_TIM_IC_Start+0x2a>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	223f      	movs	r2, #63	; 0x3f
 8003da4:	5c9b      	ldrb	r3, [r3, r2]
 8003da6:	b2db      	uxtb	r3, r3
 8003da8:	e00b      	b.n	8003dc2 <HAL_TIM_IC_Start+0x42>
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	2b08      	cmp	r3, #8
 8003dae:	d104      	bne.n	8003dba <HAL_TIM_IC_Start+0x3a>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2240      	movs	r2, #64	; 0x40
 8003db4:	5c9b      	ldrb	r3, [r3, r2]
 8003db6:	b2db      	uxtb	r3, r3
 8003db8:	e003      	b.n	8003dc2 <HAL_TIM_IC_Start+0x42>
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2241      	movs	r2, #65	; 0x41
 8003dbe:	5c9b      	ldrb	r3, [r3, r2]
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	220f      	movs	r2, #15
 8003dc4:	18ba      	adds	r2, r7, r2
 8003dc6:	7013      	strb	r3, [r2, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d104      	bne.n	8003dd8 <HAL_TIM_IC_Start+0x58>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2242      	movs	r2, #66	; 0x42
 8003dd2:	5c9b      	ldrb	r3, [r3, r2]
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	e013      	b.n	8003e00 <HAL_TIM_IC_Start+0x80>
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	2b04      	cmp	r3, #4
 8003ddc:	d104      	bne.n	8003de8 <HAL_TIM_IC_Start+0x68>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2243      	movs	r2, #67	; 0x43
 8003de2:	5c9b      	ldrb	r3, [r3, r2]
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	e00b      	b.n	8003e00 <HAL_TIM_IC_Start+0x80>
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	2b08      	cmp	r3, #8
 8003dec:	d104      	bne.n	8003df8 <HAL_TIM_IC_Start+0x78>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2244      	movs	r2, #68	; 0x44
 8003df2:	5c9b      	ldrb	r3, [r3, r2]
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	e003      	b.n	8003e00 <HAL_TIM_IC_Start+0x80>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2245      	movs	r2, #69	; 0x45
 8003dfc:	5c9b      	ldrb	r3, [r3, r2]
 8003dfe:	b2db      	uxtb	r3, r3
 8003e00:	210e      	movs	r1, #14
 8003e02:	187a      	adds	r2, r7, r1
 8003e04:	7013      	strb	r3, [r2, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e06:	230f      	movs	r3, #15
 8003e08:	18fb      	adds	r3, r7, r3
 8003e0a:	781b      	ldrb	r3, [r3, #0]
 8003e0c:	2b01      	cmp	r3, #1
 8003e0e:	d103      	bne.n	8003e18 <HAL_TIM_IC_Start+0x98>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003e10:	187b      	adds	r3, r7, r1
 8003e12:	781b      	ldrb	r3, [r3, #0]
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d001      	beq.n	8003e1c <HAL_TIM_IC_Start+0x9c>
  {
    return HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	e069      	b.n	8003ef0 <HAL_TIM_IC_Start+0x170>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d104      	bne.n	8003e2c <HAL_TIM_IC_Start+0xac>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	223e      	movs	r2, #62	; 0x3e
 8003e26:	2102      	movs	r1, #2
 8003e28:	5499      	strb	r1, [r3, r2]
 8003e2a:	e013      	b.n	8003e54 <HAL_TIM_IC_Start+0xd4>
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	2b04      	cmp	r3, #4
 8003e30:	d104      	bne.n	8003e3c <HAL_TIM_IC_Start+0xbc>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	223f      	movs	r2, #63	; 0x3f
 8003e36:	2102      	movs	r1, #2
 8003e38:	5499      	strb	r1, [r3, r2]
 8003e3a:	e00b      	b.n	8003e54 <HAL_TIM_IC_Start+0xd4>
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	2b08      	cmp	r3, #8
 8003e40:	d104      	bne.n	8003e4c <HAL_TIM_IC_Start+0xcc>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2240      	movs	r2, #64	; 0x40
 8003e46:	2102      	movs	r1, #2
 8003e48:	5499      	strb	r1, [r3, r2]
 8003e4a:	e003      	b.n	8003e54 <HAL_TIM_IC_Start+0xd4>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2241      	movs	r2, #65	; 0x41
 8003e50:	2102      	movs	r1, #2
 8003e52:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d104      	bne.n	8003e64 <HAL_TIM_IC_Start+0xe4>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2242      	movs	r2, #66	; 0x42
 8003e5e:	2102      	movs	r1, #2
 8003e60:	5499      	strb	r1, [r3, r2]
 8003e62:	e013      	b.n	8003e8c <HAL_TIM_IC_Start+0x10c>
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	2b04      	cmp	r3, #4
 8003e68:	d104      	bne.n	8003e74 <HAL_TIM_IC_Start+0xf4>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2243      	movs	r2, #67	; 0x43
 8003e6e:	2102      	movs	r1, #2
 8003e70:	5499      	strb	r1, [r3, r2]
 8003e72:	e00b      	b.n	8003e8c <HAL_TIM_IC_Start+0x10c>
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	2b08      	cmp	r3, #8
 8003e78:	d104      	bne.n	8003e84 <HAL_TIM_IC_Start+0x104>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2244      	movs	r2, #68	; 0x44
 8003e7e:	2102      	movs	r1, #2
 8003e80:	5499      	strb	r1, [r3, r2]
 8003e82:	e003      	b.n	8003e8c <HAL_TIM_IC_Start+0x10c>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2245      	movs	r2, #69	; 0x45
 8003e88:	2102      	movs	r1, #2
 8003e8a:	5499      	strb	r1, [r3, r2]

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	6839      	ldr	r1, [r7, #0]
 8003e92:	2201      	movs	r2, #1
 8003e94:	0018      	movs	r0, r3
 8003e96:	f000 fccb 	bl	8004830 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a16      	ldr	r2, [pc, #88]	; (8003ef8 <HAL_TIM_IC_Start+0x178>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d00a      	beq.n	8003eba <HAL_TIM_IC_Start+0x13a>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681a      	ldr	r2, [r3, #0]
 8003ea8:	2380      	movs	r3, #128	; 0x80
 8003eaa:	05db      	lsls	r3, r3, #23
 8003eac:	429a      	cmp	r2, r3
 8003eae:	d004      	beq.n	8003eba <HAL_TIM_IC_Start+0x13a>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a11      	ldr	r2, [pc, #68]	; (8003efc <HAL_TIM_IC_Start+0x17c>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d111      	bne.n	8003ede <HAL_TIM_IC_Start+0x15e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	2207      	movs	r2, #7
 8003ec2:	4013      	ands	r3, r2
 8003ec4:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ec6:	68bb      	ldr	r3, [r7, #8]
 8003ec8:	2b06      	cmp	r3, #6
 8003eca:	d010      	beq.n	8003eee <HAL_TIM_IC_Start+0x16e>
    {
      __HAL_TIM_ENABLE(htim);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	681a      	ldr	r2, [r3, #0]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	2101      	movs	r1, #1
 8003ed8:	430a      	orrs	r2, r1
 8003eda:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003edc:	e007      	b.n	8003eee <HAL_TIM_IC_Start+0x16e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	2101      	movs	r1, #1
 8003eea:	430a      	orrs	r2, r1
 8003eec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003eee:	2300      	movs	r3, #0
}
 8003ef0:	0018      	movs	r0, r3
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	b004      	add	sp, #16
 8003ef6:	bd80      	pop	{r7, pc}
 8003ef8:	40012c00 	.word	0x40012c00
 8003efc:	40000400 	.word	0x40000400

08003f00 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b084      	sub	sp, #16
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
 8003f08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f0a:	230f      	movs	r3, #15
 8003f0c:	18fb      	adds	r3, r7, r3
 8003f0e:	2200      	movs	r2, #0
 8003f10:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d104      	bne.n	8003f22 <HAL_TIM_IC_Start_IT+0x22>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	223e      	movs	r2, #62	; 0x3e
 8003f1c:	5c9b      	ldrb	r3, [r3, r2]
 8003f1e:	b2db      	uxtb	r3, r3
 8003f20:	e013      	b.n	8003f4a <HAL_TIM_IC_Start_IT+0x4a>
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	2b04      	cmp	r3, #4
 8003f26:	d104      	bne.n	8003f32 <HAL_TIM_IC_Start_IT+0x32>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	223f      	movs	r2, #63	; 0x3f
 8003f2c:	5c9b      	ldrb	r3, [r3, r2]
 8003f2e:	b2db      	uxtb	r3, r3
 8003f30:	e00b      	b.n	8003f4a <HAL_TIM_IC_Start_IT+0x4a>
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	2b08      	cmp	r3, #8
 8003f36:	d104      	bne.n	8003f42 <HAL_TIM_IC_Start_IT+0x42>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2240      	movs	r2, #64	; 0x40
 8003f3c:	5c9b      	ldrb	r3, [r3, r2]
 8003f3e:	b2db      	uxtb	r3, r3
 8003f40:	e003      	b.n	8003f4a <HAL_TIM_IC_Start_IT+0x4a>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2241      	movs	r2, #65	; 0x41
 8003f46:	5c9b      	ldrb	r3, [r3, r2]
 8003f48:	b2db      	uxtb	r3, r3
 8003f4a:	220e      	movs	r2, #14
 8003f4c:	18ba      	adds	r2, r7, r2
 8003f4e:	7013      	strb	r3, [r2, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d104      	bne.n	8003f60 <HAL_TIM_IC_Start_IT+0x60>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2242      	movs	r2, #66	; 0x42
 8003f5a:	5c9b      	ldrb	r3, [r3, r2]
 8003f5c:	b2db      	uxtb	r3, r3
 8003f5e:	e013      	b.n	8003f88 <HAL_TIM_IC_Start_IT+0x88>
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	2b04      	cmp	r3, #4
 8003f64:	d104      	bne.n	8003f70 <HAL_TIM_IC_Start_IT+0x70>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2243      	movs	r2, #67	; 0x43
 8003f6a:	5c9b      	ldrb	r3, [r3, r2]
 8003f6c:	b2db      	uxtb	r3, r3
 8003f6e:	e00b      	b.n	8003f88 <HAL_TIM_IC_Start_IT+0x88>
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	2b08      	cmp	r3, #8
 8003f74:	d104      	bne.n	8003f80 <HAL_TIM_IC_Start_IT+0x80>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2244      	movs	r2, #68	; 0x44
 8003f7a:	5c9b      	ldrb	r3, [r3, r2]
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	e003      	b.n	8003f88 <HAL_TIM_IC_Start_IT+0x88>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2245      	movs	r2, #69	; 0x45
 8003f84:	5c9b      	ldrb	r3, [r3, r2]
 8003f86:	b2db      	uxtb	r3, r3
 8003f88:	210d      	movs	r1, #13
 8003f8a:	187a      	adds	r2, r7, r1
 8003f8c:	7013      	strb	r3, [r2, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f8e:	230e      	movs	r3, #14
 8003f90:	18fb      	adds	r3, r7, r3
 8003f92:	781b      	ldrb	r3, [r3, #0]
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d103      	bne.n	8003fa0 <HAL_TIM_IC_Start_IT+0xa0>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003f98:	187b      	adds	r3, r7, r1
 8003f9a:	781b      	ldrb	r3, [r3, #0]
 8003f9c:	2b01      	cmp	r3, #1
 8003f9e:	d001      	beq.n	8003fa4 <HAL_TIM_IC_Start_IT+0xa4>
  {
    return HAL_ERROR;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	e0ac      	b.n	80040fe <HAL_TIM_IC_Start_IT+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d104      	bne.n	8003fb4 <HAL_TIM_IC_Start_IT+0xb4>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	223e      	movs	r2, #62	; 0x3e
 8003fae:	2102      	movs	r1, #2
 8003fb0:	5499      	strb	r1, [r3, r2]
 8003fb2:	e013      	b.n	8003fdc <HAL_TIM_IC_Start_IT+0xdc>
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	2b04      	cmp	r3, #4
 8003fb8:	d104      	bne.n	8003fc4 <HAL_TIM_IC_Start_IT+0xc4>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	223f      	movs	r2, #63	; 0x3f
 8003fbe:	2102      	movs	r1, #2
 8003fc0:	5499      	strb	r1, [r3, r2]
 8003fc2:	e00b      	b.n	8003fdc <HAL_TIM_IC_Start_IT+0xdc>
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	2b08      	cmp	r3, #8
 8003fc8:	d104      	bne.n	8003fd4 <HAL_TIM_IC_Start_IT+0xd4>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2240      	movs	r2, #64	; 0x40
 8003fce:	2102      	movs	r1, #2
 8003fd0:	5499      	strb	r1, [r3, r2]
 8003fd2:	e003      	b.n	8003fdc <HAL_TIM_IC_Start_IT+0xdc>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2241      	movs	r2, #65	; 0x41
 8003fd8:	2102      	movs	r1, #2
 8003fda:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d104      	bne.n	8003fec <HAL_TIM_IC_Start_IT+0xec>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2242      	movs	r2, #66	; 0x42
 8003fe6:	2102      	movs	r1, #2
 8003fe8:	5499      	strb	r1, [r3, r2]
 8003fea:	e013      	b.n	8004014 <HAL_TIM_IC_Start_IT+0x114>
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	2b04      	cmp	r3, #4
 8003ff0:	d104      	bne.n	8003ffc <HAL_TIM_IC_Start_IT+0xfc>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2243      	movs	r2, #67	; 0x43
 8003ff6:	2102      	movs	r1, #2
 8003ff8:	5499      	strb	r1, [r3, r2]
 8003ffa:	e00b      	b.n	8004014 <HAL_TIM_IC_Start_IT+0x114>
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	2b08      	cmp	r3, #8
 8004000:	d104      	bne.n	800400c <HAL_TIM_IC_Start_IT+0x10c>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2244      	movs	r2, #68	; 0x44
 8004006:	2102      	movs	r1, #2
 8004008:	5499      	strb	r1, [r3, r2]
 800400a:	e003      	b.n	8004014 <HAL_TIM_IC_Start_IT+0x114>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2245      	movs	r2, #69	; 0x45
 8004010:	2102      	movs	r1, #2
 8004012:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	2b0c      	cmp	r3, #12
 8004018:	d02a      	beq.n	8004070 <HAL_TIM_IC_Start_IT+0x170>
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	2b0c      	cmp	r3, #12
 800401e:	d830      	bhi.n	8004082 <HAL_TIM_IC_Start_IT+0x182>
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	2b08      	cmp	r3, #8
 8004024:	d01b      	beq.n	800405e <HAL_TIM_IC_Start_IT+0x15e>
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	2b08      	cmp	r3, #8
 800402a:	d82a      	bhi.n	8004082 <HAL_TIM_IC_Start_IT+0x182>
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d003      	beq.n	800403a <HAL_TIM_IC_Start_IT+0x13a>
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	2b04      	cmp	r3, #4
 8004036:	d009      	beq.n	800404c <HAL_TIM_IC_Start_IT+0x14c>
 8004038:	e023      	b.n	8004082 <HAL_TIM_IC_Start_IT+0x182>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	68da      	ldr	r2, [r3, #12]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	2102      	movs	r1, #2
 8004046:	430a      	orrs	r2, r1
 8004048:	60da      	str	r2, [r3, #12]
      break;
 800404a:	e01f      	b.n	800408c <HAL_TIM_IC_Start_IT+0x18c>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	68da      	ldr	r2, [r3, #12]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	2104      	movs	r1, #4
 8004058:	430a      	orrs	r2, r1
 800405a:	60da      	str	r2, [r3, #12]
      break;
 800405c:	e016      	b.n	800408c <HAL_TIM_IC_Start_IT+0x18c>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	68da      	ldr	r2, [r3, #12]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	2108      	movs	r1, #8
 800406a:	430a      	orrs	r2, r1
 800406c:	60da      	str	r2, [r3, #12]
      break;
 800406e:	e00d      	b.n	800408c <HAL_TIM_IC_Start_IT+0x18c>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	68da      	ldr	r2, [r3, #12]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	2110      	movs	r1, #16
 800407c:	430a      	orrs	r2, r1
 800407e:	60da      	str	r2, [r3, #12]
      break;
 8004080:	e004      	b.n	800408c <HAL_TIM_IC_Start_IT+0x18c>
    }

    default:
      status = HAL_ERROR;
 8004082:	230f      	movs	r3, #15
 8004084:	18fb      	adds	r3, r7, r3
 8004086:	2201      	movs	r2, #1
 8004088:	701a      	strb	r2, [r3, #0]
      break;
 800408a:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 800408c:	230f      	movs	r3, #15
 800408e:	18fb      	adds	r3, r7, r3
 8004090:	781b      	ldrb	r3, [r3, #0]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d130      	bne.n	80040f8 <HAL_TIM_IC_Start_IT+0x1f8>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	6839      	ldr	r1, [r7, #0]
 800409c:	2201      	movs	r2, #1
 800409e:	0018      	movs	r0, r3
 80040a0:	f000 fbc6 	bl	8004830 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a17      	ldr	r2, [pc, #92]	; (8004108 <HAL_TIM_IC_Start_IT+0x208>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d00a      	beq.n	80040c4 <HAL_TIM_IC_Start_IT+0x1c4>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	2380      	movs	r3, #128	; 0x80
 80040b4:	05db      	lsls	r3, r3, #23
 80040b6:	429a      	cmp	r2, r3
 80040b8:	d004      	beq.n	80040c4 <HAL_TIM_IC_Start_IT+0x1c4>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4a13      	ldr	r2, [pc, #76]	; (800410c <HAL_TIM_IC_Start_IT+0x20c>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d111      	bne.n	80040e8 <HAL_TIM_IC_Start_IT+0x1e8>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	2207      	movs	r2, #7
 80040cc:	4013      	ands	r3, r2
 80040ce:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	2b06      	cmp	r3, #6
 80040d4:	d010      	beq.n	80040f8 <HAL_TIM_IC_Start_IT+0x1f8>
      {
        __HAL_TIM_ENABLE(htim);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	2101      	movs	r1, #1
 80040e2:	430a      	orrs	r2, r1
 80040e4:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040e6:	e007      	b.n	80040f8 <HAL_TIM_IC_Start_IT+0x1f8>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	681a      	ldr	r2, [r3, #0]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	2101      	movs	r1, #1
 80040f4:	430a      	orrs	r2, r1
 80040f6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80040f8:	230f      	movs	r3, #15
 80040fa:	18fb      	adds	r3, r7, r3
 80040fc:	781b      	ldrb	r3, [r3, #0]
}
 80040fe:	0018      	movs	r0, r3
 8004100:	46bd      	mov	sp, r7
 8004102:	b004      	add	sp, #16
 8004104:	bd80      	pop	{r7, pc}
 8004106:	46c0      	nop			; (mov r8, r8)
 8004108:	40012c00 	.word	0x40012c00
 800410c:	40000400 	.word	0x40000400

08004110 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b086      	sub	sp, #24
 8004114:	af00      	add	r7, sp, #0
 8004116:	60f8      	str	r0, [r7, #12]
 8004118:	60b9      	str	r1, [r7, #8]
 800411a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800411c:	2317      	movs	r3, #23
 800411e:	18fb      	adds	r3, r7, r3
 8004120:	2200      	movs	r2, #0
 8004122:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	223c      	movs	r2, #60	; 0x3c
 8004128:	5c9b      	ldrb	r3, [r3, r2]
 800412a:	2b01      	cmp	r3, #1
 800412c:	d101      	bne.n	8004132 <HAL_TIM_IC_ConfigChannel+0x22>
 800412e:	2302      	movs	r3, #2
 8004130:	e08c      	b.n	800424c <HAL_TIM_IC_ConfigChannel+0x13c>
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	223c      	movs	r2, #60	; 0x3c
 8004136:	2101      	movs	r1, #1
 8004138:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d11b      	bne.n	8004178 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	6818      	ldr	r0, [r3, #0]
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	6819      	ldr	r1, [r3, #0]
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	685a      	ldr	r2, [r3, #4]
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	68db      	ldr	r3, [r3, #12]
 8004150:	f000 f9d0 	bl	80044f4 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	699a      	ldr	r2, [r3, #24]
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	210c      	movs	r1, #12
 8004160:	438a      	bics	r2, r1
 8004162:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	6999      	ldr	r1, [r3, #24]
 800416a:	68bb      	ldr	r3, [r7, #8]
 800416c:	689a      	ldr	r2, [r3, #8]
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	430a      	orrs	r2, r1
 8004174:	619a      	str	r2, [r3, #24]
 8004176:	e062      	b.n	800423e <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2b04      	cmp	r3, #4
 800417c:	d11c      	bne.n	80041b8 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	6818      	ldr	r0, [r3, #0]
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	6819      	ldr	r1, [r3, #0]
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	685a      	ldr	r2, [r3, #4]
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	68db      	ldr	r3, [r3, #12]
 800418e:	f000 fa35 	bl	80045fc <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	699a      	ldr	r2, [r3, #24]
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	492d      	ldr	r1, [pc, #180]	; (8004254 <HAL_TIM_IC_ConfigChannel+0x144>)
 800419e:	400a      	ands	r2, r1
 80041a0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	6999      	ldr	r1, [r3, #24]
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	021a      	lsls	r2, r3, #8
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	430a      	orrs	r2, r1
 80041b4:	619a      	str	r2, [r3, #24]
 80041b6:	e042      	b.n	800423e <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_3)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2b08      	cmp	r3, #8
 80041bc:	d11b      	bne.n	80041f6 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	6818      	ldr	r0, [r3, #0]
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	6819      	ldr	r1, [r3, #0]
 80041c6:	68bb      	ldr	r3, [r7, #8]
 80041c8:	685a      	ldr	r2, [r3, #4]
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	68db      	ldr	r3, [r3, #12]
 80041ce:	f000 fa89 	bl	80046e4 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	69da      	ldr	r2, [r3, #28]
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	210c      	movs	r1, #12
 80041de:	438a      	bics	r2, r1
 80041e0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	69d9      	ldr	r1, [r3, #28]
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	689a      	ldr	r2, [r3, #8]
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	430a      	orrs	r2, r1
 80041f2:	61da      	str	r2, [r3, #28]
 80041f4:	e023      	b.n	800423e <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_4)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2b0c      	cmp	r3, #12
 80041fa:	d11c      	bne.n	8004236 <HAL_TIM_IC_ConfigChannel+0x126>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	6818      	ldr	r0, [r3, #0]
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	6819      	ldr	r1, [r3, #0]
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	685a      	ldr	r2, [r3, #4]
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	68db      	ldr	r3, [r3, #12]
 800420c:	f000 faaa 	bl	8004764 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	69da      	ldr	r2, [r3, #28]
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	490e      	ldr	r1, [pc, #56]	; (8004254 <HAL_TIM_IC_ConfigChannel+0x144>)
 800421c:	400a      	ands	r2, r1
 800421e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	69d9      	ldr	r1, [r3, #28]
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	021a      	lsls	r2, r3, #8
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	430a      	orrs	r2, r1
 8004232:	61da      	str	r2, [r3, #28]
 8004234:	e003      	b.n	800423e <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else
  {
    status = HAL_ERROR;
 8004236:	2317      	movs	r3, #23
 8004238:	18fb      	adds	r3, r7, r3
 800423a:	2201      	movs	r2, #1
 800423c:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(htim);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	223c      	movs	r2, #60	; 0x3c
 8004242:	2100      	movs	r1, #0
 8004244:	5499      	strb	r1, [r3, r2]

  return status;
 8004246:	2317      	movs	r3, #23
 8004248:	18fb      	adds	r3, r7, r3
 800424a:	781b      	ldrb	r3, [r3, #0]
}
 800424c:	0018      	movs	r0, r3
 800424e:	46bd      	mov	sp, r7
 8004250:	b006      	add	sp, #24
 8004252:	bd80      	pop	{r7, pc}
 8004254:	fffff3ff 	.word	0xfffff3ff

08004258 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b082      	sub	sp, #8
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
 8004260:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	223c      	movs	r2, #60	; 0x3c
 8004266:	5c9b      	ldrb	r3, [r3, r2]
 8004268:	2b01      	cmp	r3, #1
 800426a:	d101      	bne.n	8004270 <HAL_TIM_SlaveConfigSynchro+0x18>
 800426c:	2302      	movs	r3, #2
 800426e:	e032      	b.n	80042d6 <HAL_TIM_SlaveConfigSynchro+0x7e>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	223c      	movs	r2, #60	; 0x3c
 8004274:	2101      	movs	r1, #1
 8004276:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	223d      	movs	r2, #61	; 0x3d
 800427c:	2102      	movs	r1, #2
 800427e:	5499      	strb	r1, [r3, r2]

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8004280:	683a      	ldr	r2, [r7, #0]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	0011      	movs	r1, r2
 8004286:	0018      	movs	r0, r3
 8004288:	f000 f8a2 	bl	80043d0 <TIM_SlaveTimer_SetConfig>
 800428c:	1e03      	subs	r3, r0, #0
 800428e:	d009      	beq.n	80042a4 <HAL_TIM_SlaveConfigSynchro+0x4c>
  {
    htim->State = HAL_TIM_STATE_READY;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	223d      	movs	r2, #61	; 0x3d
 8004294:	2101      	movs	r1, #1
 8004296:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(htim);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	223c      	movs	r2, #60	; 0x3c
 800429c:	2100      	movs	r1, #0
 800429e:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	e018      	b.n	80042d6 <HAL_TIM_SlaveConfigSynchro+0x7e>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	68da      	ldr	r2, [r3, #12]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	2140      	movs	r1, #64	; 0x40
 80042b0:	438a      	bics	r2, r1
 80042b2:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	68da      	ldr	r2, [r3, #12]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4908      	ldr	r1, [pc, #32]	; (80042e0 <HAL_TIM_SlaveConfigSynchro+0x88>)
 80042c0:	400a      	ands	r2, r1
 80042c2:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	223d      	movs	r2, #61	; 0x3d
 80042c8:	2101      	movs	r1, #1
 80042ca:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	223c      	movs	r2, #60	; 0x3c
 80042d0:	2100      	movs	r1, #0
 80042d2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80042d4:	2300      	movs	r3, #0
}
 80042d6:	0018      	movs	r0, r3
 80042d8:	46bd      	mov	sp, r7
 80042da:	b002      	add	sp, #8
 80042dc:	bd80      	pop	{r7, pc}
 80042de:	46c0      	nop			; (mov r8, r8)
 80042e0:	ffffbfff 	.word	0xffffbfff

080042e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b084      	sub	sp, #16
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 80042ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	4a30      	ldr	r2, [pc, #192]	; (80043b8 <TIM_Base_SetConfig+0xd4>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d008      	beq.n	800430e <TIM_Base_SetConfig+0x2a>
 80042fc:	687a      	ldr	r2, [r7, #4]
 80042fe:	2380      	movs	r3, #128	; 0x80
 8004300:	05db      	lsls	r3, r3, #23
 8004302:	429a      	cmp	r2, r3
 8004304:	d003      	beq.n	800430e <TIM_Base_SetConfig+0x2a>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	4a2c      	ldr	r2, [pc, #176]	; (80043bc <TIM_Base_SetConfig+0xd8>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d108      	bne.n	8004320 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2270      	movs	r2, #112	; 0x70
 8004312:	4393      	bics	r3, r2
 8004314:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	68fa      	ldr	r2, [r7, #12]
 800431c:	4313      	orrs	r3, r2
 800431e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	4a25      	ldr	r2, [pc, #148]	; (80043b8 <TIM_Base_SetConfig+0xd4>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d014      	beq.n	8004352 <TIM_Base_SetConfig+0x6e>
 8004328:	687a      	ldr	r2, [r7, #4]
 800432a:	2380      	movs	r3, #128	; 0x80
 800432c:	05db      	lsls	r3, r3, #23
 800432e:	429a      	cmp	r2, r3
 8004330:	d00f      	beq.n	8004352 <TIM_Base_SetConfig+0x6e>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	4a21      	ldr	r2, [pc, #132]	; (80043bc <TIM_Base_SetConfig+0xd8>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d00b      	beq.n	8004352 <TIM_Base_SetConfig+0x6e>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	4a20      	ldr	r2, [pc, #128]	; (80043c0 <TIM_Base_SetConfig+0xdc>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d007      	beq.n	8004352 <TIM_Base_SetConfig+0x6e>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	4a1f      	ldr	r2, [pc, #124]	; (80043c4 <TIM_Base_SetConfig+0xe0>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d003      	beq.n	8004352 <TIM_Base_SetConfig+0x6e>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	4a1e      	ldr	r2, [pc, #120]	; (80043c8 <TIM_Base_SetConfig+0xe4>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d108      	bne.n	8004364 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	4a1d      	ldr	r2, [pc, #116]	; (80043cc <TIM_Base_SetConfig+0xe8>)
 8004356:	4013      	ands	r3, r2
 8004358:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	68db      	ldr	r3, [r3, #12]
 800435e:	68fa      	ldr	r2, [r7, #12]
 8004360:	4313      	orrs	r3, r2
 8004362:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2280      	movs	r2, #128	; 0x80
 8004368:	4393      	bics	r3, r2
 800436a:	001a      	movs	r2, r3
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	695b      	ldr	r3, [r3, #20]
 8004370:	4313      	orrs	r3, r2
 8004372:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	68fa      	ldr	r2, [r7, #12]
 8004378:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	689a      	ldr	r2, [r3, #8]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	4a0a      	ldr	r2, [pc, #40]	; (80043b8 <TIM_Base_SetConfig+0xd4>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d007      	beq.n	80043a2 <TIM_Base_SetConfig+0xbe>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	4a0b      	ldr	r2, [pc, #44]	; (80043c4 <TIM_Base_SetConfig+0xe0>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d003      	beq.n	80043a2 <TIM_Base_SetConfig+0xbe>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	4a0a      	ldr	r2, [pc, #40]	; (80043c8 <TIM_Base_SetConfig+0xe4>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d103      	bne.n	80043aa <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	691a      	ldr	r2, [r3, #16]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2201      	movs	r2, #1
 80043ae:	615a      	str	r2, [r3, #20]
}
 80043b0:	46c0      	nop			; (mov r8, r8)
 80043b2:	46bd      	mov	sp, r7
 80043b4:	b004      	add	sp, #16
 80043b6:	bd80      	pop	{r7, pc}
 80043b8:	40012c00 	.word	0x40012c00
 80043bc:	40000400 	.word	0x40000400
 80043c0:	40002000 	.word	0x40002000
 80043c4:	40014400 	.word	0x40014400
 80043c8:	40014800 	.word	0x40014800
 80043cc:	fffffcff 	.word	0xfffffcff

080043d0 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b086      	sub	sp, #24
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
 80043d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80043da:	2317      	movs	r3, #23
 80043dc:	18fb      	adds	r3, r7, r3
 80043de:	2200      	movs	r2, #0
 80043e0:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	689b      	ldr	r3, [r3, #8]
 80043e8:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	2270      	movs	r2, #112	; 0x70
 80043ee:	4393      	bics	r3, r2
 80043f0:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	693a      	ldr	r2, [r7, #16]
 80043f8:	4313      	orrs	r3, r2
 80043fa:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	2207      	movs	r2, #7
 8004400:	4393      	bics	r3, r2
 8004402:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	693a      	ldr	r2, [r7, #16]
 800440a:	4313      	orrs	r3, r2
 800440c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	693a      	ldr	r2, [r7, #16]
 8004414:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	2b70      	cmp	r3, #112	; 0x70
 800441c:	d015      	beq.n	800444a <TIM_SlaveTimer_SetConfig+0x7a>
 800441e:	d900      	bls.n	8004422 <TIM_SlaveTimer_SetConfig+0x52>
 8004420:	e05b      	b.n	80044da <TIM_SlaveTimer_SetConfig+0x10a>
 8004422:	2b60      	cmp	r3, #96	; 0x60
 8004424:	d04f      	beq.n	80044c6 <TIM_SlaveTimer_SetConfig+0xf6>
 8004426:	d858      	bhi.n	80044da <TIM_SlaveTimer_SetConfig+0x10a>
 8004428:	2b50      	cmp	r3, #80	; 0x50
 800442a:	d042      	beq.n	80044b2 <TIM_SlaveTimer_SetConfig+0xe2>
 800442c:	d855      	bhi.n	80044da <TIM_SlaveTimer_SetConfig+0x10a>
 800442e:	2b40      	cmp	r3, #64	; 0x40
 8004430:	d016      	beq.n	8004460 <TIM_SlaveTimer_SetConfig+0x90>
 8004432:	d852      	bhi.n	80044da <TIM_SlaveTimer_SetConfig+0x10a>
 8004434:	2b30      	cmp	r3, #48	; 0x30
 8004436:	d055      	beq.n	80044e4 <TIM_SlaveTimer_SetConfig+0x114>
 8004438:	d84f      	bhi.n	80044da <TIM_SlaveTimer_SetConfig+0x10a>
 800443a:	2b20      	cmp	r3, #32
 800443c:	d052      	beq.n	80044e4 <TIM_SlaveTimer_SetConfig+0x114>
 800443e:	d84c      	bhi.n	80044da <TIM_SlaveTimer_SetConfig+0x10a>
 8004440:	2b00      	cmp	r3, #0
 8004442:	d04f      	beq.n	80044e4 <TIM_SlaveTimer_SetConfig+0x114>
 8004444:	2b10      	cmp	r3, #16
 8004446:	d04d      	beq.n	80044e4 <TIM_SlaveTimer_SetConfig+0x114>
 8004448:	e047      	b.n	80044da <TIM_SlaveTimer_SetConfig+0x10a>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6818      	ldr	r0, [r3, #0]
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	68d9      	ldr	r1, [r3, #12]
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	689a      	ldr	r2, [r3, #8]
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	691b      	ldr	r3, [r3, #16]
 800445a:	f000 f9c9 	bl	80047f0 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 800445e:	e042      	b.n	80044e6 <TIM_SlaveTimer_SetConfig+0x116>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	2b05      	cmp	r3, #5
 8004466:	d101      	bne.n	800446c <TIM_SlaveTimer_SetConfig+0x9c>
      {
        return HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	e03f      	b.n	80044ec <TIM_SlaveTimer_SetConfig+0x11c>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	6a1b      	ldr	r3, [r3, #32]
 8004472:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	6a1a      	ldr	r2, [r3, #32]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	2101      	movs	r1, #1
 8004480:	438a      	bics	r2, r1
 8004482:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	699b      	ldr	r3, [r3, #24]
 800448a:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800448c:	68bb      	ldr	r3, [r7, #8]
 800448e:	22f0      	movs	r2, #240	; 0xf0
 8004490:	4393      	bics	r3, r2
 8004492:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	691b      	ldr	r3, [r3, #16]
 8004498:	011b      	lsls	r3, r3, #4
 800449a:	68ba      	ldr	r2, [r7, #8]
 800449c:	4313      	orrs	r3, r2
 800449e:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	68ba      	ldr	r2, [r7, #8]
 80044a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	68fa      	ldr	r2, [r7, #12]
 80044ae:	621a      	str	r2, [r3, #32]
      break;
 80044b0:	e019      	b.n	80044e6 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6818      	ldr	r0, [r3, #0]
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	6899      	ldr	r1, [r3, #8]
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	691b      	ldr	r3, [r3, #16]
 80044be:	001a      	movs	r2, r3
 80044c0:	f000 f86e 	bl	80045a0 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 80044c4:	e00f      	b.n	80044e6 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6818      	ldr	r0, [r3, #0]
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	6899      	ldr	r1, [r3, #8]
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	691b      	ldr	r3, [r3, #16]
 80044d2:	001a      	movs	r2, r3
 80044d4:	f000 f8d4 	bl	8004680 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 80044d8:	e005      	b.n	80044e6 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80044da:	2317      	movs	r3, #23
 80044dc:	18fb      	adds	r3, r7, r3
 80044de:	2201      	movs	r2, #1
 80044e0:	701a      	strb	r2, [r3, #0]
      break;
 80044e2:	e000      	b.n	80044e6 <TIM_SlaveTimer_SetConfig+0x116>
      break;
 80044e4:	46c0      	nop			; (mov r8, r8)
  }

  return status;
 80044e6:	2317      	movs	r3, #23
 80044e8:	18fb      	adds	r3, r7, r3
 80044ea:	781b      	ldrb	r3, [r3, #0]
}
 80044ec:	0018      	movs	r0, r3
 80044ee:	46bd      	mov	sp, r7
 80044f0:	b006      	add	sp, #24
 80044f2:	bd80      	pop	{r7, pc}

080044f4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b086      	sub	sp, #24
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	60f8      	str	r0, [r7, #12]
 80044fc:	60b9      	str	r1, [r7, #8]
 80044fe:	607a      	str	r2, [r7, #4]
 8004500:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	6a1b      	ldr	r3, [r3, #32]
 8004506:	2201      	movs	r2, #1
 8004508:	4393      	bics	r3, r2
 800450a:	001a      	movs	r2, r3
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	699b      	ldr	r3, [r3, #24]
 8004514:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	6a1b      	ldr	r3, [r3, #32]
 800451a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	4a1e      	ldr	r2, [pc, #120]	; (8004598 <TIM_TI1_SetConfig+0xa4>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d008      	beq.n	8004536 <TIM_TI1_SetConfig+0x42>
 8004524:	68fa      	ldr	r2, [r7, #12]
 8004526:	2380      	movs	r3, #128	; 0x80
 8004528:	05db      	lsls	r3, r3, #23
 800452a:	429a      	cmp	r2, r3
 800452c:	d003      	beq.n	8004536 <TIM_TI1_SetConfig+0x42>
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	4a1a      	ldr	r2, [pc, #104]	; (800459c <TIM_TI1_SetConfig+0xa8>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d101      	bne.n	800453a <TIM_TI1_SetConfig+0x46>
 8004536:	2301      	movs	r3, #1
 8004538:	e000      	b.n	800453c <TIM_TI1_SetConfig+0x48>
 800453a:	2300      	movs	r3, #0
 800453c:	2b00      	cmp	r3, #0
 800453e:	d008      	beq.n	8004552 <TIM_TI1_SetConfig+0x5e>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004540:	697b      	ldr	r3, [r7, #20]
 8004542:	2203      	movs	r2, #3
 8004544:	4393      	bics	r3, r2
 8004546:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004548:	697a      	ldr	r2, [r7, #20]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	4313      	orrs	r3, r2
 800454e:	617b      	str	r3, [r7, #20]
 8004550:	e003      	b.n	800455a <TIM_TI1_SetConfig+0x66>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	2201      	movs	r2, #1
 8004556:	4313      	orrs	r3, r2
 8004558:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	22f0      	movs	r2, #240	; 0xf0
 800455e:	4393      	bics	r3, r2
 8004560:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	011b      	lsls	r3, r3, #4
 8004566:	22ff      	movs	r2, #255	; 0xff
 8004568:	4013      	ands	r3, r2
 800456a:	697a      	ldr	r2, [r7, #20]
 800456c:	4313      	orrs	r3, r2
 800456e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004570:	693b      	ldr	r3, [r7, #16]
 8004572:	220a      	movs	r2, #10
 8004574:	4393      	bics	r3, r2
 8004576:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	220a      	movs	r2, #10
 800457c:	4013      	ands	r3, r2
 800457e:	693a      	ldr	r2, [r7, #16]
 8004580:	4313      	orrs	r3, r2
 8004582:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	697a      	ldr	r2, [r7, #20]
 8004588:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	693a      	ldr	r2, [r7, #16]
 800458e:	621a      	str	r2, [r3, #32]
}
 8004590:	46c0      	nop			; (mov r8, r8)
 8004592:	46bd      	mov	sp, r7
 8004594:	b006      	add	sp, #24
 8004596:	bd80      	pop	{r7, pc}
 8004598:	40012c00 	.word	0x40012c00
 800459c:	40000400 	.word	0x40000400

080045a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b086      	sub	sp, #24
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	60f8      	str	r0, [r7, #12]
 80045a8:	60b9      	str	r1, [r7, #8]
 80045aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	6a1b      	ldr	r3, [r3, #32]
 80045b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	6a1b      	ldr	r3, [r3, #32]
 80045b6:	2201      	movs	r2, #1
 80045b8:	4393      	bics	r3, r2
 80045ba:	001a      	movs	r2, r3
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	699b      	ldr	r3, [r3, #24]
 80045c4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80045c6:	693b      	ldr	r3, [r7, #16]
 80045c8:	22f0      	movs	r2, #240	; 0xf0
 80045ca:	4393      	bics	r3, r2
 80045cc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	011b      	lsls	r3, r3, #4
 80045d2:	693a      	ldr	r2, [r7, #16]
 80045d4:	4313      	orrs	r3, r2
 80045d6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80045d8:	697b      	ldr	r3, [r7, #20]
 80045da:	220a      	movs	r2, #10
 80045dc:	4393      	bics	r3, r2
 80045de:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80045e0:	697a      	ldr	r2, [r7, #20]
 80045e2:	68bb      	ldr	r3, [r7, #8]
 80045e4:	4313      	orrs	r3, r2
 80045e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	693a      	ldr	r2, [r7, #16]
 80045ec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	697a      	ldr	r2, [r7, #20]
 80045f2:	621a      	str	r2, [r3, #32]
}
 80045f4:	46c0      	nop			; (mov r8, r8)
 80045f6:	46bd      	mov	sp, r7
 80045f8:	b006      	add	sp, #24
 80045fa:	bd80      	pop	{r7, pc}

080045fc <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b086      	sub	sp, #24
 8004600:	af00      	add	r7, sp, #0
 8004602:	60f8      	str	r0, [r7, #12]
 8004604:	60b9      	str	r1, [r7, #8]
 8004606:	607a      	str	r2, [r7, #4]
 8004608:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	6a1b      	ldr	r3, [r3, #32]
 800460e:	2210      	movs	r2, #16
 8004610:	4393      	bics	r3, r2
 8004612:	001a      	movs	r2, r3
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	699b      	ldr	r3, [r3, #24]
 800461c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	6a1b      	ldr	r3, [r3, #32]
 8004622:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	4a14      	ldr	r2, [pc, #80]	; (8004678 <TIM_TI2_SetConfig+0x7c>)
 8004628:	4013      	ands	r3, r2
 800462a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	021b      	lsls	r3, r3, #8
 8004630:	697a      	ldr	r2, [r7, #20]
 8004632:	4313      	orrs	r3, r2
 8004634:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	4a10      	ldr	r2, [pc, #64]	; (800467c <TIM_TI2_SetConfig+0x80>)
 800463a:	4013      	ands	r3, r2
 800463c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	031b      	lsls	r3, r3, #12
 8004642:	041b      	lsls	r3, r3, #16
 8004644:	0c1b      	lsrs	r3, r3, #16
 8004646:	697a      	ldr	r2, [r7, #20]
 8004648:	4313      	orrs	r3, r2
 800464a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800464c:	693b      	ldr	r3, [r7, #16]
 800464e:	22a0      	movs	r2, #160	; 0xa0
 8004650:	4393      	bics	r3, r2
 8004652:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	011b      	lsls	r3, r3, #4
 8004658:	22a0      	movs	r2, #160	; 0xa0
 800465a:	4013      	ands	r3, r2
 800465c:	693a      	ldr	r2, [r7, #16]
 800465e:	4313      	orrs	r3, r2
 8004660:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	697a      	ldr	r2, [r7, #20]
 8004666:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	693a      	ldr	r2, [r7, #16]
 800466c:	621a      	str	r2, [r3, #32]
}
 800466e:	46c0      	nop			; (mov r8, r8)
 8004670:	46bd      	mov	sp, r7
 8004672:	b006      	add	sp, #24
 8004674:	bd80      	pop	{r7, pc}
 8004676:	46c0      	nop			; (mov r8, r8)
 8004678:	fffffcff 	.word	0xfffffcff
 800467c:	ffff0fff 	.word	0xffff0fff

08004680 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b086      	sub	sp, #24
 8004684:	af00      	add	r7, sp, #0
 8004686:	60f8      	str	r0, [r7, #12]
 8004688:	60b9      	str	r1, [r7, #8]
 800468a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	6a1b      	ldr	r3, [r3, #32]
 8004690:	2210      	movs	r2, #16
 8004692:	4393      	bics	r3, r2
 8004694:	001a      	movs	r2, r3
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	699b      	ldr	r3, [r3, #24]
 800469e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	6a1b      	ldr	r3, [r3, #32]
 80046a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80046a6:	697b      	ldr	r3, [r7, #20]
 80046a8:	4a0d      	ldr	r2, [pc, #52]	; (80046e0 <TIM_TI2_ConfigInputStage+0x60>)
 80046aa:	4013      	ands	r3, r2
 80046ac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	031b      	lsls	r3, r3, #12
 80046b2:	697a      	ldr	r2, [r7, #20]
 80046b4:	4313      	orrs	r3, r2
 80046b6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80046b8:	693b      	ldr	r3, [r7, #16]
 80046ba:	22a0      	movs	r2, #160	; 0xa0
 80046bc:	4393      	bics	r3, r2
 80046be:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	011b      	lsls	r3, r3, #4
 80046c4:	693a      	ldr	r2, [r7, #16]
 80046c6:	4313      	orrs	r3, r2
 80046c8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	697a      	ldr	r2, [r7, #20]
 80046ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	693a      	ldr	r2, [r7, #16]
 80046d4:	621a      	str	r2, [r3, #32]
}
 80046d6:	46c0      	nop			; (mov r8, r8)
 80046d8:	46bd      	mov	sp, r7
 80046da:	b006      	add	sp, #24
 80046dc:	bd80      	pop	{r7, pc}
 80046de:	46c0      	nop			; (mov r8, r8)
 80046e0:	ffff0fff 	.word	0xffff0fff

080046e4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b086      	sub	sp, #24
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	60f8      	str	r0, [r7, #12]
 80046ec:	60b9      	str	r1, [r7, #8]
 80046ee:	607a      	str	r2, [r7, #4]
 80046f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	6a1b      	ldr	r3, [r3, #32]
 80046f6:	4a19      	ldr	r2, [pc, #100]	; (800475c <TIM_TI3_SetConfig+0x78>)
 80046f8:	401a      	ands	r2, r3
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	69db      	ldr	r3, [r3, #28]
 8004702:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	6a1b      	ldr	r3, [r3, #32]
 8004708:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	2203      	movs	r2, #3
 800470e:	4393      	bics	r3, r2
 8004710:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8004712:	697a      	ldr	r2, [r7, #20]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	4313      	orrs	r3, r2
 8004718:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	22f0      	movs	r2, #240	; 0xf0
 800471e:	4393      	bics	r3, r2
 8004720:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	011b      	lsls	r3, r3, #4
 8004726:	22ff      	movs	r2, #255	; 0xff
 8004728:	4013      	ands	r3, r2
 800472a:	697a      	ldr	r2, [r7, #20]
 800472c:	4313      	orrs	r3, r2
 800472e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004730:	693b      	ldr	r3, [r7, #16]
 8004732:	4a0b      	ldr	r2, [pc, #44]	; (8004760 <TIM_TI3_SetConfig+0x7c>)
 8004734:	4013      	ands	r3, r2
 8004736:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	021a      	lsls	r2, r3, #8
 800473c:	23a0      	movs	r3, #160	; 0xa0
 800473e:	011b      	lsls	r3, r3, #4
 8004740:	4013      	ands	r3, r2
 8004742:	693a      	ldr	r2, [r7, #16]
 8004744:	4313      	orrs	r3, r2
 8004746:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	697a      	ldr	r2, [r7, #20]
 800474c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	693a      	ldr	r2, [r7, #16]
 8004752:	621a      	str	r2, [r3, #32]
}
 8004754:	46c0      	nop			; (mov r8, r8)
 8004756:	46bd      	mov	sp, r7
 8004758:	b006      	add	sp, #24
 800475a:	bd80      	pop	{r7, pc}
 800475c:	fffffeff 	.word	0xfffffeff
 8004760:	fffff5ff 	.word	0xfffff5ff

08004764 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b086      	sub	sp, #24
 8004768:	af00      	add	r7, sp, #0
 800476a:	60f8      	str	r0, [r7, #12]
 800476c:	60b9      	str	r1, [r7, #8]
 800476e:	607a      	str	r2, [r7, #4]
 8004770:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	6a1b      	ldr	r3, [r3, #32]
 8004776:	4a1a      	ldr	r2, [pc, #104]	; (80047e0 <TIM_TI4_SetConfig+0x7c>)
 8004778:	401a      	ands	r2, r3
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	69db      	ldr	r3, [r3, #28]
 8004782:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	6a1b      	ldr	r3, [r3, #32]
 8004788:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800478a:	697b      	ldr	r3, [r7, #20]
 800478c:	4a15      	ldr	r2, [pc, #84]	; (80047e4 <TIM_TI4_SetConfig+0x80>)
 800478e:	4013      	ands	r3, r2
 8004790:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	021b      	lsls	r3, r3, #8
 8004796:	697a      	ldr	r2, [r7, #20]
 8004798:	4313      	orrs	r3, r2
 800479a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800479c:	697b      	ldr	r3, [r7, #20]
 800479e:	4a12      	ldr	r2, [pc, #72]	; (80047e8 <TIM_TI4_SetConfig+0x84>)
 80047a0:	4013      	ands	r3, r2
 80047a2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	031b      	lsls	r3, r3, #12
 80047a8:	041b      	lsls	r3, r3, #16
 80047aa:	0c1b      	lsrs	r3, r3, #16
 80047ac:	697a      	ldr	r2, [r7, #20]
 80047ae:	4313      	orrs	r3, r2
 80047b0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	4a0d      	ldr	r2, [pc, #52]	; (80047ec <TIM_TI4_SetConfig+0x88>)
 80047b6:	4013      	ands	r3, r2
 80047b8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	031a      	lsls	r2, r3, #12
 80047be:	23a0      	movs	r3, #160	; 0xa0
 80047c0:	021b      	lsls	r3, r3, #8
 80047c2:	4013      	ands	r3, r2
 80047c4:	693a      	ldr	r2, [r7, #16]
 80047c6:	4313      	orrs	r3, r2
 80047c8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	697a      	ldr	r2, [r7, #20]
 80047ce:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	693a      	ldr	r2, [r7, #16]
 80047d4:	621a      	str	r2, [r3, #32]
}
 80047d6:	46c0      	nop			; (mov r8, r8)
 80047d8:	46bd      	mov	sp, r7
 80047da:	b006      	add	sp, #24
 80047dc:	bd80      	pop	{r7, pc}
 80047de:	46c0      	nop			; (mov r8, r8)
 80047e0:	ffffefff 	.word	0xffffefff
 80047e4:	fffffcff 	.word	0xfffffcff
 80047e8:	ffff0fff 	.word	0xffff0fff
 80047ec:	ffff5fff 	.word	0xffff5fff

080047f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b086      	sub	sp, #24
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	60f8      	str	r0, [r7, #12]
 80047f8:	60b9      	str	r1, [r7, #8]
 80047fa:	607a      	str	r2, [r7, #4]
 80047fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	689b      	ldr	r3, [r3, #8]
 8004802:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	4a09      	ldr	r2, [pc, #36]	; (800482c <TIM_ETR_SetConfig+0x3c>)
 8004808:	4013      	ands	r3, r2
 800480a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	021a      	lsls	r2, r3, #8
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	431a      	orrs	r2, r3
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	4313      	orrs	r3, r2
 8004818:	697a      	ldr	r2, [r7, #20]
 800481a:	4313      	orrs	r3, r2
 800481c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	697a      	ldr	r2, [r7, #20]
 8004822:	609a      	str	r2, [r3, #8]
}
 8004824:	46c0      	nop			; (mov r8, r8)
 8004826:	46bd      	mov	sp, r7
 8004828:	b006      	add	sp, #24
 800482a:	bd80      	pop	{r7, pc}
 800482c:	ffff00ff 	.word	0xffff00ff

08004830 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b086      	sub	sp, #24
 8004834:	af00      	add	r7, sp, #0
 8004836:	60f8      	str	r0, [r7, #12]
 8004838:	60b9      	str	r1, [r7, #8]
 800483a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	221f      	movs	r2, #31
 8004840:	4013      	ands	r3, r2
 8004842:	2201      	movs	r2, #1
 8004844:	409a      	lsls	r2, r3
 8004846:	0013      	movs	r3, r2
 8004848:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	6a1b      	ldr	r3, [r3, #32]
 800484e:	697a      	ldr	r2, [r7, #20]
 8004850:	43d2      	mvns	r2, r2
 8004852:	401a      	ands	r2, r3
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	6a1a      	ldr	r2, [r3, #32]
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	211f      	movs	r1, #31
 8004860:	400b      	ands	r3, r1
 8004862:	6879      	ldr	r1, [r7, #4]
 8004864:	4099      	lsls	r1, r3
 8004866:	000b      	movs	r3, r1
 8004868:	431a      	orrs	r2, r3
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	621a      	str	r2, [r3, #32]
}
 800486e:	46c0      	nop			; (mov r8, r8)
 8004870:	46bd      	mov	sp, r7
 8004872:	b006      	add	sp, #24
 8004874:	bd80      	pop	{r7, pc}
	...

08004878 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b084      	sub	sp, #16
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
 8004880:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	223c      	movs	r2, #60	; 0x3c
 8004886:	5c9b      	ldrb	r3, [r3, r2]
 8004888:	2b01      	cmp	r3, #1
 800488a:	d101      	bne.n	8004890 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800488c:	2302      	movs	r3, #2
 800488e:	e042      	b.n	8004916 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	223c      	movs	r2, #60	; 0x3c
 8004894:	2101      	movs	r1, #1
 8004896:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	223d      	movs	r2, #61	; 0x3d
 800489c:	2102      	movs	r1, #2
 800489e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2270      	movs	r2, #112	; 0x70
 80048b4:	4393      	bics	r3, r2
 80048b6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	68fa      	ldr	r2, [r7, #12]
 80048be:	4313      	orrs	r3, r2
 80048c0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	68fa      	ldr	r2, [r7, #12]
 80048c8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a14      	ldr	r2, [pc, #80]	; (8004920 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d00a      	beq.n	80048ea <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	2380      	movs	r3, #128	; 0x80
 80048da:	05db      	lsls	r3, r3, #23
 80048dc:	429a      	cmp	r2, r3
 80048de:	d004      	beq.n	80048ea <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4a0f      	ldr	r2, [pc, #60]	; (8004924 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d10c      	bne.n	8004904 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80048ea:	68bb      	ldr	r3, [r7, #8]
 80048ec:	2280      	movs	r2, #128	; 0x80
 80048ee:	4393      	bics	r3, r2
 80048f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	68ba      	ldr	r2, [r7, #8]
 80048f8:	4313      	orrs	r3, r2
 80048fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	68ba      	ldr	r2, [r7, #8]
 8004902:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	223d      	movs	r2, #61	; 0x3d
 8004908:	2101      	movs	r1, #1
 800490a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	223c      	movs	r2, #60	; 0x3c
 8004910:	2100      	movs	r1, #0
 8004912:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004914:	2300      	movs	r3, #0
}
 8004916:	0018      	movs	r0, r3
 8004918:	46bd      	mov	sp, r7
 800491a:	b004      	add	sp, #16
 800491c:	bd80      	pop	{r7, pc}
 800491e:	46c0      	nop			; (mov r8, r8)
 8004920:	40012c00 	.word	0x40012c00
 8004924:	40000400 	.word	0x40000400

08004928 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b082      	sub	sp, #8
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d101      	bne.n	800493a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	e044      	b.n	80049c4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800493e:	2b00      	cmp	r3, #0
 8004940:	d107      	bne.n	8004952 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2274      	movs	r2, #116	; 0x74
 8004946:	2100      	movs	r1, #0
 8004948:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	0018      	movs	r0, r3
 800494e:	f7fd fae9 	bl	8001f24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2224      	movs	r2, #36	; 0x24
 8004956:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	2101      	movs	r1, #1
 8004964:	438a      	bics	r2, r1
 8004966:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	0018      	movs	r0, r3
 800496c:	f000 f830 	bl	80049d0 <UART_SetConfig>
 8004970:	0003      	movs	r3, r0
 8004972:	2b01      	cmp	r3, #1
 8004974:	d101      	bne.n	800497a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004976:	2301      	movs	r3, #1
 8004978:	e024      	b.n	80049c4 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800497e:	2b00      	cmp	r3, #0
 8004980:	d003      	beq.n	800498a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	0018      	movs	r0, r3
 8004986:	f000 f963 	bl	8004c50 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	685a      	ldr	r2, [r3, #4]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	490d      	ldr	r1, [pc, #52]	; (80049cc <HAL_UART_Init+0xa4>)
 8004996:	400a      	ands	r2, r1
 8004998:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	689a      	ldr	r2, [r3, #8]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	212a      	movs	r1, #42	; 0x2a
 80049a6:	438a      	bics	r2, r1
 80049a8:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	681a      	ldr	r2, [r3, #0]
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	2101      	movs	r1, #1
 80049b6:	430a      	orrs	r2, r1
 80049b8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	0018      	movs	r0, r3
 80049be:	f000 f9fb 	bl	8004db8 <UART_CheckIdleState>
 80049c2:	0003      	movs	r3, r0
}
 80049c4:	0018      	movs	r0, r3
 80049c6:	46bd      	mov	sp, r7
 80049c8:	b002      	add	sp, #8
 80049ca:	bd80      	pop	{r7, pc}
 80049cc:	ffffb7ff 	.word	0xffffb7ff

080049d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b088      	sub	sp, #32
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80049d8:	231e      	movs	r3, #30
 80049da:	18fb      	adds	r3, r7, r3
 80049dc:	2200      	movs	r2, #0
 80049de:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	689a      	ldr	r2, [r3, #8]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	691b      	ldr	r3, [r3, #16]
 80049e8:	431a      	orrs	r2, r3
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	695b      	ldr	r3, [r3, #20]
 80049ee:	431a      	orrs	r2, r3
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	69db      	ldr	r3, [r3, #28]
 80049f4:	4313      	orrs	r3, r2
 80049f6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4a8d      	ldr	r2, [pc, #564]	; (8004c34 <UART_SetConfig+0x264>)
 8004a00:	4013      	ands	r3, r2
 8004a02:	0019      	movs	r1, r3
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	697a      	ldr	r2, [r7, #20]
 8004a0a:	430a      	orrs	r2, r1
 8004a0c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	4a88      	ldr	r2, [pc, #544]	; (8004c38 <UART_SetConfig+0x268>)
 8004a16:	4013      	ands	r3, r2
 8004a18:	0019      	movs	r1, r3
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	68da      	ldr	r2, [r3, #12]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	430a      	orrs	r2, r1
 8004a24:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	699b      	ldr	r3, [r3, #24]
 8004a2a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6a1b      	ldr	r3, [r3, #32]
 8004a30:	697a      	ldr	r2, [r7, #20]
 8004a32:	4313      	orrs	r3, r2
 8004a34:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	689b      	ldr	r3, [r3, #8]
 8004a3c:	4a7f      	ldr	r2, [pc, #508]	; (8004c3c <UART_SetConfig+0x26c>)
 8004a3e:	4013      	ands	r3, r2
 8004a40:	0019      	movs	r1, r3
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	697a      	ldr	r2, [r7, #20]
 8004a48:	430a      	orrs	r2, r1
 8004a4a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a7b      	ldr	r2, [pc, #492]	; (8004c40 <UART_SetConfig+0x270>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d127      	bne.n	8004aa6 <UART_SetConfig+0xd6>
 8004a56:	4b7b      	ldr	r3, [pc, #492]	; (8004c44 <UART_SetConfig+0x274>)
 8004a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a5a:	2203      	movs	r2, #3
 8004a5c:	4013      	ands	r3, r2
 8004a5e:	2b03      	cmp	r3, #3
 8004a60:	d00d      	beq.n	8004a7e <UART_SetConfig+0xae>
 8004a62:	d81b      	bhi.n	8004a9c <UART_SetConfig+0xcc>
 8004a64:	2b02      	cmp	r3, #2
 8004a66:	d014      	beq.n	8004a92 <UART_SetConfig+0xc2>
 8004a68:	d818      	bhi.n	8004a9c <UART_SetConfig+0xcc>
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d002      	beq.n	8004a74 <UART_SetConfig+0xa4>
 8004a6e:	2b01      	cmp	r3, #1
 8004a70:	d00a      	beq.n	8004a88 <UART_SetConfig+0xb8>
 8004a72:	e013      	b.n	8004a9c <UART_SetConfig+0xcc>
 8004a74:	231f      	movs	r3, #31
 8004a76:	18fb      	adds	r3, r7, r3
 8004a78:	2200      	movs	r2, #0
 8004a7a:	701a      	strb	r2, [r3, #0]
 8004a7c:	e021      	b.n	8004ac2 <UART_SetConfig+0xf2>
 8004a7e:	231f      	movs	r3, #31
 8004a80:	18fb      	adds	r3, r7, r3
 8004a82:	2202      	movs	r2, #2
 8004a84:	701a      	strb	r2, [r3, #0]
 8004a86:	e01c      	b.n	8004ac2 <UART_SetConfig+0xf2>
 8004a88:	231f      	movs	r3, #31
 8004a8a:	18fb      	adds	r3, r7, r3
 8004a8c:	2204      	movs	r2, #4
 8004a8e:	701a      	strb	r2, [r3, #0]
 8004a90:	e017      	b.n	8004ac2 <UART_SetConfig+0xf2>
 8004a92:	231f      	movs	r3, #31
 8004a94:	18fb      	adds	r3, r7, r3
 8004a96:	2208      	movs	r2, #8
 8004a98:	701a      	strb	r2, [r3, #0]
 8004a9a:	e012      	b.n	8004ac2 <UART_SetConfig+0xf2>
 8004a9c:	231f      	movs	r3, #31
 8004a9e:	18fb      	adds	r3, r7, r3
 8004aa0:	2210      	movs	r2, #16
 8004aa2:	701a      	strb	r2, [r3, #0]
 8004aa4:	e00d      	b.n	8004ac2 <UART_SetConfig+0xf2>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	4a67      	ldr	r2, [pc, #412]	; (8004c48 <UART_SetConfig+0x278>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d104      	bne.n	8004aba <UART_SetConfig+0xea>
 8004ab0:	231f      	movs	r3, #31
 8004ab2:	18fb      	adds	r3, r7, r3
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	701a      	strb	r2, [r3, #0]
 8004ab8:	e003      	b.n	8004ac2 <UART_SetConfig+0xf2>
 8004aba:	231f      	movs	r3, #31
 8004abc:	18fb      	adds	r3, r7, r3
 8004abe:	2210      	movs	r2, #16
 8004ac0:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	69da      	ldr	r2, [r3, #28]
 8004ac6:	2380      	movs	r3, #128	; 0x80
 8004ac8:	021b      	lsls	r3, r3, #8
 8004aca:	429a      	cmp	r2, r3
 8004acc:	d15d      	bne.n	8004b8a <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 8004ace:	231f      	movs	r3, #31
 8004ad0:	18fb      	adds	r3, r7, r3
 8004ad2:	781b      	ldrb	r3, [r3, #0]
 8004ad4:	2b08      	cmp	r3, #8
 8004ad6:	d015      	beq.n	8004b04 <UART_SetConfig+0x134>
 8004ad8:	dc18      	bgt.n	8004b0c <UART_SetConfig+0x13c>
 8004ada:	2b04      	cmp	r3, #4
 8004adc:	d00d      	beq.n	8004afa <UART_SetConfig+0x12a>
 8004ade:	dc15      	bgt.n	8004b0c <UART_SetConfig+0x13c>
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d002      	beq.n	8004aea <UART_SetConfig+0x11a>
 8004ae4:	2b02      	cmp	r3, #2
 8004ae6:	d005      	beq.n	8004af4 <UART_SetConfig+0x124>
 8004ae8:	e010      	b.n	8004b0c <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004aea:	f7fe fff5 	bl	8003ad8 <HAL_RCC_GetPCLK1Freq>
 8004aee:	0003      	movs	r3, r0
 8004af0:	61bb      	str	r3, [r7, #24]
        break;
 8004af2:	e012      	b.n	8004b1a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004af4:	4b55      	ldr	r3, [pc, #340]	; (8004c4c <UART_SetConfig+0x27c>)
 8004af6:	61bb      	str	r3, [r7, #24]
        break;
 8004af8:	e00f      	b.n	8004b1a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004afa:	f7fe ff63 	bl	80039c4 <HAL_RCC_GetSysClockFreq>
 8004afe:	0003      	movs	r3, r0
 8004b00:	61bb      	str	r3, [r7, #24]
        break;
 8004b02:	e00a      	b.n	8004b1a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b04:	2380      	movs	r3, #128	; 0x80
 8004b06:	021b      	lsls	r3, r3, #8
 8004b08:	61bb      	str	r3, [r7, #24]
        break;
 8004b0a:	e006      	b.n	8004b1a <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004b10:	231e      	movs	r3, #30
 8004b12:	18fb      	adds	r3, r7, r3
 8004b14:	2201      	movs	r2, #1
 8004b16:	701a      	strb	r2, [r3, #0]
        break;
 8004b18:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004b1a:	69bb      	ldr	r3, [r7, #24]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d100      	bne.n	8004b22 <UART_SetConfig+0x152>
 8004b20:	e07b      	b.n	8004c1a <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004b22:	69bb      	ldr	r3, [r7, #24]
 8004b24:	005a      	lsls	r2, r3, #1
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	085b      	lsrs	r3, r3, #1
 8004b2c:	18d2      	adds	r2, r2, r3
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	0019      	movs	r1, r3
 8004b34:	0010      	movs	r0, r2
 8004b36:	f7fb fae7 	bl	8000108 <__udivsi3>
 8004b3a:	0003      	movs	r3, r0
 8004b3c:	b29b      	uxth	r3, r3
 8004b3e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b40:	693b      	ldr	r3, [r7, #16]
 8004b42:	2b0f      	cmp	r3, #15
 8004b44:	d91c      	bls.n	8004b80 <UART_SetConfig+0x1b0>
 8004b46:	693a      	ldr	r2, [r7, #16]
 8004b48:	2380      	movs	r3, #128	; 0x80
 8004b4a:	025b      	lsls	r3, r3, #9
 8004b4c:	429a      	cmp	r2, r3
 8004b4e:	d217      	bcs.n	8004b80 <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	b29a      	uxth	r2, r3
 8004b54:	200e      	movs	r0, #14
 8004b56:	183b      	adds	r3, r7, r0
 8004b58:	210f      	movs	r1, #15
 8004b5a:	438a      	bics	r2, r1
 8004b5c:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004b5e:	693b      	ldr	r3, [r7, #16]
 8004b60:	085b      	lsrs	r3, r3, #1
 8004b62:	b29b      	uxth	r3, r3
 8004b64:	2207      	movs	r2, #7
 8004b66:	4013      	ands	r3, r2
 8004b68:	b299      	uxth	r1, r3
 8004b6a:	183b      	adds	r3, r7, r0
 8004b6c:	183a      	adds	r2, r7, r0
 8004b6e:	8812      	ldrh	r2, [r2, #0]
 8004b70:	430a      	orrs	r2, r1
 8004b72:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	183a      	adds	r2, r7, r0
 8004b7a:	8812      	ldrh	r2, [r2, #0]
 8004b7c:	60da      	str	r2, [r3, #12]
 8004b7e:	e04c      	b.n	8004c1a <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8004b80:	231e      	movs	r3, #30
 8004b82:	18fb      	adds	r3, r7, r3
 8004b84:	2201      	movs	r2, #1
 8004b86:	701a      	strb	r2, [r3, #0]
 8004b88:	e047      	b.n	8004c1a <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004b8a:	231f      	movs	r3, #31
 8004b8c:	18fb      	adds	r3, r7, r3
 8004b8e:	781b      	ldrb	r3, [r3, #0]
 8004b90:	2b08      	cmp	r3, #8
 8004b92:	d015      	beq.n	8004bc0 <UART_SetConfig+0x1f0>
 8004b94:	dc18      	bgt.n	8004bc8 <UART_SetConfig+0x1f8>
 8004b96:	2b04      	cmp	r3, #4
 8004b98:	d00d      	beq.n	8004bb6 <UART_SetConfig+0x1e6>
 8004b9a:	dc15      	bgt.n	8004bc8 <UART_SetConfig+0x1f8>
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d002      	beq.n	8004ba6 <UART_SetConfig+0x1d6>
 8004ba0:	2b02      	cmp	r3, #2
 8004ba2:	d005      	beq.n	8004bb0 <UART_SetConfig+0x1e0>
 8004ba4:	e010      	b.n	8004bc8 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ba6:	f7fe ff97 	bl	8003ad8 <HAL_RCC_GetPCLK1Freq>
 8004baa:	0003      	movs	r3, r0
 8004bac:	61bb      	str	r3, [r7, #24]
        break;
 8004bae:	e012      	b.n	8004bd6 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004bb0:	4b26      	ldr	r3, [pc, #152]	; (8004c4c <UART_SetConfig+0x27c>)
 8004bb2:	61bb      	str	r3, [r7, #24]
        break;
 8004bb4:	e00f      	b.n	8004bd6 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004bb6:	f7fe ff05 	bl	80039c4 <HAL_RCC_GetSysClockFreq>
 8004bba:	0003      	movs	r3, r0
 8004bbc:	61bb      	str	r3, [r7, #24]
        break;
 8004bbe:	e00a      	b.n	8004bd6 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004bc0:	2380      	movs	r3, #128	; 0x80
 8004bc2:	021b      	lsls	r3, r3, #8
 8004bc4:	61bb      	str	r3, [r7, #24]
        break;
 8004bc6:	e006      	b.n	8004bd6 <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004bcc:	231e      	movs	r3, #30
 8004bce:	18fb      	adds	r3, r7, r3
 8004bd0:	2201      	movs	r2, #1
 8004bd2:	701a      	strb	r2, [r3, #0]
        break;
 8004bd4:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004bd6:	69bb      	ldr	r3, [r7, #24]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d01e      	beq.n	8004c1a <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	085a      	lsrs	r2, r3, #1
 8004be2:	69bb      	ldr	r3, [r7, #24]
 8004be4:	18d2      	adds	r2, r2, r3
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	0019      	movs	r1, r3
 8004bec:	0010      	movs	r0, r2
 8004bee:	f7fb fa8b 	bl	8000108 <__udivsi3>
 8004bf2:	0003      	movs	r3, r0
 8004bf4:	b29b      	uxth	r3, r3
 8004bf6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	2b0f      	cmp	r3, #15
 8004bfc:	d909      	bls.n	8004c12 <UART_SetConfig+0x242>
 8004bfe:	693a      	ldr	r2, [r7, #16]
 8004c00:	2380      	movs	r3, #128	; 0x80
 8004c02:	025b      	lsls	r3, r3, #9
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d204      	bcs.n	8004c12 <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	693a      	ldr	r2, [r7, #16]
 8004c0e:	60da      	str	r2, [r3, #12]
 8004c10:	e003      	b.n	8004c1a <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8004c12:	231e      	movs	r3, #30
 8004c14:	18fb      	adds	r3, r7, r3
 8004c16:	2201      	movs	r2, #1
 8004c18:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2200      	movs	r2, #0
 8004c24:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004c26:	231e      	movs	r3, #30
 8004c28:	18fb      	adds	r3, r7, r3
 8004c2a:	781b      	ldrb	r3, [r3, #0]
}
 8004c2c:	0018      	movs	r0, r3
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	b008      	add	sp, #32
 8004c32:	bd80      	pop	{r7, pc}
 8004c34:	efff69f3 	.word	0xefff69f3
 8004c38:	ffffcfff 	.word	0xffffcfff
 8004c3c:	fffff4ff 	.word	0xfffff4ff
 8004c40:	40013800 	.word	0x40013800
 8004c44:	40021000 	.word	0x40021000
 8004c48:	40004400 	.word	0x40004400
 8004c4c:	007a1200 	.word	0x007a1200

08004c50 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b082      	sub	sp, #8
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c5c:	2201      	movs	r2, #1
 8004c5e:	4013      	ands	r3, r2
 8004c60:	d00b      	beq.n	8004c7a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	4a4a      	ldr	r2, [pc, #296]	; (8004d94 <UART_AdvFeatureConfig+0x144>)
 8004c6a:	4013      	ands	r3, r2
 8004c6c:	0019      	movs	r1, r3
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	430a      	orrs	r2, r1
 8004c78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c7e:	2202      	movs	r2, #2
 8004c80:	4013      	ands	r3, r2
 8004c82:	d00b      	beq.n	8004c9c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	4a43      	ldr	r2, [pc, #268]	; (8004d98 <UART_AdvFeatureConfig+0x148>)
 8004c8c:	4013      	ands	r3, r2
 8004c8e:	0019      	movs	r1, r3
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	430a      	orrs	r2, r1
 8004c9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca0:	2204      	movs	r2, #4
 8004ca2:	4013      	ands	r3, r2
 8004ca4:	d00b      	beq.n	8004cbe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	4a3b      	ldr	r2, [pc, #236]	; (8004d9c <UART_AdvFeatureConfig+0x14c>)
 8004cae:	4013      	ands	r3, r2
 8004cb0:	0019      	movs	r1, r3
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	430a      	orrs	r2, r1
 8004cbc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc2:	2208      	movs	r2, #8
 8004cc4:	4013      	ands	r3, r2
 8004cc6:	d00b      	beq.n	8004ce0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	4a34      	ldr	r2, [pc, #208]	; (8004da0 <UART_AdvFeatureConfig+0x150>)
 8004cd0:	4013      	ands	r3, r2
 8004cd2:	0019      	movs	r1, r3
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	430a      	orrs	r2, r1
 8004cde:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ce4:	2210      	movs	r2, #16
 8004ce6:	4013      	ands	r3, r2
 8004ce8:	d00b      	beq.n	8004d02 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	4a2c      	ldr	r2, [pc, #176]	; (8004da4 <UART_AdvFeatureConfig+0x154>)
 8004cf2:	4013      	ands	r3, r2
 8004cf4:	0019      	movs	r1, r3
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	430a      	orrs	r2, r1
 8004d00:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d06:	2220      	movs	r2, #32
 8004d08:	4013      	ands	r3, r2
 8004d0a:	d00b      	beq.n	8004d24 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	689b      	ldr	r3, [r3, #8]
 8004d12:	4a25      	ldr	r2, [pc, #148]	; (8004da8 <UART_AdvFeatureConfig+0x158>)
 8004d14:	4013      	ands	r3, r2
 8004d16:	0019      	movs	r1, r3
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	430a      	orrs	r2, r1
 8004d22:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d28:	2240      	movs	r2, #64	; 0x40
 8004d2a:	4013      	ands	r3, r2
 8004d2c:	d01d      	beq.n	8004d6a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	685b      	ldr	r3, [r3, #4]
 8004d34:	4a1d      	ldr	r2, [pc, #116]	; (8004dac <UART_AdvFeatureConfig+0x15c>)
 8004d36:	4013      	ands	r3, r2
 8004d38:	0019      	movs	r1, r3
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	430a      	orrs	r2, r1
 8004d44:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d4a:	2380      	movs	r3, #128	; 0x80
 8004d4c:	035b      	lsls	r3, r3, #13
 8004d4e:	429a      	cmp	r2, r3
 8004d50:	d10b      	bne.n	8004d6a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	4a15      	ldr	r2, [pc, #84]	; (8004db0 <UART_AdvFeatureConfig+0x160>)
 8004d5a:	4013      	ands	r3, r2
 8004d5c:	0019      	movs	r1, r3
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	430a      	orrs	r2, r1
 8004d68:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d6e:	2280      	movs	r2, #128	; 0x80
 8004d70:	4013      	ands	r3, r2
 8004d72:	d00b      	beq.n	8004d8c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	4a0e      	ldr	r2, [pc, #56]	; (8004db4 <UART_AdvFeatureConfig+0x164>)
 8004d7c:	4013      	ands	r3, r2
 8004d7e:	0019      	movs	r1, r3
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	430a      	orrs	r2, r1
 8004d8a:	605a      	str	r2, [r3, #4]
  }
}
 8004d8c:	46c0      	nop			; (mov r8, r8)
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	b002      	add	sp, #8
 8004d92:	bd80      	pop	{r7, pc}
 8004d94:	fffdffff 	.word	0xfffdffff
 8004d98:	fffeffff 	.word	0xfffeffff
 8004d9c:	fffbffff 	.word	0xfffbffff
 8004da0:	ffff7fff 	.word	0xffff7fff
 8004da4:	ffffefff 	.word	0xffffefff
 8004da8:	ffffdfff 	.word	0xffffdfff
 8004dac:	ffefffff 	.word	0xffefffff
 8004db0:	ff9fffff 	.word	0xff9fffff
 8004db4:	fff7ffff 	.word	0xfff7ffff

08004db8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b086      	sub	sp, #24
 8004dbc:	af02      	add	r7, sp, #8
 8004dbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2280      	movs	r2, #128	; 0x80
 8004dc4:	2100      	movs	r1, #0
 8004dc6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004dc8:	f7fd f996 	bl	80020f8 <HAL_GetTick>
 8004dcc:	0003      	movs	r3, r0
 8004dce:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	2208      	movs	r2, #8
 8004dd8:	4013      	ands	r3, r2
 8004dda:	2b08      	cmp	r3, #8
 8004ddc:	d10c      	bne.n	8004df8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2280      	movs	r2, #128	; 0x80
 8004de2:	0391      	lsls	r1, r2, #14
 8004de4:	6878      	ldr	r0, [r7, #4]
 8004de6:	4a17      	ldr	r2, [pc, #92]	; (8004e44 <UART_CheckIdleState+0x8c>)
 8004de8:	9200      	str	r2, [sp, #0]
 8004dea:	2200      	movs	r2, #0
 8004dec:	f000 f82c 	bl	8004e48 <UART_WaitOnFlagUntilTimeout>
 8004df0:	1e03      	subs	r3, r0, #0
 8004df2:	d001      	beq.n	8004df8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004df4:	2303      	movs	r3, #3
 8004df6:	e021      	b.n	8004e3c <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	2204      	movs	r2, #4
 8004e00:	4013      	ands	r3, r2
 8004e02:	2b04      	cmp	r3, #4
 8004e04:	d10c      	bne.n	8004e20 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	2280      	movs	r2, #128	; 0x80
 8004e0a:	03d1      	lsls	r1, r2, #15
 8004e0c:	6878      	ldr	r0, [r7, #4]
 8004e0e:	4a0d      	ldr	r2, [pc, #52]	; (8004e44 <UART_CheckIdleState+0x8c>)
 8004e10:	9200      	str	r2, [sp, #0]
 8004e12:	2200      	movs	r2, #0
 8004e14:	f000 f818 	bl	8004e48 <UART_WaitOnFlagUntilTimeout>
 8004e18:	1e03      	subs	r3, r0, #0
 8004e1a:	d001      	beq.n	8004e20 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004e1c:	2303      	movs	r3, #3
 8004e1e:	e00d      	b.n	8004e3c <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2220      	movs	r2, #32
 8004e24:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2220      	movs	r2, #32
 8004e2a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2200      	movs	r2, #0
 8004e30:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2274      	movs	r2, #116	; 0x74
 8004e36:	2100      	movs	r1, #0
 8004e38:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004e3a:	2300      	movs	r3, #0
}
 8004e3c:	0018      	movs	r0, r3
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	b004      	add	sp, #16
 8004e42:	bd80      	pop	{r7, pc}
 8004e44:	01ffffff 	.word	0x01ffffff

08004e48 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b094      	sub	sp, #80	; 0x50
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	60f8      	str	r0, [r7, #12]
 8004e50:	60b9      	str	r1, [r7, #8]
 8004e52:	603b      	str	r3, [r7, #0]
 8004e54:	1dfb      	adds	r3, r7, #7
 8004e56:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e58:	e0a3      	b.n	8004fa2 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e5a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004e5c:	3301      	adds	r3, #1
 8004e5e:	d100      	bne.n	8004e62 <UART_WaitOnFlagUntilTimeout+0x1a>
 8004e60:	e09f      	b.n	8004fa2 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e62:	f7fd f949 	bl	80020f8 <HAL_GetTick>
 8004e66:	0002      	movs	r2, r0
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	1ad3      	subs	r3, r2, r3
 8004e6c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004e6e:	429a      	cmp	r2, r3
 8004e70:	d302      	bcc.n	8004e78 <UART_WaitOnFlagUntilTimeout+0x30>
 8004e72:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d13d      	bne.n	8004ef4 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e78:	f3ef 8310 	mrs	r3, PRIMASK
 8004e7c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8004e7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004e80:	647b      	str	r3, [r7, #68]	; 0x44
 8004e82:	2301      	movs	r3, #1
 8004e84:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e88:	f383 8810 	msr	PRIMASK, r3
}
 8004e8c:	46c0      	nop			; (mov r8, r8)
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	681a      	ldr	r2, [r3, #0]
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	494c      	ldr	r1, [pc, #304]	; (8004fcc <UART_WaitOnFlagUntilTimeout+0x184>)
 8004e9a:	400a      	ands	r2, r1
 8004e9c:	601a      	str	r2, [r3, #0]
 8004e9e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ea0:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ea4:	f383 8810 	msr	PRIMASK, r3
}
 8004ea8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004eaa:	f3ef 8310 	mrs	r3, PRIMASK
 8004eae:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8004eb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004eb2:	643b      	str	r3, [r7, #64]	; 0x40
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004eb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004eba:	f383 8810 	msr	PRIMASK, r3
}
 8004ebe:	46c0      	nop			; (mov r8, r8)
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	689a      	ldr	r2, [r3, #8]
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	2101      	movs	r1, #1
 8004ecc:	438a      	bics	r2, r1
 8004ece:	609a      	str	r2, [r3, #8]
 8004ed0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ed2:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ed4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ed6:	f383 8810 	msr	PRIMASK, r3
}
 8004eda:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	2220      	movs	r2, #32
 8004ee0:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2220      	movs	r2, #32
 8004ee6:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2274      	movs	r2, #116	; 0x74
 8004eec:	2100      	movs	r1, #0
 8004eee:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004ef0:	2303      	movs	r3, #3
 8004ef2:	e067      	b.n	8004fc4 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	2204      	movs	r2, #4
 8004efc:	4013      	ands	r3, r2
 8004efe:	d050      	beq.n	8004fa2 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	69da      	ldr	r2, [r3, #28]
 8004f06:	2380      	movs	r3, #128	; 0x80
 8004f08:	011b      	lsls	r3, r3, #4
 8004f0a:	401a      	ands	r2, r3
 8004f0c:	2380      	movs	r3, #128	; 0x80
 8004f0e:	011b      	lsls	r3, r3, #4
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d146      	bne.n	8004fa2 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	2280      	movs	r2, #128	; 0x80
 8004f1a:	0112      	lsls	r2, r2, #4
 8004f1c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f1e:	f3ef 8310 	mrs	r3, PRIMASK
 8004f22:	613b      	str	r3, [r7, #16]
  return(result);
 8004f24:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004f26:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f28:	2301      	movs	r3, #1
 8004f2a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f2c:	697b      	ldr	r3, [r7, #20]
 8004f2e:	f383 8810 	msr	PRIMASK, r3
}
 8004f32:	46c0      	nop			; (mov r8, r8)
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	681a      	ldr	r2, [r3, #0]
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4923      	ldr	r1, [pc, #140]	; (8004fcc <UART_WaitOnFlagUntilTimeout+0x184>)
 8004f40:	400a      	ands	r2, r1
 8004f42:	601a      	str	r2, [r3, #0]
 8004f44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f46:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f48:	69bb      	ldr	r3, [r7, #24]
 8004f4a:	f383 8810 	msr	PRIMASK, r3
}
 8004f4e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f50:	f3ef 8310 	mrs	r3, PRIMASK
 8004f54:	61fb      	str	r3, [r7, #28]
  return(result);
 8004f56:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f58:	64bb      	str	r3, [r7, #72]	; 0x48
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f5e:	6a3b      	ldr	r3, [r7, #32]
 8004f60:	f383 8810 	msr	PRIMASK, r3
}
 8004f64:	46c0      	nop			; (mov r8, r8)
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	689a      	ldr	r2, [r3, #8]
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	2101      	movs	r1, #1
 8004f72:	438a      	bics	r2, r1
 8004f74:	609a      	str	r2, [r3, #8]
 8004f76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004f78:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f7c:	f383 8810 	msr	PRIMASK, r3
}
 8004f80:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	2220      	movs	r2, #32
 8004f86:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2220      	movs	r2, #32
 8004f8c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	2280      	movs	r2, #128	; 0x80
 8004f92:	2120      	movs	r1, #32
 8004f94:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	2274      	movs	r2, #116	; 0x74
 8004f9a:	2100      	movs	r1, #0
 8004f9c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004f9e:	2303      	movs	r3, #3
 8004fa0:	e010      	b.n	8004fc4 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	69db      	ldr	r3, [r3, #28]
 8004fa8:	68ba      	ldr	r2, [r7, #8]
 8004faa:	4013      	ands	r3, r2
 8004fac:	68ba      	ldr	r2, [r7, #8]
 8004fae:	1ad3      	subs	r3, r2, r3
 8004fb0:	425a      	negs	r2, r3
 8004fb2:	4153      	adcs	r3, r2
 8004fb4:	b2db      	uxtb	r3, r3
 8004fb6:	001a      	movs	r2, r3
 8004fb8:	1dfb      	adds	r3, r7, #7
 8004fba:	781b      	ldrb	r3, [r3, #0]
 8004fbc:	429a      	cmp	r2, r3
 8004fbe:	d100      	bne.n	8004fc2 <UART_WaitOnFlagUntilTimeout+0x17a>
 8004fc0:	e74b      	b.n	8004e5a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004fc2:	2300      	movs	r3, #0
}
 8004fc4:	0018      	movs	r0, r3
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	b014      	add	sp, #80	; 0x50
 8004fca:	bd80      	pop	{r7, pc}
 8004fcc:	fffffe5f 	.word	0xfffffe5f

08004fd0 <__libc_init_array>:
 8004fd0:	b570      	push	{r4, r5, r6, lr}
 8004fd2:	2600      	movs	r6, #0
 8004fd4:	4d0c      	ldr	r5, [pc, #48]	; (8005008 <__libc_init_array+0x38>)
 8004fd6:	4c0d      	ldr	r4, [pc, #52]	; (800500c <__libc_init_array+0x3c>)
 8004fd8:	1b64      	subs	r4, r4, r5
 8004fda:	10a4      	asrs	r4, r4, #2
 8004fdc:	42a6      	cmp	r6, r4
 8004fde:	d109      	bne.n	8004ff4 <__libc_init_array+0x24>
 8004fe0:	2600      	movs	r6, #0
 8004fe2:	f000 f821 	bl	8005028 <_init>
 8004fe6:	4d0a      	ldr	r5, [pc, #40]	; (8005010 <__libc_init_array+0x40>)
 8004fe8:	4c0a      	ldr	r4, [pc, #40]	; (8005014 <__libc_init_array+0x44>)
 8004fea:	1b64      	subs	r4, r4, r5
 8004fec:	10a4      	asrs	r4, r4, #2
 8004fee:	42a6      	cmp	r6, r4
 8004ff0:	d105      	bne.n	8004ffe <__libc_init_array+0x2e>
 8004ff2:	bd70      	pop	{r4, r5, r6, pc}
 8004ff4:	00b3      	lsls	r3, r6, #2
 8004ff6:	58eb      	ldr	r3, [r5, r3]
 8004ff8:	4798      	blx	r3
 8004ffa:	3601      	adds	r6, #1
 8004ffc:	e7ee      	b.n	8004fdc <__libc_init_array+0xc>
 8004ffe:	00b3      	lsls	r3, r6, #2
 8005000:	58eb      	ldr	r3, [r5, r3]
 8005002:	4798      	blx	r3
 8005004:	3601      	adds	r6, #1
 8005006:	e7f2      	b.n	8004fee <__libc_init_array+0x1e>
 8005008:	080050b8 	.word	0x080050b8
 800500c:	080050b8 	.word	0x080050b8
 8005010:	080050b8 	.word	0x080050b8
 8005014:	080050bc 	.word	0x080050bc

08005018 <memset>:
 8005018:	0003      	movs	r3, r0
 800501a:	1882      	adds	r2, r0, r2
 800501c:	4293      	cmp	r3, r2
 800501e:	d100      	bne.n	8005022 <memset+0xa>
 8005020:	4770      	bx	lr
 8005022:	7019      	strb	r1, [r3, #0]
 8005024:	3301      	adds	r3, #1
 8005026:	e7f9      	b.n	800501c <memset+0x4>

08005028 <_init>:
 8005028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800502a:	46c0      	nop			; (mov r8, r8)
 800502c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800502e:	bc08      	pop	{r3}
 8005030:	469e      	mov	lr, r3
 8005032:	4770      	bx	lr

08005034 <_fini>:
 8005034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005036:	46c0      	nop			; (mov r8, r8)
 8005038:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800503a:	bc08      	pop	{r3}
 800503c:	469e      	mov	lr, r3
 800503e:	4770      	bx	lr
