##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_TS_IntClock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for SPD_CLOCK_10K
		4.4::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_TS_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.4::Critical Path Report for (ADC_TS_IntClock:R vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (ADC_TS_IntClock:R vs. ADC_TS_IntClock:R)
		5.6::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.7::Critical Path Report for (SPD_CLOCK_10K:R vs. SPD_CLOCK_10K:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 17
Clock: ADC_TS_IntClock          | Frequency: 28.20 MHz  | Target: 1.60 MHz   | 
Clock: ADC_TS_IntClock(routed)  | N/A                   | Target: 1.60 MHz   | 
Clock: ADC_theACLK              | N/A                   | Target: 1.85 MHz   | 
Clock: ADC_theACLK(routed)      | N/A                   | Target: 1.85 MHz   | 
Clock: CyBUS_CLK                | Frequency: 55.84 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                    | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                    | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK             | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                | N/A                   | Target: 24.00 MHz  | 
Clock: SPD_CLOCK_10K            | Frequency: 33.08 MHz  | Target: 0.10 MHz   | 
Clock: SPD_CLOCK_25             | N/A                   | Target: 0.00 MHz   | 
Clock: SPD_CLOCK_25(routed)     | N/A                   | Target: 0.00 MHz   | 
Clock: UART_IntClock            | Frequency: 36.74 MHz  | Target: 0.92 MHz   | 
Clock: control_clk              | N/A                   | Target: 0.00 MHz   | 
Clock: control_clk(routed)      | N/A                   | Target: 0.00 MHz   | 
Clock: control_clk_1            | N/A                   | Target: 0.00 MHz   | 
Clock: control_clk_1(routed)    | N/A                   | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_TS_IntClock  ADC_TS_IntClock  625000           589543      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_TS_IntClock  CyBUS_CLK        41666.7          32558       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        ADC_TS_IntClock  41666.7          34132       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        CyBUS_CLK        41666.7          34132       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        UART_IntClock    41666.7          23758       N/A              N/A         N/A              N/A         N/A              N/A         
SPD_CLOCK_10K    SPD_CLOCK_10K    1e+007           9969771     N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock    UART_IntClock    1.08333e+006     1056117     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name         Setup to Clk  Clock Name:Phase  
----------------  ------------  ----------------  
PM1_input(0)_PAD  23775         SPD_CLOCK_10K:R   
PM1_input(1)_PAD  16932         SPD_CLOCK_10K:R   
PM2_input(0)_PAD  23341         SPD_CLOCK_10K:R   
PM2_input(1)_PAD  21143         SPD_CLOCK_10K:R   


                       3.2::Clock to Out
                       -----------------

Port Name    Clock to Out  Clock Name:Phase  
-----------  ------------  ----------------  
Tx_1(0)_PAD  31880         UART_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_TS_IntClock
*********************************************
Clock: ADC_TS_IntClock
Frequency: 28.20 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 589543p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31947
-------------------------------------   ----- 
End-of-path arrival time (ps)           31947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell    1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53  10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell85  10801  31947  589543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell85         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 55.84 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23758p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14438
-------------------------------------   ----- 
End-of-path arrival time (ps)           14438
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell6         2009   2009  23758  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell6      6790   8799  23758  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell6      3350  12149  23758  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  14438  23758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for SPD_CLOCK_10K
*******************************************
Clock: SPD_CLOCK_10K
Frequency: 33.08 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9969771p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -4230
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25999
-------------------------------------   ----- 
End-of-path arrival time (ps)           25999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                       model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell14    760    760  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell15      0    760  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell15   2740   3500  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:reload\/main_1                macrocell22      7424  10924  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:reload\/q                     macrocell22      3350  14274  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell14   6594  20869  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell14   5130  25999  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell15      0  25999  9969771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell15      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 36.74 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1056117p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21026
-------------------------------------   ----- 
End-of-path arrival time (ps)           21026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell39     1250   1250  1056117  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell2      9895  11145  1056117  RISE       1
\UART:BUART:counter_load_not\/q                macrocell2      3350  14495  1056117  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   6531  21026  1056117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34132p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell142        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell142   1250   1250  34132  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell142   2775   4025  34132  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell142        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_TS_IntClock:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_192/main_0
Capture Clock  : Net_192/clock_0
Path slack     : 34132p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#15 vs. ADC_TS_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell142        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell142   1250   1250  34132  RISE       1
Net_192/main_0                       macrocell141   2775   4025  34132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_192/clock_0                                            macrocell141        0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23758p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14438
-------------------------------------   ----- 
End-of-path arrival time (ps)           14438
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell6         2009   2009  23758  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell6      6790   8799  23758  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell6      3350  12149  23758  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  14438  23758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (ADC_TS_IntClock:R vs. CyBUS_CLK:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_192/q
Path End       : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 32558p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5599
-------------------------------------   ---- 
End-of-path arrival time (ps)           5599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_192/clock_0                                            macrocell141        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_192/q                                 macrocell141   1250   1250  32558  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell142   4349   5599  32558  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell142        0      0  RISE       1


5.5::Critical Path Report for (ADC_TS_IntClock:R vs. ADC_TS_IntClock:R)
***********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 589543p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31947
-------------------------------------   ----- 
End-of-path arrival time (ps)           31947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell    1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53  10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell85  10801  31947  589543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell85         0      0  RISE       1


5.6::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1056117p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21026
-------------------------------------   ----- 
End-of-path arrival time (ps)           21026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell39     1250   1250  1056117  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell2      9895  11145  1056117  RISE       1
\UART:BUART:counter_load_not\/q                macrocell2      3350  14495  1056117  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   6531  21026  1056117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1


5.7::Critical Path Report for (SPD_CLOCK_10K:R vs. SPD_CLOCK_10K:R)
*******************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9969771p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -4230
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25999
-------------------------------------   ----- 
End-of-path arrival time (ps)           25999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                       model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell14    760    760  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell15      0    760  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell15   2740   3500  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:reload\/main_1                macrocell22      7424  10924  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:reload\/q                     macrocell22      3350  14274  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell14   6594  20869  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell14   5130  25999  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell15      0  25999  9969771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell15      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23758p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14438
-------------------------------------   ----- 
End-of-path arrival time (ps)           14438
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell6         2009   2009  23758  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell6      6790   8799  23758  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell6      3350  12149  23758  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  14438  23758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 30271p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7886
-------------------------------------   ---- 
End-of-path arrival time (ps)           7886
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell6       2009   2009  23758  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell43   5877   7886  30271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 30271p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7886
-------------------------------------   ---- 
End-of-path arrival time (ps)           7886
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell6       2009   2009  23758  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell51   5877   7886  30271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 30271p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7886
-------------------------------------   ---- 
End-of-path arrival time (ps)           7886
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell6       2009   2009  23758  RISE       1
\UART:BUART:rx_last\/main_0  macrocell52   5877   7886  30271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 30840p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7317
-------------------------------------   ---- 
End-of-path arrival time (ps)           7317
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell6       2009   2009  23758  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell46   5308   7317  30840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 30845p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7311
-------------------------------------   ---- 
End-of-path arrival time (ps)           7311
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell6       2009   2009  23758  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell49   5302   7311  30845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 30845p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7311
-------------------------------------   ---- 
End-of-path arrival time (ps)           7311
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell6       2009   2009  23758  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell50   5302   7311  30845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_192/q
Path End       : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 32558p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5599
-------------------------------------   ---- 
End-of-path arrival time (ps)           5599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_192/clock_0                                            macrocell141        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_192/q                                 macrocell141   1250   1250  32558  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell142   4349   5599  32558  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell142        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_192/main_0
Capture Clock  : Net_192/clock_0
Path slack     : 34132p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#15 vs. ADC_TS_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell142        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell142   1250   1250  34132  RISE       1
Net_192/main_0                       macrocell141   2775   4025  34132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_192/clock_0                                            macrocell141        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_TS:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_TS:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34132p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#15 vs. ADC_TS_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell142        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell142   1250   1250  34132  RISE       1
\ADC_TS:bSAR_SEQ:nrq_reg\/main_0     macrocell143   2775   4025  34132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:nrq_reg\/clock_0                          macrocell143        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34132p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell142        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell142   1250   1250  34132  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell142   2775   4025  34132  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell142        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:Sync:genblk1[0]:INST\/out
Path End       : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34199p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3958
-------------------------------------   ---- 
End-of-path arrival time (ps)           3958
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:Sync:genblk1[0]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_TS:Sync:genblk1[0]:INST\/out         synccell       1020   1020  34199  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell142   2938   3958  34199  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell142        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 589543p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31947
-------------------------------------   ----- 
End-of-path arrival time (ps)           31947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell    1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53  10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell85  10801  31947  589543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell85         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 589543p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31947
-------------------------------------   ----- 
End-of-path arrival time (ps)           31947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell    1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53  10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell94  10801  31947  589543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell94         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 589543p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31947
-------------------------------------   ----- 
End-of-path arrival time (ps)           31947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell110  10801  31947  589543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell110        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 589543p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31947
-------------------------------------   ----- 
End-of-path arrival time (ps)           31947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell115  10801  31947  589543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell115        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 589625p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31865
-------------------------------------   ----- 
End-of-path arrival time (ps)           31865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell101  10719  31865  589625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell101        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 589625p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31865
-------------------------------------   ----- 
End-of-path arrival time (ps)           31865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell105  10719  31865  589625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell105        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 589625p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31865
-------------------------------------   ----- 
End-of-path arrival time (ps)           31865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell106  10719  31865  589625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell106        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 589625p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31865
-------------------------------------   ----- 
End-of-path arrival time (ps)           31865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell125  10719  31865  589625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell125        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 589633p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31857
-------------------------------------   ----- 
End-of-path arrival time (ps)           31857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell    1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53  10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell96  10711  31857  589633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell96         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 589633p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31857
-------------------------------------   ----- 
End-of-path arrival time (ps)           31857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell114  10711  31857  589633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell114        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 589633p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31857
-------------------------------------   ----- 
End-of-path arrival time (ps)           31857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell132  10711  31857  589633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell132        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 589633p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31857
-------------------------------------   ----- 
End-of-path arrival time (ps)           31857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell138  10711  31857  589633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell138        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 590102p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31388
-------------------------------------   ----- 
End-of-path arrival time (ps)           31388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell    1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53  10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell92  10242  31388  590102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell92         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 590102p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31388
-------------------------------------   ----- 
End-of-path arrival time (ps)           31388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell116  10242  31388  590102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell116        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 590102p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31388
-------------------------------------   ----- 
End-of-path arrival time (ps)           31388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell123  10242  31388  590102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell123        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 590102p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31388
-------------------------------------   ----- 
End-of-path arrival time (ps)           31388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell137  10242  31388  590102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell137        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 590687p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30803
-------------------------------------   ----- 
End-of-path arrival time (ps)           30803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell    1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53  10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell91   9657  30803  590687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell91         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 590687p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30803
-------------------------------------   ----- 
End-of-path arrival time (ps)           30803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell112   9657  30803  590687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell112        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 590687p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30803
-------------------------------------   ----- 
End-of-path arrival time (ps)           30803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell126   9657  30803  590687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell126        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 590690p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30800
-------------------------------------   ----- 
End-of-path arrival time (ps)           30800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell    1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53  10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell83   9654  30800  590690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell83         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 590690p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30800
-------------------------------------   ----- 
End-of-path arrival time (ps)           30800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell    1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53  10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell89   9654  30800  590690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell89         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 590690p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30800
-------------------------------------   ----- 
End-of-path arrival time (ps)           30800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell109   9654  30800  590690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell109        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 590690p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30800
-------------------------------------   ----- 
End-of-path arrival time (ps)           30800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell111   9654  30800  590690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell111        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 591382p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30108
-------------------------------------   ----- 
End-of-path arrival time (ps)           30108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell    1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53  10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell97   8962  30108  591382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell97         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 591382p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30108
-------------------------------------   ----- 
End-of-path arrival time (ps)           30108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell100   8962  30108  591382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell100        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 593522p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27968
-------------------------------------   ----- 
End-of-path arrival time (ps)           27968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell    1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53  10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell87   6822  27968  593522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell87         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 593522p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27968
-------------------------------------   ----- 
End-of-path arrival time (ps)           27968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell104   6822  27968  593522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell104        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 593522p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27968
-------------------------------------   ----- 
End-of-path arrival time (ps)           27968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell113   6822  27968  593522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell113        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 593522p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27968
-------------------------------------   ----- 
End-of-path arrival time (ps)           27968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell127   6822  27968  593522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell127        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 594418p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27072
-------------------------------------   ----- 
End-of-path arrival time (ps)           27072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell102   5926  27072  594418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell102        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 594418p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27072
-------------------------------------   ----- 
End-of-path arrival time (ps)           27072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell103   5926  27072  594418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell103        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 594418p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27072
-------------------------------------   ----- 
End-of-path arrival time (ps)           27072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell117   5926  27072  594418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell117        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 594418p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27072
-------------------------------------   ----- 
End-of-path arrival time (ps)           27072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell130   5926  27072  594418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell130        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 594437p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27053
-------------------------------------   ----- 
End-of-path arrival time (ps)           27053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell    1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53  10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell84   5907  27053  594437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell84         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 594437p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27053
-------------------------------------   ----- 
End-of-path arrival time (ps)           27053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell    1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53  10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell90   5907  27053  594437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell90         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 594437p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27053
-------------------------------------   ----- 
End-of-path arrival time (ps)           27053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell    1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53  10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell98   5907  27053  594437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell98         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 594437p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27053
-------------------------------------   ----- 
End-of-path arrival time (ps)           27053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell    1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53  10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell99   5907  27053  594437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell99         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 595229p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26261
-------------------------------------   ----- 
End-of-path arrival time (ps)           26261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell    1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53  10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell78   5115  26261  595229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell78         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 595229p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26261
-------------------------------------   ----- 
End-of-path arrival time (ps)           26261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell119   5115  26261  595229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell119        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 595229p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26261
-------------------------------------   ----- 
End-of-path arrival time (ps)           26261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell129   5115  26261  595229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell129        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 595238p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26252
-------------------------------------   ----- 
End-of-path arrival time (ps)           26252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell    1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53  10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell93   5106  26252  595238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell93         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 595238p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26252
-------------------------------------   ----- 
End-of-path arrival time (ps)           26252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell    1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53  10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell95   5106  26252  595238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell95         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 595241p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26249
-------------------------------------   ----- 
End-of-path arrival time (ps)           26249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell    1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53  10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell77   5103  26249  595241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell77         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 595241p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26249
-------------------------------------   ----- 
End-of-path arrival time (ps)           26249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell128   5103  26249  595241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell128        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 595241p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26249
-------------------------------------   ----- 
End-of-path arrival time (ps)           26249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell139   5103  26249  595241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell139        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 595495p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25995
-------------------------------------   ----- 
End-of-path arrival time (ps)           25995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell    1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53  10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell79   4849  25995  595495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell79         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 595495p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25995
-------------------------------------   ----- 
End-of-path arrival time (ps)           25995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell    1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53  10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell80   4849  25995  595495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell80         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 595495p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25995
-------------------------------------   ----- 
End-of-path arrival time (ps)           25995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell    1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53  10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell86   4849  25995  595495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell86         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 595495p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25995
-------------------------------------   ----- 
End-of-path arrival time (ps)           25995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell120   4849  25995  595495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell120        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 595496p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25994
-------------------------------------   ----- 
End-of-path arrival time (ps)           25994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell118   4848  25994  595496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell118        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 595496p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25994
-------------------------------------   ----- 
End-of-path arrival time (ps)           25994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell121   4848  25994  595496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell121        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 595496p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25994
-------------------------------------   ----- 
End-of-path arrival time (ps)           25994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell131   4848  25994  595496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell131        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 595521p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25969
-------------------------------------   ----- 
End-of-path arrival time (ps)           25969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell    1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53  10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell81   4823  25969  595521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell81         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 595521p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25969
-------------------------------------   ----- 
End-of-path arrival time (ps)           25969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell108   4823  25969  595521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell108        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 595521p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25969
-------------------------------------   ----- 
End-of-path arrival time (ps)           25969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell124   4823  25969  595521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell124        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 595521p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25969
-------------------------------------   ----- 
End-of-path arrival time (ps)           25969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell134   4823  25969  595521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell134        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 596468p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25022
-------------------------------------   ----- 
End-of-path arrival time (ps)           25022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell    1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53  10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell82   3876  25022  596468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell82         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 596468p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25022
-------------------------------------   ----- 
End-of-path arrival time (ps)           25022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell    1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53  10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53   3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell88   3876  25022  596468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell88         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 596468p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25022
-------------------------------------   ----- 
End-of-path arrival time (ps)           25022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell122   3876  25022  596468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell122        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 596468p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25022
-------------------------------------   ----- 
End-of-path arrival time (ps)           25022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell135   3876  25022  596468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell135        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 596468p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25022
-------------------------------------   ----- 
End-of-path arrival time (ps)           25022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell107   3876  25022  596468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell107        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 596468p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25022
-------------------------------------   ----- 
End-of-path arrival time (ps)           25022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell133   3876  25022  596468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell133        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 596468p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25022
-------------------------------------   ----- 
End-of-path arrival time (ps)           25022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell136   3876  25022  596468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell136        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 596468p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25022
-------------------------------------   ----- 
End-of-path arrival time (ps)           25022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5          count7cell     1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/main_1  macrocell53   10207  12147  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active_split\/q       macrocell53    3350  15497  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2299  17796  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  21146  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell140   3876  25022  596468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell140        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 605732p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15758
-------------------------------------   ----- 
End-of-path arrival time (ps)           15758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell93  14508  15758  605732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell93         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 605732p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15758
-------------------------------------   ----- 
End-of-path arrival time (ps)           15758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell95  14508  15758  605732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell95         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_TS:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_TS:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 607008p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -4060
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13932
-------------------------------------   ----- 
End-of-path arrival time (ps)           13932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:CtrlReg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:CtrlReg\/control_1      controlcell3   1210   1210  607008  RISE       1
\ADC_TS:bSAR_SEQ:cnt_enable\/main_1      macrocell19    4134   5344  607008  RISE       1
\ADC_TS:bSAR_SEQ:cnt_enable\/q           macrocell19    3350   8694  607008  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/enable  count7cell     5239  13932  607008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 607919p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13571
-------------------------------------   ----- 
End-of-path arrival time (ps)           13571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell96  12321  13571  607919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell96         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 607919p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13571
-------------------------------------   ----- 
End-of-path arrival time (ps)           13571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell114  12321  13571  607919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell114        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 607919p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13571
-------------------------------------   ----- 
End-of-path arrival time (ps)           13571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell132  12321  13571  607919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell132        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 607919p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13571
-------------------------------------   ----- 
End-of-path arrival time (ps)           13571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell138  12321  13571  607919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell138        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 608467p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13023
-------------------------------------   ----- 
End-of-path arrival time (ps)           13023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell101  11773  13023  608467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell101        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 608467p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13023
-------------------------------------   ----- 
End-of-path arrival time (ps)           13023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell105  11773  13023  608467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell105        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 608467p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13023
-------------------------------------   ----- 
End-of-path arrival time (ps)           13023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell106  11773  13023  608467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell106        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 608467p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13023
-------------------------------------   ----- 
End-of-path arrival time (ps)           13023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell125  11773  13023  608467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell125        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 608526p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12964
-------------------------------------   ----- 
End-of-path arrival time (ps)           12964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell71   1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell78  11714  12964  608526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell78         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 608526p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12964
-------------------------------------   ----- 
End-of-path arrival time (ps)           12964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell119  11714  12964  608526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell119        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 608526p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12964
-------------------------------------   ----- 
End-of-path arrival time (ps)           12964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell129  11714  12964  608526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell129        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 609045p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12445
-------------------------------------   ----- 
End-of-path arrival time (ps)           12445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell87  11195  12445  609045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell87         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 609045p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12445
-------------------------------------   ----- 
End-of-path arrival time (ps)           12445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell104  11195  12445  609045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell104        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609045p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12445
-------------------------------------   ----- 
End-of-path arrival time (ps)           12445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell113  11195  12445  609045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell113        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 609045p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12445
-------------------------------------   ----- 
End-of-path arrival time (ps)           12445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell127  11195  12445  609045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell127        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 609068p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12422
-------------------------------------   ----- 
End-of-path arrival time (ps)           12422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell101  11172  12422  609068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell101        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 609068p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12422
-------------------------------------   ----- 
End-of-path arrival time (ps)           12422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell105  11172  12422  609068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell105        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 609068p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12422
-------------------------------------   ----- 
End-of-path arrival time (ps)           12422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell106  11172  12422  609068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell106        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609068p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12422
-------------------------------------   ----- 
End-of-path arrival time (ps)           12422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell125  11172  12422  609068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell125        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 609076p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12414
-------------------------------------   ----- 
End-of-path arrival time (ps)           12414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell96  11164  12414  609076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell96         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 609076p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12414
-------------------------------------   ----- 
End-of-path arrival time (ps)           12414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell114  11164  12414  609076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell114        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 609076p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12414
-------------------------------------   ----- 
End-of-path arrival time (ps)           12414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell132  11164  12414  609076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell132        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 609076p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12414
-------------------------------------   ----- 
End-of-path arrival time (ps)           12414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell138  11164  12414  609076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell138        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 609089p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12401
-------------------------------------   ----- 
End-of-path arrival time (ps)           12401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell92  11151  12401  609089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell92         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609089p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12401
-------------------------------------   ----- 
End-of-path arrival time (ps)           12401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell116  11151  12401  609089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell116        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 609089p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12401
-------------------------------------   ----- 
End-of-path arrival time (ps)           12401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell123  11151  12401  609089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell123        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 609089p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12401
-------------------------------------   ----- 
End-of-path arrival time (ps)           12401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell137  11151  12401  609089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell137        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 609109p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12381
-------------------------------------   ----- 
End-of-path arrival time (ps)           12381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell73   1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell85  11131  12381  609109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell85         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 609109p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12381
-------------------------------------   ----- 
End-of-path arrival time (ps)           12381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell94  11131  12381  609109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell94         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 609109p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12381
-------------------------------------   ----- 
End-of-path arrival time (ps)           12381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell110  11131  12381  609109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell110        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 609109p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12381
-------------------------------------   ----- 
End-of-path arrival time (ps)           12381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell115  11131  12381  609109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell115        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 609269p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12221
-------------------------------------   ----- 
End-of-path arrival time (ps)           12221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell97  10971  12221  609269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell97         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 609269p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12221
-------------------------------------   ----- 
End-of-path arrival time (ps)           12221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell100  10971  12221  609269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell100        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 609352p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12138
-------------------------------------   ----- 
End-of-path arrival time (ps)           12138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell92  10888  12138  609352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell92         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609352p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12138
-------------------------------------   ----- 
End-of-path arrival time (ps)           12138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell116  10888  12138  609352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell116        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 609352p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12138
-------------------------------------   ----- 
End-of-path arrival time (ps)           12138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell123  10888  12138  609352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell123        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 609352p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12138
-------------------------------------   ----- 
End-of-path arrival time (ps)           12138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell137  10888  12138  609352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell137        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 609368p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12122
-------------------------------------   ----- 
End-of-path arrival time (ps)           12122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell75   1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell85  10872  12122  609368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell85         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 609368p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12122
-------------------------------------   ----- 
End-of-path arrival time (ps)           12122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell94  10872  12122  609368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell94         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 609368p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12122
-------------------------------------   ----- 
End-of-path arrival time (ps)           12122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell110  10872  12122  609368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell110        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 609368p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12122
-------------------------------------   ----- 
End-of-path arrival time (ps)           12122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell115  10872  12122  609368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell115        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 609766p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11724
-------------------------------------   ----- 
End-of-path arrival time (ps)           11724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell71   1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell77  10474  11724  609766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell77         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 609766p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11724
-------------------------------------   ----- 
End-of-path arrival time (ps)           11724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell128  10474  11724  609766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell128        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 609766p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11724
-------------------------------------   ----- 
End-of-path arrival time (ps)           11724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell139  10474  11724  609766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell139        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 609773p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11717
-------------------------------------   ----- 
End-of-path arrival time (ps)           11717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell73   1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell83  10467  11717  609773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell83         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 609773p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11717
-------------------------------------   ----- 
End-of-path arrival time (ps)           11717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell89  10467  11717  609773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell89         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 609773p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11717
-------------------------------------   ----- 
End-of-path arrival time (ps)           11717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell109  10467  11717  609773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell109        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 609773p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11717
-------------------------------------   ----- 
End-of-path arrival time (ps)           11717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell111  10467  11717  609773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell111        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 609788p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11702
-------------------------------------   ----- 
End-of-path arrival time (ps)           11702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell97  10452  11702  609788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell97         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 609788p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11702
-------------------------------------   ----- 
End-of-path arrival time (ps)           11702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell100  10452  11702  609788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell100        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 609843p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11647
-------------------------------------   ----- 
End-of-path arrival time (ps)           11647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell91  10397  11647  609843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell91         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609843p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11647
-------------------------------------   ----- 
End-of-path arrival time (ps)           11647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell112  10397  11647  609843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell112        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 609843p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11647
-------------------------------------   ----- 
End-of-path arrival time (ps)           11647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell126  10397  11647  609843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell126        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 609918p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11572
-------------------------------------   ----- 
End-of-path arrival time (ps)           11572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell91  10322  11572  609918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell91         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609918p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11572
-------------------------------------   ----- 
End-of-path arrival time (ps)           11572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell112  10322  11572  609918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell112        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 609918p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11572
-------------------------------------   ----- 
End-of-path arrival time (ps)           11572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell126  10322  11572  609918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell126        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 609945p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11545
-------------------------------------   ----- 
End-of-path arrival time (ps)           11545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell102  10295  11545  609945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell102        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 609945p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11545
-------------------------------------   ----- 
End-of-path arrival time (ps)           11545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell103  10295  11545  609945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell103        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 609945p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11545
-------------------------------------   ----- 
End-of-path arrival time (ps)           11545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell117  10295  11545  609945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell117        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 609945p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11545
-------------------------------------   ----- 
End-of-path arrival time (ps)           11545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell130  10295  11545  609945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell130        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 609962p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11528
-------------------------------------   ----- 
End-of-path arrival time (ps)           11528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell71   1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell84  10278  11528  609962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell84         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 609962p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11528
-------------------------------------   ----- 
End-of-path arrival time (ps)           11528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell90  10278  11528  609962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell90         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 609962p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11528
-------------------------------------   ----- 
End-of-path arrival time (ps)           11528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell98  10278  11528  609962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell98         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 609962p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11528
-------------------------------------   ----- 
End-of-path arrival time (ps)           11528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell99  10278  11528  609962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell99         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 610031p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11459
-------------------------------------   ----- 
End-of-path arrival time (ps)           11459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell87  10209  11459  610031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell87         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 610031p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11459
-------------------------------------   ----- 
End-of-path arrival time (ps)           11459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell104  10209  11459  610031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell104        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 610031p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11459
-------------------------------------   ----- 
End-of-path arrival time (ps)           11459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell113  10209  11459  610031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell113        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610031p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11459
-------------------------------------   ----- 
End-of-path arrival time (ps)           11459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell127  10209  11459  610031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell127        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610082p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11408
-------------------------------------   ----- 
End-of-path arrival time (ps)           11408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell101  10158  11408  610082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell101        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610082p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11408
-------------------------------------   ----- 
End-of-path arrival time (ps)           11408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell105  10158  11408  610082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell105        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 610082p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11408
-------------------------------------   ----- 
End-of-path arrival time (ps)           11408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell106  10158  11408  610082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell106        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 610082p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11408
-------------------------------------   ----- 
End-of-path arrival time (ps)           11408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell125  10158  11408  610082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell125        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610093p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11397
-------------------------------------   ----- 
End-of-path arrival time (ps)           11397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell96  10147  11397  610093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell96         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 610093p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11397
-------------------------------------   ----- 
End-of-path arrival time (ps)           11397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell114  10147  11397  610093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell114        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 610093p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11397
-------------------------------------   ----- 
End-of-path arrival time (ps)           11397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell132  10147  11397  610093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell132        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 610093p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11397
-------------------------------------   ----- 
End-of-path arrival time (ps)           11397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell138  10147  11397  610093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell138        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 610130p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11360
-------------------------------------   ----- 
End-of-path arrival time (ps)           11360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell92  10110  11360  610130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell92         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 610130p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11360
-------------------------------------   ----- 
End-of-path arrival time (ps)           11360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell116  10110  11360  610130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell116        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 610130p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11360
-------------------------------------   ----- 
End-of-path arrival time (ps)           11360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell123  10110  11360  610130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell123        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 610130p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11360
-------------------------------------   ----- 
End-of-path arrival time (ps)           11360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell137  10110  11360  610130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell137        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 610149p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11341
-------------------------------------   ----- 
End-of-path arrival time (ps)           11341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell76   1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell85  10091  11341  610149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell85         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610149p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11341
-------------------------------------   ----- 
End-of-path arrival time (ps)           11341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell94  10091  11341  610149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell94         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610149p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11341
-------------------------------------   ----- 
End-of-path arrival time (ps)           11341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell110  10091  11341  610149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell110        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 610149p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11341
-------------------------------------   ----- 
End-of-path arrival time (ps)           11341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell115  10091  11341  610149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell115        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 610253p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11237
-------------------------------------   ----- 
End-of-path arrival time (ps)           11237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell72   1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell83   9987  11237  610253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell83         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 610253p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11237
-------------------------------------   ----- 
End-of-path arrival time (ps)           11237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell89   9987  11237  610253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell89         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 610253p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11237
-------------------------------------   ----- 
End-of-path arrival time (ps)           11237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell109   9987  11237  610253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell109        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 610253p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11237
-------------------------------------   ----- 
End-of-path arrival time (ps)           11237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell111   9987  11237  610253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell111        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 610432p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11058
-------------------------------------   ----- 
End-of-path arrival time (ps)           11058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell97   9808  11058  610432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell97         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 610432p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11058
-------------------------------------   ----- 
End-of-path arrival time (ps)           11058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell100   9808  11058  610432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell100        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 610446p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11044
-------------------------------------   ----- 
End-of-path arrival time (ps)           11044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell91   9794  11044  610446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell91         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 610446p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11044
-------------------------------------   ----- 
End-of-path arrival time (ps)           11044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell112   9794  11044  610446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell112        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 610446p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11044
-------------------------------------   ----- 
End-of-path arrival time (ps)           11044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell126   9794  11044  610446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell126        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 610458p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11032
-------------------------------------   ----- 
End-of-path arrival time (ps)           11032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell75   1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell83   9782  11032  610458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell83         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 610458p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11032
-------------------------------------   ----- 
End-of-path arrival time (ps)           11032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell89   9782  11032  610458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell89         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 610458p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11032
-------------------------------------   ----- 
End-of-path arrival time (ps)           11032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell109   9782  11032  610458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell109        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 610458p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11032
-------------------------------------   ----- 
End-of-path arrival time (ps)           11032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell111   9782  11032  610458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell111        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 610510p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10980
-------------------------------------   ----- 
End-of-path arrival time (ps)           10980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell87   9730  10980  610510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell87         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 610510p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10980
-------------------------------------   ----- 
End-of-path arrival time (ps)           10980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell104   9730  10980  610510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell104        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 610510p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10980
-------------------------------------   ----- 
End-of-path arrival time (ps)           10980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell113   9730  10980  610510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell113        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610510p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10980
-------------------------------------   ----- 
End-of-path arrival time (ps)           10980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell127   9730  10980  610510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell127        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610554p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10936
-------------------------------------   ----- 
End-of-path arrival time (ps)           10936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell101   9686  10936  610554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell101        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610554p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10936
-------------------------------------   ----- 
End-of-path arrival time (ps)           10936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell105   9686  10936  610554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell105        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 610554p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10936
-------------------------------------   ----- 
End-of-path arrival time (ps)           10936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell106   9686  10936  610554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell106        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 610554p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10936
-------------------------------------   ----- 
End-of-path arrival time (ps)           10936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell125   9686  10936  610554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell125        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610561p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10929
-------------------------------------   ----- 
End-of-path arrival time (ps)           10929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell96   9679  10929  610561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell96         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 610561p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10929
-------------------------------------   ----- 
End-of-path arrival time (ps)           10929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell114   9679  10929  610561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell114        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 610561p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10929
-------------------------------------   ----- 
End-of-path arrival time (ps)           10929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell132   9679  10929  610561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell132        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 610561p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10929
-------------------------------------   ----- 
End-of-path arrival time (ps)           10929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell138   9679  10929  610561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell138        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 610806p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10684
-------------------------------------   ----- 
End-of-path arrival time (ps)           10684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell74   1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell85   9434  10684  610806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell85         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610806p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10684
-------------------------------------   ----- 
End-of-path arrival time (ps)           10684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell94   9434  10684  610806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell94         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 610806p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10684
-------------------------------------   ----- 
End-of-path arrival time (ps)           10684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell110   9434  10684  610806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell110        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 610806p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10684
-------------------------------------   ----- 
End-of-path arrival time (ps)           10684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell115   9434  10684  610806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell115        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 610935p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10555
-------------------------------------   ----- 
End-of-path arrival time (ps)           10555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell102   9305  10555  610935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell102        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 610935p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10555
-------------------------------------   ----- 
End-of-path arrival time (ps)           10555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell103   9305  10555  610935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell103        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 610935p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10555
-------------------------------------   ----- 
End-of-path arrival time (ps)           10555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell117   9305  10555  610935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell117        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 610935p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10555
-------------------------------------   ----- 
End-of-path arrival time (ps)           10555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell130   9305  10555  610935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell130        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 610945p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10545
-------------------------------------   ----- 
End-of-path arrival time (ps)           10545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell73   1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell84   9295  10545  610945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell84         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 610945p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10545
-------------------------------------   ----- 
End-of-path arrival time (ps)           10545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell90   9295  10545  610945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell90         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 610945p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10545
-------------------------------------   ----- 
End-of-path arrival time (ps)           10545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell98   9295  10545  610945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell98         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 610945p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10545
-------------------------------------   ----- 
End-of-path arrival time (ps)           10545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell99   9295  10545  610945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell99         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 610999p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10491
-------------------------------------   ----- 
End-of-path arrival time (ps)           10491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell87   9241  10491  610999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell87         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 610999p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10491
-------------------------------------   ----- 
End-of-path arrival time (ps)           10491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell104   9241  10491  610999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell104        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 610999p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10491
-------------------------------------   ----- 
End-of-path arrival time (ps)           10491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell113   9241  10491  610999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell113        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610999p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10491
-------------------------------------   ----- 
End-of-path arrival time (ps)           10491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell127   9241  10491  610999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell127        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 611026p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10464
-------------------------------------   ----- 
End-of-path arrival time (ps)           10464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell71   1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell79   9214  10464  611026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell79         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 611026p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10464
-------------------------------------   ----- 
End-of-path arrival time (ps)           10464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell71   1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell80   9214  10464  611026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell80         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 611026p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10464
-------------------------------------   ----- 
End-of-path arrival time (ps)           10464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell71   1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell86   9214  10464  611026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell86         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611026p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10464
-------------------------------------   ----- 
End-of-path arrival time (ps)           10464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell120   9214  10464  611026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell120        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611028p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10462
-------------------------------------   ----- 
End-of-path arrival time (ps)           10462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell118   9212  10462  611028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell118        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 611028p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10462
-------------------------------------   ----- 
End-of-path arrival time (ps)           10462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell121   9212  10462  611028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell121        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611028p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10462
-------------------------------------   ----- 
End-of-path arrival time (ps)           10462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell131   9212  10462  611028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell131        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 611049p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10441
-------------------------------------   ----- 
End-of-path arrival time (ps)           10441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell71   1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell81   9191  10441  611049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell81         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 611049p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10441
-------------------------------------   ----- 
End-of-path arrival time (ps)           10441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell108   9191  10441  611049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell108        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 611049p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10441
-------------------------------------   ----- 
End-of-path arrival time (ps)           10441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell124   9191  10441  611049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell124        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611049p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10441
-------------------------------------   ----- 
End-of-path arrival time (ps)           10441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell134   9191  10441  611049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell134        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 611145p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10345
-------------------------------------   ----- 
End-of-path arrival time (ps)           10345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell76   1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell83   9095  10345  611145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell83         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 611145p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10345
-------------------------------------   ----- 
End-of-path arrival time (ps)           10345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell89   9095  10345  611145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell89         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611145p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10345
-------------------------------------   ----- 
End-of-path arrival time (ps)           10345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell109   9095  10345  611145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell109        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 611145p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10345
-------------------------------------   ----- 
End-of-path arrival time (ps)           10345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell111   9095  10345  611145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell111        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611157p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10333
-------------------------------------   ----- 
End-of-path arrival time (ps)           10333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell97   9083  10333  611157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell97         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 611157p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10333
-------------------------------------   ----- 
End-of-path arrival time (ps)           10333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell100   9083  10333  611157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell100        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 611195p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10295
-------------------------------------   ----- 
End-of-path arrival time (ps)           10295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell92   9045  10295  611195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell92         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611195p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10295
-------------------------------------   ----- 
End-of-path arrival time (ps)           10295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell116   9045  10295  611195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell116        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 611195p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10295
-------------------------------------   ----- 
End-of-path arrival time (ps)           10295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell123   9045  10295  611195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell123        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611195p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10295
-------------------------------------   ----- 
End-of-path arrival time (ps)           10295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell137   9045  10295  611195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell137        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 611306p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10184
-------------------------------------   ----- 
End-of-path arrival time (ps)           10184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell91   8934  10184  611306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell91         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 611306p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10184
-------------------------------------   ----- 
End-of-path arrival time (ps)           10184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell112   8934  10184  611306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell112        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 611306p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10184
-------------------------------------   ----- 
End-of-path arrival time (ps)           10184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell126   8934  10184  611306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell126        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 611401p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10089
-------------------------------------   ----- 
End-of-path arrival time (ps)           10089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell74   1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell84   8839  10089  611401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell84         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611401p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10089
-------------------------------------   ----- 
End-of-path arrival time (ps)           10089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell90   8839  10089  611401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell90         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 611401p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10089
-------------------------------------   ----- 
End-of-path arrival time (ps)           10089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell98   8839  10089  611401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell98         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 611401p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10089
-------------------------------------   ----- 
End-of-path arrival time (ps)           10089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell99   8839  10089  611401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell99         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 611434p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10056
-------------------------------------   ----- 
End-of-path arrival time (ps)           10056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell73   8116  10056  611434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 611604p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9886
-------------------------------------   ---- 
End-of-path arrival time (ps)           9886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell73   1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell79   8636   9886  611604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell79         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 611604p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9886
-------------------------------------   ---- 
End-of-path arrival time (ps)           9886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell73   1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell80   8636   9886  611604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell80         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 611604p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9886
-------------------------------------   ---- 
End-of-path arrival time (ps)           9886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell73   1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell86   8636   9886  611604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell86         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 611604p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9886
-------------------------------------   ---- 
End-of-path arrival time (ps)           9886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell120   8636   9886  611604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell120        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611607p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9883
-------------------------------------   ---- 
End-of-path arrival time (ps)           9883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell118   8633   9883  611607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell118        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 611607p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9883
-------------------------------------   ---- 
End-of-path arrival time (ps)           9883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell121   8633   9883  611607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell121        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611607p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9883
-------------------------------------   ---- 
End-of-path arrival time (ps)           9883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell131   8633   9883  611607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell131        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 611615p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9875
-------------------------------------   ---- 
End-of-path arrival time (ps)           9875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell91   8625   9875  611615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell91         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 611615p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9875
-------------------------------------   ---- 
End-of-path arrival time (ps)           9875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell112   8625   9875  611615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell112        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 611615p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9875
-------------------------------------   ---- 
End-of-path arrival time (ps)           9875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell126   8625   9875  611615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell126        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 611617p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9873
-------------------------------------   ---- 
End-of-path arrival time (ps)           9873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell74   1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell83   8623   9873  611617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell83         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 611617p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9873
-------------------------------------   ---- 
End-of-path arrival time (ps)           9873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell89   8623   9873  611617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell89         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 611617p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9873
-------------------------------------   ---- 
End-of-path arrival time (ps)           9873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell109   8623   9873  611617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell109        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 611617p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9873
-------------------------------------   ---- 
End-of-path arrival time (ps)           9873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell111   8623   9873  611617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell111        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 611624p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9866
-------------------------------------   ---- 
End-of-path arrival time (ps)           9866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell73   1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell81   8616   9866  611624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell81         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 611624p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9866
-------------------------------------   ---- 
End-of-path arrival time (ps)           9866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell108   8616   9866  611624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell108        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 611624p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9866
-------------------------------------   ---- 
End-of-path arrival time (ps)           9866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell124   8616   9866  611624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell124        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611624p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9866
-------------------------------------   ---- 
End-of-path arrival time (ps)           9866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell134   8616   9866  611624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell134        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611631p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9859
-------------------------------------   ---- 
End-of-path arrival time (ps)           9859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell97   8609   9859  611631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell97         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 611631p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9859
-------------------------------------   ---- 
End-of-path arrival time (ps)           9859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell100   8609   9859  611631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell100        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 611841p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9649
-------------------------------------   ---- 
End-of-path arrival time (ps)           9649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell93   8399   9649  611841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell93         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 611841p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9649
-------------------------------------   ---- 
End-of-path arrival time (ps)           9649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell95   8399   9649  611841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell95         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 611889p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9601
-------------------------------------   ---- 
End-of-path arrival time (ps)           9601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell92   8351   9601  611889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell92         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611889p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9601
-------------------------------------   ---- 
End-of-path arrival time (ps)           9601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell116   8351   9601  611889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell116        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 611889p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9601
-------------------------------------   ---- 
End-of-path arrival time (ps)           9601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell123   8351   9601  611889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell123        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611889p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9601
-------------------------------------   ---- 
End-of-path arrival time (ps)           9601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell137   8351   9601  611889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell137        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 611896p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9594
-------------------------------------   ---- 
End-of-path arrival time (ps)           9594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell102   8344   9594  611896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell102        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 611896p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9594
-------------------------------------   ---- 
End-of-path arrival time (ps)           9594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell103   8344   9594  611896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell103        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 611896p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9594
-------------------------------------   ---- 
End-of-path arrival time (ps)           9594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell117   8344   9594  611896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell117        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611896p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9594
-------------------------------------   ---- 
End-of-path arrival time (ps)           9594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell130   8344   9594  611896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell130        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 611908p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9582
-------------------------------------   ---- 
End-of-path arrival time (ps)           9582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell72   1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell85   8332   9582  611908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell85         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 611908p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9582
-------------------------------------   ---- 
End-of-path arrival time (ps)           9582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell94   8332   9582  611908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell94         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 611908p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9582
-------------------------------------   ---- 
End-of-path arrival time (ps)           9582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell110   8332   9582  611908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell110        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 611908p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9582
-------------------------------------   ---- 
End-of-path arrival time (ps)           9582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell115   8332   9582  611908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell115        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 611913p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9577
-------------------------------------   ---- 
End-of-path arrival time (ps)           9577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell75   1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell84   8327   9577  611913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell84         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611913p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9577
-------------------------------------   ---- 
End-of-path arrival time (ps)           9577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell90   8327   9577  611913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell90         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 611913p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9577
-------------------------------------   ---- 
End-of-path arrival time (ps)           9577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell98   8327   9577  611913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell98         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 611913p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9577
-------------------------------------   ---- 
End-of-path arrival time (ps)           9577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell99   8327   9577  611913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell99         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 611960p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9530
-------------------------------------   ---- 
End-of-path arrival time (ps)           9530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell73   1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell77   8280   9530  611960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell77         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 611960p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9530
-------------------------------------   ---- 
End-of-path arrival time (ps)           9530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell128   8280   9530  611960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell128        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 611960p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9530
-------------------------------------   ---- 
End-of-path arrival time (ps)           9530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell139   8280   9530  611960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell139        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 611968p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9522
-------------------------------------   ---- 
End-of-path arrival time (ps)           9522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell102   8272   9522  611968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell102        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 611968p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9522
-------------------------------------   ---- 
End-of-path arrival time (ps)           9522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell103   8272   9522  611968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell103        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 611968p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9522
-------------------------------------   ---- 
End-of-path arrival time (ps)           9522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell117   8272   9522  611968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell117        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611968p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9522
-------------------------------------   ---- 
End-of-path arrival time (ps)           9522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell130   8272   9522  611968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell130        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 611994p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9496
-------------------------------------   ---- 
End-of-path arrival time (ps)           9496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell71   1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell82   8246   9496  611994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell82         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611994p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9496
-------------------------------------   ---- 
End-of-path arrival time (ps)           9496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell88   8246   9496  611994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell88         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 611994p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9496
-------------------------------------   ---- 
End-of-path arrival time (ps)           9496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell122   8246   9496  611994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell122        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 611994p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9496
-------------------------------------   ---- 
End-of-path arrival time (ps)           9496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell135   8246   9496  611994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell135        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 612054p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9436
-------------------------------------   ---- 
End-of-path arrival time (ps)           9436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell96   8186   9436  612054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell96         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 612054p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9436
-------------------------------------   ---- 
End-of-path arrival time (ps)           9436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell114   8186   9436  612054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell114        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 612054p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9436
-------------------------------------   ---- 
End-of-path arrival time (ps)           9436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell132   8186   9436  612054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell132        0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 612054p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9436
-------------------------------------   ---- 
End-of-path arrival time (ps)           9436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell138   8186   9436  612054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell138        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 612249p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9241
-------------------------------------   ---- 
End-of-path arrival time (ps)           9241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  593165  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell75   7301   9241  612249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 612286p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9204
-------------------------------------   ---- 
End-of-path arrival time (ps)           9204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell107   7954   9204  612286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell107        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 612286p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9204
-------------------------------------   ---- 
End-of-path arrival time (ps)           9204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell133   7954   9204  612286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell133        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 612286p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9204
-------------------------------------   ---- 
End-of-path arrival time (ps)           9204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell136   7954   9204  612286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell136        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 612286p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9204
-------------------------------------   ---- 
End-of-path arrival time (ps)           9204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell140   7954   9204  612286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell140        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 612368p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9122
-------------------------------------   ---- 
End-of-path arrival time (ps)           9122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  593444  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell76   7182   9122  612368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 612539p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8951
-------------------------------------   ---- 
End-of-path arrival time (ps)           8951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell101   7701   8951  612539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell101        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 612539p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8951
-------------------------------------   ---- 
End-of-path arrival time (ps)           8951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell105   7701   8951  612539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell105        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 612539p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8951
-------------------------------------   ---- 
End-of-path arrival time (ps)           8951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell106   7701   8951  612539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell106        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 612539p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8951
-------------------------------------   ---- 
End-of-path arrival time (ps)           8951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell125   7701   8951  612539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell125        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 612702p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8788
-------------------------------------   ---- 
End-of-path arrival time (ps)           8788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell76   1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell78   7538   8788  612702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell78         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 612702p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8788
-------------------------------------   ---- 
End-of-path arrival time (ps)           8788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell119   7538   8788  612702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell119        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 612702p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8788
-------------------------------------   ---- 
End-of-path arrival time (ps)           8788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell129   7538   8788  612702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell129        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 612709p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8781
-------------------------------------   ---- 
End-of-path arrival time (ps)           8781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell93   7531   8781  612709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell93         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 612709p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8781
-------------------------------------   ---- 
End-of-path arrival time (ps)           8781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell95   7531   8781  612709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell95         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 612714p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8776
-------------------------------------   ---- 
End-of-path arrival time (ps)           8776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell76   1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell77   7526   8776  612714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell77         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 612714p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8776
-------------------------------------   ---- 
End-of-path arrival time (ps)           8776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell128   7526   8776  612714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell128        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 612714p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8776
-------------------------------------   ---- 
End-of-path arrival time (ps)           8776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell139   7526   8776  612714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell139        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612837p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8653
-------------------------------------   ---- 
End-of-path arrival time (ps)           8653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell74   1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell81   7403   8653  612837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell81         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 612837p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8653
-------------------------------------   ---- 
End-of-path arrival time (ps)           8653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell108   7403   8653  612837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell108        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 612837p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8653
-------------------------------------   ---- 
End-of-path arrival time (ps)           8653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell124   7403   8653  612837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell124        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 612837p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8653
-------------------------------------   ---- 
End-of-path arrival time (ps)           8653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell134   7403   8653  612837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell134        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 612850p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8640
-------------------------------------   ---- 
End-of-path arrival time (ps)           8640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell73   1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell82   7390   8640  612850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell82         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 612850p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8640
-------------------------------------   ---- 
End-of-path arrival time (ps)           8640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73   1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell88   7390   8640  612850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell88         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612850p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8640
-------------------------------------   ---- 
End-of-path arrival time (ps)           8640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell122   7390   8640  612850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell122        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 612850p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8640
-------------------------------------   ---- 
End-of-path arrival time (ps)           8640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell135   7390   8640  612850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell135        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 612858p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8632
-------------------------------------   ---- 
End-of-path arrival time (ps)           8632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  593065  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell74   6692   8632  612858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 612915p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8575
-------------------------------------   ---- 
End-of-path arrival time (ps)           8575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  593103  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell72   6635   8575  612915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 612966p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8524
-------------------------------------   ---- 
End-of-path arrival time (ps)           8524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell118   7274   8524  612966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell118        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 612966p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8524
-------------------------------------   ---- 
End-of-path arrival time (ps)           8524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell121   7274   8524  612966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell121        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 612966p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8524
-------------------------------------   ---- 
End-of-path arrival time (ps)           8524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell131   7274   8524  612966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell131        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 612973p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8517
-------------------------------------   ---- 
End-of-path arrival time (ps)           8517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell75   1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell79   7267   8517  612973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell79         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 612973p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8517
-------------------------------------   ---- 
End-of-path arrival time (ps)           8517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell75   1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell80   7267   8517  612973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell80         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612973p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8517
-------------------------------------   ---- 
End-of-path arrival time (ps)           8517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell75   1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell86   7267   8517  612973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell86         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 612973p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8517
-------------------------------------   ---- 
End-of-path arrival time (ps)           8517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell120   7267   8517  612973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell120        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612997p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8493
-------------------------------------   ---- 
End-of-path arrival time (ps)           8493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell75   1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell81   7243   8493  612997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell81         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 612997p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8493
-------------------------------------   ---- 
End-of-path arrival time (ps)           8493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell108   7243   8493  612997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell108        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 612997p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8493
-------------------------------------   ---- 
End-of-path arrival time (ps)           8493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell124   7243   8493  612997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell124        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 612997p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8493
-------------------------------------   ---- 
End-of-path arrival time (ps)           8493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell134   7243   8493  612997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell134        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 613003p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8487
-------------------------------------   ---- 
End-of-path arrival time (ps)           8487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell74   1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell78   7237   8487  613003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell78         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 613003p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8487
-------------------------------------   ---- 
End-of-path arrival time (ps)           8487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell119   7237   8487  613003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell119        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 613003p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8487
-------------------------------------   ---- 
End-of-path arrival time (ps)           8487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell129   7237   8487  613003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell129        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 613306p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8184
-------------------------------------   ---- 
End-of-path arrival time (ps)           8184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell75   1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell78   6934   8184  613306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell78         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 613306p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8184
-------------------------------------   ---- 
End-of-path arrival time (ps)           8184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell119   6934   8184  613306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell119        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 613306p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8184
-------------------------------------   ---- 
End-of-path arrival time (ps)           8184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell129   6934   8184  613306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell129        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 613386p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8104
-------------------------------------   ---- 
End-of-path arrival time (ps)           8104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell118   6854   8104  613386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell118        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613386p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8104
-------------------------------------   ---- 
End-of-path arrival time (ps)           8104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell121   6854   8104  613386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell121        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 613386p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8104
-------------------------------------   ---- 
End-of-path arrival time (ps)           8104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell131   6854   8104  613386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell131        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 613528p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7962
-------------------------------------   ---- 
End-of-path arrival time (ps)           7962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell93   6712   7962  613528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell93         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 613528p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7962
-------------------------------------   ---- 
End-of-path arrival time (ps)           7962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell95   6712   7962  613528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell95         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 613587p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7903
-------------------------------------   ---- 
End-of-path arrival time (ps)           7903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell87   6653   7903  613587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell87         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 613587p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7903
-------------------------------------   ---- 
End-of-path arrival time (ps)           7903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell104   6653   7903  613587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell104        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 613587p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7903
-------------------------------------   ---- 
End-of-path arrival time (ps)           7903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell113   6653   7903  613587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell113        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 613587p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7903
-------------------------------------   ---- 
End-of-path arrival time (ps)           7903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell127   6653   7903  613587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell127        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 613800p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7690
-------------------------------------   ---- 
End-of-path arrival time (ps)           7690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell74   1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell79   6440   7690  613800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell79         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 613800p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7690
-------------------------------------   ---- 
End-of-path arrival time (ps)           7690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell74   1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell80   6440   7690  613800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell80         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 613800p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7690
-------------------------------------   ---- 
End-of-path arrival time (ps)           7690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell74   1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell86   6440   7690  613800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell86         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 613800p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7690
-------------------------------------   ---- 
End-of-path arrival time (ps)           7690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell120   6440   7690  613800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell120        0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 613898p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7592
-------------------------------------   ---- 
End-of-path arrival time (ps)           7592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  589543  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell71   5652   7592  613898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 613934p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7556
-------------------------------------   ---- 
End-of-path arrival time (ps)           7556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell74   1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell77   6306   7556  613934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell77         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 613934p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7556
-------------------------------------   ---- 
End-of-path arrival time (ps)           7556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell128   6306   7556  613934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell128        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 613934p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7556
-------------------------------------   ---- 
End-of-path arrival time (ps)           7556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell139   6306   7556  613934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell139        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 613941p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7549
-------------------------------------   ---- 
End-of-path arrival time (ps)           7549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell76   1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell82   6299   7549  613941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell82         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 613941p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7549
-------------------------------------   ---- 
End-of-path arrival time (ps)           7549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell88   6299   7549  613941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell88         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 613941p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7549
-------------------------------------   ---- 
End-of-path arrival time (ps)           7549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell122   6299   7549  613941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell122        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 613941p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7549
-------------------------------------   ---- 
End-of-path arrival time (ps)           7549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell135   6299   7549  613941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell135        0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 614197p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7293
-------------------------------------   ---- 
End-of-path arrival time (ps)           7293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell107   6043   7293  614197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell107        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 614197p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7293
-------------------------------------   ---- 
End-of-path arrival time (ps)           7293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell133   6043   7293  614197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell133        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 614197p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7293
-------------------------------------   ---- 
End-of-path arrival time (ps)           7293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell136   6043   7293  614197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell136        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 614197p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7293
-------------------------------------   ---- 
End-of-path arrival time (ps)           7293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell140   6043   7293  614197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell140        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 614485p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7005
-------------------------------------   ---- 
End-of-path arrival time (ps)           7005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell102   5755   7005  614485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell102        0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 614485p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7005
-------------------------------------   ---- 
End-of-path arrival time (ps)           7005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell103   5755   7005  614485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell103        0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 614485p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7005
-------------------------------------   ---- 
End-of-path arrival time (ps)           7005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell117   5755   7005  614485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell117        0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 614485p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7005
-------------------------------------   ---- 
End-of-path arrival time (ps)           7005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell130   5755   7005  614485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell130        0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 614504p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6986
-------------------------------------   ---- 
End-of-path arrival time (ps)           6986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell72   1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell84   5736   6986  614504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell84         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 614504p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6986
-------------------------------------   ---- 
End-of-path arrival time (ps)           6986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell90   5736   6986  614504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell90         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 614504p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6986
-------------------------------------   ---- 
End-of-path arrival time (ps)           6986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell98   5736   6986  614504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell98         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 614504p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6986
-------------------------------------   ---- 
End-of-path arrival time (ps)           6986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell99   5736   6986  614504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell99         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614812p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6678
-------------------------------------   ---- 
End-of-path arrival time (ps)           6678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q        macrocell73   1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell78   5428   6678  614812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell78         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 614812p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6678
-------------------------------------   ---- 
End-of-path arrival time (ps)           6678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell119   5428   6678  614812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell119        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 614812p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6678
-------------------------------------   ---- 
End-of-path arrival time (ps)           6678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell129   5428   6678  614812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell129        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 614897p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6593
-------------------------------------   ---- 
End-of-path arrival time (ps)           6593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell107   5343   6593  614897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell107        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 614897p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6593
-------------------------------------   ---- 
End-of-path arrival time (ps)           6593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell133   5343   6593  614897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell133        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 614897p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6593
-------------------------------------   ---- 
End-of-path arrival time (ps)           6593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell136   5343   6593  614897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell136        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 614897p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6593
-------------------------------------   ---- 
End-of-path arrival time (ps)           6593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell140   5343   6593  614897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell140        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 614925p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6565
-------------------------------------   ---- 
End-of-path arrival time (ps)           6565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell118   5315   6565  614925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell118        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 614925p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6565
-------------------------------------   ---- 
End-of-path arrival time (ps)           6565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell121   5315   6565  614925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell121        0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614925p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6565
-------------------------------------   ---- 
End-of-path arrival time (ps)           6565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell131   5315   6565  614925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell131        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 615054p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6436
-------------------------------------   ---- 
End-of-path arrival time (ps)           6436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell101   5186   6436  615054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell101        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 615054p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6436
-------------------------------------   ---- 
End-of-path arrival time (ps)           6436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell105   5186   6436  615054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell105        0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 615054p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6436
-------------------------------------   ---- 
End-of-path arrival time (ps)           6436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell106   5186   6436  615054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell106        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 615054p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6436
-------------------------------------   ---- 
End-of-path arrival time (ps)           6436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell125   5186   6436  615054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell125        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 615060p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6430
-------------------------------------   ---- 
End-of-path arrival time (ps)           6430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell92   5180   6430  615060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell92         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 615060p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6430
-------------------------------------   ---- 
End-of-path arrival time (ps)           6430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell116   5180   6430  615060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell116        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 615060p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6430
-------------------------------------   ---- 
End-of-path arrival time (ps)           6430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell123   5180   6430  615060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell123        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 615060p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6430
-------------------------------------   ---- 
End-of-path arrival time (ps)           6430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell137   5180   6430  615060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell137        0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 615065p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6425
-------------------------------------   ---- 
End-of-path arrival time (ps)           6425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell96   5175   6425  615065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell96         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 615065p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6425
-------------------------------------   ---- 
End-of-path arrival time (ps)           6425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell114   5175   6425  615065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell114        0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 615065p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6425
-------------------------------------   ---- 
End-of-path arrival time (ps)           6425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell132   5175   6425  615065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell132        0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 615065p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6425
-------------------------------------   ---- 
End-of-path arrival time (ps)           6425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell138   5175   6425  615065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell138        0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 615079p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6411
-------------------------------------   ---- 
End-of-path arrival time (ps)           6411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell71   1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell85   5161   6411  615079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell85         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 615079p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6411
-------------------------------------   ---- 
End-of-path arrival time (ps)           6411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell94   5161   6411  615079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell94         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 615079p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6411
-------------------------------------   ---- 
End-of-path arrival time (ps)           6411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell110   5161   6411  615079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell110        0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 615079p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6411
-------------------------------------   ---- 
End-of-path arrival time (ps)           6411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell115   5161   6411  615079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell115        0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 615184p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6306
-------------------------------------   ---- 
End-of-path arrival time (ps)           6306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell75   1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell82   5056   6306  615184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell82         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 615184p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6306
-------------------------------------   ---- 
End-of-path arrival time (ps)           6306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell88   5056   6306  615184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell88         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 615184p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6306
-------------------------------------   ---- 
End-of-path arrival time (ps)           6306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell122   5056   6306  615184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell122        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 615184p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6306
-------------------------------------   ---- 
End-of-path arrival time (ps)           6306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell135   5056   6306  615184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell135        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 615466p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6024
-------------------------------------   ---- 
End-of-path arrival time (ps)           6024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q        macrocell74   1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell82   4774   6024  615466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell82         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 615466p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6024
-------------------------------------   ---- 
End-of-path arrival time (ps)           6024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74   1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell88   4774   6024  615466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell88         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 615466p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6024
-------------------------------------   ---- 
End-of-path arrival time (ps)           6024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell122   4774   6024  615466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell122        0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 615466p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6024
-------------------------------------   ---- 
End-of-path arrival time (ps)           6024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell135   4774   6024  615466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell135        0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 615500p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5990
-------------------------------------   ---- 
End-of-path arrival time (ps)           5990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell87   4740   5990  615500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell87         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 615500p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5990
-------------------------------------   ---- 
End-of-path arrival time (ps)           5990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell104   4740   5990  615500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell104        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 615500p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5990
-------------------------------------   ---- 
End-of-path arrival time (ps)           5990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell113   4740   5990  615500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell113        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 615500p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5990
-------------------------------------   ---- 
End-of-path arrival time (ps)           5990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell127   4740   5990  615500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell127        0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 615564p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           5926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell72   1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell79   4676   5926  615564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell79         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 615564p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           5926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell72   1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell80   4676   5926  615564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell80         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 615564p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           5926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell72   1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell86   4676   5926  615564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell86         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 615564p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           5926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell120   4676   5926  615564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell120        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 615583p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5907
-------------------------------------   ---- 
End-of-path arrival time (ps)           5907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell72   1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell81   4657   5907  615583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell81         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 615583p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5907
-------------------------------------   ---- 
End-of-path arrival time (ps)           5907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell108   4657   5907  615583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell108        0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 615583p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5907
-------------------------------------   ---- 
End-of-path arrival time (ps)           5907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell124   4657   5907  615583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell124        0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 615583p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5907
-------------------------------------   ---- 
End-of-path arrival time (ps)           5907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell134   4657   5907  615583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell134        0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 615702p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5788
-------------------------------------   ---- 
End-of-path arrival time (ps)           5788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell107   4538   5788  615702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell107        0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 615702p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5788
-------------------------------------   ---- 
End-of-path arrival time (ps)           5788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell133   4538   5788  615702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell133        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 615702p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5788
-------------------------------------   ---- 
End-of-path arrival time (ps)           5788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell136   4538   5788  615702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell136        0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 615702p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5788
-------------------------------------   ---- 
End-of-path arrival time (ps)           5788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell73         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_3\/q         macrocell73    1250   1250  593732  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell140   4538   5788  615702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell140        0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 615751p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5739
-------------------------------------   ---- 
End-of-path arrival time (ps)           5739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell72   1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell78   4489   5739  615751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell78         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 615751p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5739
-------------------------------------   ---- 
End-of-path arrival time (ps)           5739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell119   4489   5739  615751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell119        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 615751p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5739
-------------------------------------   ---- 
End-of-path arrival time (ps)           5739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell129   4489   5739  615751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell129        0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 615773p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5717
-------------------------------------   ---- 
End-of-path arrival time (ps)           5717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell72   1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell77   4467   5717  615773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell77         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 615773p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5717
-------------------------------------   ---- 
End-of-path arrival time (ps)           5717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell128   4467   5717  615773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell128        0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 615773p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5717
-------------------------------------   ---- 
End-of-path arrival time (ps)           5717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell139   4467   5717  615773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell139        0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_TS:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_TS:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 615794p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -5360
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:CtrlReg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:CtrlReg\/control_1    controlcell3   1210   1210  607008  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/load  count7cell     2636   3846  615794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 616028p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell93   4212   5462  616028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell93         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 616028p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5462
-------------------------------------   ---- 
End-of-path arrival time (ps)           5462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell95   4212   5462  616028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell95         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 616077p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5413
-------------------------------------   ---- 
End-of-path arrival time (ps)           5413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell93   4163   5413  616077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell93         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 616077p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5413
-------------------------------------   ---- 
End-of-path arrival time (ps)           5413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75   1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell95   4163   5413  616077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell95         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 616127p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q        macrocell71   1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell83   4113   5363  616127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell83         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 616127p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell89   4113   5363  616127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell89         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 616127p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell109   4113   5363  616127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell109        0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 616127p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell111   4113   5363  616127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell111        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 616197p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           5293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell102   4043   5293  616197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell102        0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 616197p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           5293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell103   4043   5293  616197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell103        0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 616197p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           5293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell117   4043   5293  616197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell117        0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 616197p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           5293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell130   4043   5293  616197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell130        0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 616212p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5278
-------------------------------------   ---- 
End-of-path arrival time (ps)           5278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell76   1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell84   4028   5278  616212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell84         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 616212p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5278
-------------------------------------   ---- 
End-of-path arrival time (ps)           5278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell90   4028   5278  616212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell90         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 616212p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5278
-------------------------------------   ---- 
End-of-path arrival time (ps)           5278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell98   4028   5278  616212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell98         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 616212p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5278
-------------------------------------   ---- 
End-of-path arrival time (ps)           5278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76   1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell99   4028   5278  616212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell99         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 616233p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5257
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell107   4007   5257  616233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell107        0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 616233p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5257
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell133   4007   5257  616233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell133        0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 616233p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5257
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell136   4007   5257  616233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell136        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 616233p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5257
-------------------------------------   ---- 
End-of-path arrival time (ps)           5257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_2\/q         macrocell74    1250   1250  596432  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell140   4007   5257  616233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell140        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 616522p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell97   3718   4968  616522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell97         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 616522p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell100   3718   4968  616522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell100        0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 616524p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4966
-------------------------------------   ---- 
End-of-path arrival time (ps)           4966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71   1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell91   3716   4966  616524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell91         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 616524p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4966
-------------------------------------   ---- 
End-of-path arrival time (ps)           4966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell112   3716   4966  616524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell112        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 616524p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4966
-------------------------------------   ---- 
End-of-path arrival time (ps)           4966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell71         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_5\/q         macrocell71    1250   1250  592198  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell126   3716   4966  616524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell126        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 616641p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell107   3599   4849  616641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell107        0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 616641p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell133   3599   4849  616641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell133        0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 616641p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell136   3599   4849  616641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell136        0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 616641p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell140   3599   4849  616641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell140        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 616642p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q        macrocell72   1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell82   3598   4848  616642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell82         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 616642p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72   1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell88   3598   4848  616642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell88         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 616642p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell122   3598   4848  616642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell122        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 616642p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell72         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_4\/q         macrocell72    1250   1250  596835  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell135   3598   4848  616642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell135        0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 616774p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q        macrocell75   1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell77   3466   4716  616774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell77         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 616774p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell128   3466   4716  616774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell128        0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 616774p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell75         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_1\/q         macrocell75    1250   1250  594955  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell139   3466   4716  616774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell139        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 617150p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell118   3090   4340  617150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell118        0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 617150p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell121   3090   4340  617150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell121        0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 617150p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell131   3090   4340  617150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell131        0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 617156p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell76   1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell81   3084   4334  617156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell81         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 617156p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell108   3084   4334  617156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell108        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 617156p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell124   3084   4334  617156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell124        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 617156p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell134   3084   4334  617156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell134        0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 617276p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell76   1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell79   2964   4214  617276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell79         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 617276p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell76   1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell80   2964   4214  617276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell80         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 617276p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q        macrocell76   1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell86   2964   4214  617276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell86         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 617276p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:AMuxHw_2_Decoder_old_id_0\/q         macrocell76    1250   1250  594699  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell120   2964   4214  617276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell120        0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_192/q
Path End       : \ADC_TS:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_TS:bSAR_SEQ:EOCSts\/clock
Path slack     : 617375p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                     -500
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7125
-------------------------------------   ---- 
End-of-path arrival time (ps)           7125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_192/clock_0                                            macrocell141        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
Net_192/q                          macrocell141   1250   1250  617375  RISE       1
\ADC_TS:bSAR_SEQ:EOCSts\/status_0  statuscell1    5875   7125  617375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_192/clk_en
Capture Clock  : Net_192/clock_0
Path slack     : 617538p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -2100
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5362
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:CtrlReg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  617538  RISE       1
Net_192/clk_en                       macrocell141   4152   5362  617538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_192/clock_0                                            macrocell141        0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_TS:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_TS:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 617538p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -2100
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5362
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:CtrlReg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  617538  RISE       1
\ADC_TS:bSAR_SEQ:nrq_reg\/clk_en     macrocell143   4152   5362  617538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:nrq_reg\/clock_0                          macrocell143        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_TS:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_TS:bSAR_SEQ:EOCSts\/clock
Path slack     : 617538p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -2100
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5362
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:CtrlReg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:CtrlReg\/control_0  controlcell3   1210   1210  617538  RISE       1
\ADC_TS:bSAR_SEQ:EOCSts\/clk_en      statuscell1    4152   5362  617538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:nrq_reg\/q
Path End       : Net_192/main_1
Capture Clock  : Net_192/clock_0
Path slack     : 617945p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -3510
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:nrq_reg\/clock_0                          macrocell143        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:nrq_reg\/q  macrocell143   1250   1250  617945  RISE       1
Net_192/main_1               macrocell141   2295   3545  617945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_192/clock_0                                            macrocell141        0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_TS:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_TS:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_TS:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 619392p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_TS_IntClock:R#1 vs. ADC_TS_IntClock:R#2)   625000
- Setup time                                                    -2100
------------------------------------------------------------   ------ 
End-of-path required time (ps)                                 622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3508
-------------------------------------   ---- 
End-of-path arrival time (ps)           3508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:CtrlReg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_TS:bSAR_SEQ:CtrlReg\/control_0      controlcell3   1210   1210  617538  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     2298   3508  619392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_TS:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1056117p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21026
-------------------------------------   ----- 
End-of-path arrival time (ps)           21026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell39     1250   1250  1056117  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell2      9895  11145  1056117  RISE       1
\UART:BUART:counter_load_not\/q                macrocell2      3350  14495  1056117  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   6531  21026  1056117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 1059731p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23102
-------------------------------------   ----- 
End-of-path arrival time (ps)           23102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q        macrocell39    1250   1250  1056117  RISE       1
\UART:BUART:tx_status_0\/main_1  macrocell3     9895  11145  1059731  RISE       1
\UART:BUART:tx_status_0\/q       macrocell3     3350  14495  1059731  RISE       1
\UART:BUART:sTX:TxSts\/status_0  statusicell1   8607  23102  1059731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1061530p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16444
-------------------------------------   ----- 
End-of-path arrival time (ps)           16444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell42   1250   1250  1061530  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell5    9591  10841  1061530  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell5    3350  14191  1061530  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2253  16444  1061530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1066537p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10786
-------------------------------------   ----- 
End-of-path arrival time (ps)           10786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell42     1250   1250  1061530  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   9536  10786  1066537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1067774p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12050
-------------------------------------   ----- 
End-of-path arrival time (ps)           12050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell39   1250   1250  1056117  RISE       1
\UART:BUART:txn\/main_2    macrocell37  10800  12050  1067774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1067774p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12050
-------------------------------------   ----- 
End-of-path arrival time (ps)           12050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell39   1250   1250  1056117  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell38  10800  12050  1067774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1068744p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11079
-------------------------------------   ----- 
End-of-path arrival time (ps)           11079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell38   1250   1250  1062672  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell40   9829  11079  1068744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1068873p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8450
-------------------------------------   ---- 
End-of-path arrival time (ps)           8450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell39     1250   1250  1056117  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   7200   8450  1068873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1068924p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10900
-------------------------------------   ----- 
End-of-path arrival time (ps)           10900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  1061530  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell43   9650  10900  1068924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1068924p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10900
-------------------------------------   ----- 
End-of-path arrival time (ps)           10900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  1061530  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell44   9650  10900  1068924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1068924p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10900
-------------------------------------   ----- 
End-of-path arrival time (ps)           10900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  1061530  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell51   9650  10900  1068924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1068983p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10841
-------------------------------------   ----- 
End-of-path arrival time (ps)           10841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  1061530  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell45   9591  10841  1068983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1068983p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10841
-------------------------------------   ----- 
End-of-path arrival time (ps)           10841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  1061530  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell46   9591  10841  1068983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1068983p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10841
-------------------------------------   ----- 
End-of-path arrival time (ps)           10841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell42   1250   1250  1061530  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell48   9591  10841  1068983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1069310p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10513
-------------------------------------   ----- 
End-of-path arrival time (ps)           10513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell38   1250   1250  1062672  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell39   9263  10513  1069310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1069310p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10513
-------------------------------------   ----- 
End-of-path arrival time (ps)           10513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell38   1250   1250  1062672  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell41   9263  10513  1069310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069324p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8000
-------------------------------------   ---- 
End-of-path arrival time (ps)           8000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell38     1250   1250  1062672  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   6750   8000  1069324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1069382p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13451
-------------------------------------   ----- 
End-of-path arrival time (ps)           13451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1069382  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell7      2288   5868  1069382  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell7      3350   9218  1069382  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell2    4234  13451  1069382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1069494p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10330
-------------------------------------   ----- 
End-of-path arrival time (ps)           10330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1069494  RISE       1
\UART:BUART:txn\/main_3                macrocell37     5960  10330  1069494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1069838p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9985
-------------------------------------   ---- 
End-of-path arrival time (ps)           9985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1060539  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell39     6405   9985  1069838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1070267p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9557
-------------------------------------   ---- 
End-of-path arrival time (ps)           9557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell40   1250   1250  1057716  RISE       1
\UART:BUART:txn\/main_4    macrocell37   8307   9557  1070267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1070267p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9557
-------------------------------------   ---- 
End-of-path arrival time (ps)           9557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell40   1250   1250  1057716  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell38   8307   9557  1070267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1070534p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9289
-------------------------------------   ---- 
End-of-path arrival time (ps)           9289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell41   1250   1250  1070534  RISE       1
\UART:BUART:txn\/main_6   macrocell37   8039   9289  1070534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1070534p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9289
-------------------------------------   ---- 
End-of-path arrival time (ps)           9289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell41   1250   1250  1070534  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell38   8039   9289  1070534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1071331p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8493
-------------------------------------   ---- 
End-of-path arrival time (ps)           8493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell39   1250   1250  1056117  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell40   7243   8493  1071331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1071353p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8470
-------------------------------------   ---- 
End-of-path arrival time (ps)           8470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell39   1250   1250  1056117  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell39   7220   8470  1071353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1071353p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8470
-------------------------------------   ---- 
End-of-path arrival time (ps)           8470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell39   1250   1250  1056117  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell41   7220   8470  1071353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071838p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5485
-------------------------------------   ---- 
End-of-path arrival time (ps)           5485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell47     1250   1250  1071838  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4235   5485  1071838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071999p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5324
-------------------------------------   ---- 
End-of-path arrival time (ps)           5324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1059748  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   5134   5324  1071999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1072011p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7812
-------------------------------------   ---- 
End-of-path arrival time (ps)           7812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1072011  RISE       1
\UART:BUART:txn\/main_5                      macrocell37     7622   7812  1072011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1072011p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7812
-------------------------------------   ---- 
End-of-path arrival time (ps)           7812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1072011  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell38     7622   7812  1072011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1072295p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7528
-------------------------------------   ---- 
End-of-path arrival time (ps)           7528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1059748  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell38     7338   7528  1072295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072681p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell43     1250   1250  1067762  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3392   4642  1072681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1073676p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6148
-------------------------------------   ---- 
End-of-path arrival time (ps)           6148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1072011  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell40     5958   6148  1073676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073910p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5913
-------------------------------------   ---- 
End-of-path arrival time (ps)           5913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell46   1250   1250  1068047  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell43   4663   5913  1073910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073910p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5913
-------------------------------------   ---- 
End-of-path arrival time (ps)           5913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell46   1250   1250  1068047  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell44   4663   5913  1073910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1073910p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5913
-------------------------------------   ---- 
End-of-path arrival time (ps)           5913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell46   1250   1250  1068047  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell51   4663   5913  1073910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074496p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5327
-------------------------------------   ---- 
End-of-path arrival time (ps)           5327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell40   1250   1250  1057716  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell39   4077   5327  1074496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074496p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5327
-------------------------------------   ---- 
End-of-path arrival time (ps)           5327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell40   1250   1250  1057716  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell41   4077   5327  1074496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074528p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5296
-------------------------------------   ---- 
End-of-path arrival time (ps)           5296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell40   1250   1250  1057716  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell40   4046   5296  1074528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074583p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5240
-------------------------------------   ---- 
End-of-path arrival time (ps)           5240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074583  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell43   3300   5240  1074583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074583p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5240
-------------------------------------   ---- 
End-of-path arrival time (ps)           5240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074583  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell44   3300   5240  1074583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074590p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5233
-------------------------------------   ---- 
End-of-path arrival time (ps)           5233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074590  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell43   3293   5233  1074590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074590p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5233
-------------------------------------   ---- 
End-of-path arrival time (ps)           5233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074590  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell44   3293   5233  1074590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074690p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5133
-------------------------------------   ---- 
End-of-path arrival time (ps)           5133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell38   1250   1250  1062672  RISE       1
\UART:BUART:txn\/main_1    macrocell37   3883   5133  1074690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074690p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5133
-------------------------------------   ---- 
End-of-path arrival time (ps)           5133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell38   1250   1250  1062672  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell38   3883   5133  1074690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074755p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5068
-------------------------------------   ---- 
End-of-path arrival time (ps)           5068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074755  RISE       1
\UART:BUART:rx_state_0\/main_5         macrocell43   3128   5068  1074755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074755p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5068
-------------------------------------   ---- 
End-of-path arrival time (ps)           5068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074755  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell44   3128   5068  1074755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074775p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell41   1250   1250  1070534  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell40   3798   5048  1074775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074788p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5035
-------------------------------------   ---- 
End-of-path arrival time (ps)           5035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell41   1250   1250  1070534  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell39   3785   5035  1074788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075215p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell43   1250   1250  1067762  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell45   3358   4608  1075215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075215p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell43   1250   1250  1067762  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell46   3358   4608  1075215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075215p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell43   1250   1250  1067762  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell48   3358   4608  1075215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075255p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4569
-------------------------------------   ---- 
End-of-path arrival time (ps)           4569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1059748  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell40     4379   4569  1075255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075260p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  1071838  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell43   3313   4563  1075260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075260p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell47   1250   1250  1071838  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell44   3313   4563  1075260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075260p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  1071838  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell51   3313   4563  1075260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075261p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell50   1250   1250  1068745  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell43   3312   4562  1075261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075261p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell50   1250   1250  1068745  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell51   3312   4562  1075261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075337p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074590  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell45   2546   4486  1075337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075337p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074590  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell46   2546   4486  1075337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075337p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074583  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell45   2546   4486  1075337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075337p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074583  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell46   2546   4486  1075337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075392p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell49   1250   1250  1068875  RISE       1
\UART:BUART:rx_state_0\/main_8  macrocell43   3182   4432  1075392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075392p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell49   1250   1250  1068875  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell51   3182   4432  1075392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075403p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell45   1250   1250  1068870  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell43   3170   4420  1075403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075403p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell45   1250   1250  1068870  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell44   3170   4420  1075403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075403p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell45   1250   1250  1068870  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell51   3170   4420  1075403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075500p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell46   1250   1250  1068047  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell45   3073   4323  1075500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075500p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell46   1250   1250  1068047  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell46   3073   4323  1075500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075500p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell46   1250   1250  1068047  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell48   3073   4323  1075500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075628p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4195
-------------------------------------   ---- 
End-of-path arrival time (ps)           4195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074755  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell45   2255   4195  1075628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075628p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4195
-------------------------------------   ---- 
End-of-path arrival time (ps)           4195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074755  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell46   2255   4195  1075628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075633p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075633  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell47   2250   4190  1075633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1075633p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075633  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell49   2250   4190  1075633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1075633p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4190
-------------------------------------   ---- 
End-of-path arrival time (ps)           4190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075633  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell50   2250   4190  1075633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075635p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075635  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell47   2248   4188  1075635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1075635p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075635  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell49   2248   4188  1075635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1075635p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075635  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell50   2248   4188  1075635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075640p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075640  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell47   2244   4184  1075640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075681p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell44     1250   1250  1070731  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3273   4523  1075681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075692p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell52   1250   1250  1075692  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell46   2881   4131  1075692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075818p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4005
-------------------------------------   ---- 
End-of-path arrival time (ps)           4005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1059748  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell39     3815   4005  1075818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075818p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4005
-------------------------------------   ---- 
End-of-path arrival time (ps)           4005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1059748  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell41     3815   4005  1075818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075954p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell43   1250   1250  1067762  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell43   2619   3869  1075954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075954p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell43   1250   1250  1067762  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell44   2619   3869  1075954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075954p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell43   1250   1250  1067762  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell51   2619   3869  1075954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1076038p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  1071838  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell45   2535   3785  1076038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1076038p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  1071838  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell46   2535   3785  1076038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1076045p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell37         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell37   1250   1250  1076045  RISE       1
\UART:BUART:txn\/main_0  macrocell37   2528   3778  1076045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell37         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1076052p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell50   1250   1250  1068745  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell49   2522   3772  1076052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1076052p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell50   1250   1250  1068745  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell50   2522   3772  1076052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1076309p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3514
-------------------------------------   ---- 
End-of-path arrival time (ps)           3514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell49   1250   1250  1068875  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell49   2264   3514  1076309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1076323p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell45   1250   1250  1068870  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell45   2250   3500  1076323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1076323p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell45   1250   1250  1068870  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell46   2250   3500  1076323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1076323p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell45   1250   1250  1068870  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell48   2250   3500  1076323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1078659p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell51    1250   1250  1078659  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell2   2924   4174  1078659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9969771p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -4230
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25999
-------------------------------------   ----- 
End-of-path arrival time (ps)           25999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                       model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell14    760    760  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell15      0    760  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell15   2740   3500  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:reload\/main_1                macrocell22      7424  10924  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:reload\/q                     macrocell22      3350  14274  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell14   6594  20869  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell14   5130  25999  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell15      0  25999  9969771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell15      0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 9973071p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20869
-------------------------------------   ----- 
End-of-path arrival time (ps)           20869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                       model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell14    760    760  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell15      0    760  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell15   2740   3500  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:reload\/main_1                macrocell22      7424  10924  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:reload\/q                     macrocell22      3350  14274  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell14   6594  20869  9973071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9973071p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20869
-------------------------------------   ----- 
End-of-path arrival time (ps)           20869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                       model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell14    760    760  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell15      0    760  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell15   2740   3500  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:reload\/main_1                macrocell22      7424  10924  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:reload\/q                     macrocell22      3350  14274  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell15   6594  20869  9973071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell15      0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9973339p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -4230
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22431
-------------------------------------   ----- 
End-of-path arrival time (ps)           22431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   4781  10701  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  15831  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  15831  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3300  19131  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  19131  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell12   3300  22431  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell13      0  22431  9973339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\/clock              datapathcell13      0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9974473p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -4230
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21297
-------------------------------------   ----- 
End-of-path arrival time (ps)           21297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell4   3647   9567  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell4   5130  14697  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell5      0  14697  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell5   3300  17997  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell6      0  17997  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell6   3300  21297  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell7      0  21297  9974473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock              datapathcell7       0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1260\/q
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9975539p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -4230
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20231
-------------------------------------   ----- 
End-of-path arrival time (ps)           20231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PM1_DirCounter:Net_1260\/q                                    macrocell67     1250   1250  9975539  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:reload\/main_0                macrocell11     7703   8953  9975539  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  12303  9975539  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   2798  15101  9975539  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell8   5130  20231  9975539  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell9      0  20231  9975539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell9       0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 9976639p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -4230
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19131
-------------------------------------   ----- 
End-of-path arrival time (ps)           19131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   4781  10701  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  15831  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  15831  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3300  19131  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  19131  9976639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/clock              datapathcell12      0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 9977773p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -4230
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17997
-------------------------------------   ----- 
End-of-path arrival time (ps)           17997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell4   3647   9567  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell4   5130  14697  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell5      0  14697  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell5   3300  17997  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell6      0  17997  9977773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock              datapathcell6       0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1260\/q
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 9978839p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15101
-------------------------------------   ----- 
End-of-path arrival time (ps)           15101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PM1_DirCounter:Net_1260\/q                                    macrocell67     1250   1250  9975539  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:reload\/main_0                macrocell11     7703   8953  9975539  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  12303  9975539  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   2798  15101  9978839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1260\/q
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9978849p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15091
-------------------------------------   ----- 
End-of-path arrival time (ps)           15091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PM1_DirCounter:Net_1260\/q                                    macrocell67     1250   1250  9975539  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:reload\/main_0                macrocell11     7703   8953  9975539  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  12303  9975539  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell9   2788  15091  9978849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell9       0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:error\/q
Path End       : \PM1_DirCounter:Net_1251\/main_7
Capture Clock  : \PM1_DirCounter:Net_1251\/clock_0
Path slack     : 9979424p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17066
-------------------------------------   ----- 
End-of-path arrival time (ps)           17066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:error\/q       macrocell68   1250   1250  9979424  RISE       1
\PM1_DirCounter:Net_1251_split\/main_4  macrocell62  10167  11417  9979424  RISE       1
\PM1_DirCounter:Net_1251_split\/q       macrocell62   3350  14767  9979424  RISE       1
\PM1_DirCounter:Net_1251\/main_7        macrocell57   2300  17066  9979424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1260\/q
Path End       : \PM2_DirCounter:Net_1251\/main_7
Capture Clock  : \PM2_DirCounter:Net_1251\/clock_0
Path slack     : 9979729p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16761
-------------------------------------   ----- 
End-of-path arrival time (ps)           16761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:Net_1260\/q             macrocell155   1250   1250  9970334  RISE       1
\PM2_DirCounter:Net_1251_split\/main_1  macrocell144   8513   9763  9979729  RISE       1
\PM2_DirCounter:Net_1251_split\/q       macrocell144   3350  13113  9979729  RISE       1
\PM2_DirCounter:Net_1251\/main_7        macrocell148   3648  16761  9979729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1251\/q
Path End       : \PM2_DirCounter:bQuadDec:Stsreg\/status_0
Capture Clock  : \PM2_DirCounter:bQuadDec:Stsreg\/clock
Path slack     : 9979801p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19699
-------------------------------------   ----- 
End-of-path arrival time (ps)           19699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:Net_1251\/q                macrocell148   1250   1250  9979801  RISE       1
\PM2_DirCounter:Net_530\/main_1            macrocell27   10694  11944  9979801  RISE       1
\PM2_DirCounter:Net_530\/q                 macrocell27    3350  15294  9979801  RISE       1
\PM2_DirCounter:bQuadDec:Stsreg\/status_0  statusicell8   4405  19699  9979801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:Stsreg\/clock                     statusicell8        0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1251\/q
Path End       : \PM2_DirCounter:bQuadDec:Stsreg\/status_1
Capture Clock  : \PM2_DirCounter:bQuadDec:Stsreg\/clock
Path slack     : 9979815p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19685
-------------------------------------   ----- 
End-of-path arrival time (ps)           19685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:Net_1251\/q                macrocell148   1250   1250  9979801  RISE       1
\PM2_DirCounter:Net_611\/main_1            macrocell28   10694  11944  9979815  RISE       1
\PM2_DirCounter:Net_611\/q                 macrocell28    3350  15294  9979815  RISE       1
\PM2_DirCounter:bQuadDec:Stsreg\/status_1  statusicell8   4392  19685  9979815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:Stsreg\/clock                     statusicell8        0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 9979939p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -4230
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15831
-------------------------------------   ----- 
End-of-path arrival time (ps)           15831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   4781  10701  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  15831  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  15831  9979939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/clock              datapathcell11      0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9980007p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19493
-------------------------------------   ----- 
End-of-path arrival time (ps)           19493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell14    670    670  9970769  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell15      0    670  9970769  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell15   2720   3390  9970769  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:status_2\/main_0            macrocell24      6544   9934  9980007  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:status_2\/q                 macrocell24      3350  13284  9980007  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell7     6208  19493  9980007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell7        0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 9981073p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -4230
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14697
-------------------------------------   ----- 
End-of-path arrival time (ps)           14697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell4   3647   9567  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell4   5130  14697  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell5      0  14697  9981073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock              datapathcell5       0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 9982681p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11259
-------------------------------------   ----- 
End-of-path arrival time (ps)           11259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell11   5339  11259  9982681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/clock              datapathcell11      0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:count_stored_i\/q
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 9983072p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10868
-------------------------------------   ----- 
End-of-path arrival time (ps)           10868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:count_stored_i\/clock_0   macrocell63         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:count_stored_i\/q             macrocell63     1250   1250  9979772  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:count_enable\/main_1          macrocell15     3658   4908  9979772  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:count_enable\/q               macrocell15     3350   8258  9979772  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell8   2610  10868  9983072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:count_stored_i\/q
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9983072p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10868
-------------------------------------   ----- 
End-of-path arrival time (ps)           10868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:count_stored_i\/clock_0   macrocell63         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:count_stored_i\/q             macrocell63     1250   1250  9979772  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:count_enable\/main_1          macrocell15     3658   4908  9979772  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:count_enable\/q               macrocell15     3350   8258  9979772  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell9   2610  10868  9983072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell9       0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 9983239p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10701
-------------------------------------   ----- 
End-of-path arrival time (ps)           10701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   4781  10701  9983239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM2_HA_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \PM2_HA_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9983440p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16060
-------------------------------------   ----- 
End-of-path arrival time (ps)           16060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell10    760    760  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell11      0    760  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell11   1210   1970  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell12      0   1970  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell12   1210   3180  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell13      0   3180  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell13   2740   5920  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:status_tc\/main_1         macrocell21      3105   9025  9983440  RISE       1
\PM2_HA_Timer:TimerUDB:status_tc\/q              macrocell21      3350  12375  9983440  RISE       1
\PM2_HA_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell6     3685  16060  9983440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:rstSts:stsreg\/clock                statusicell6        0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1251\/q
Path End       : \PM1_DirCounter:bQuadDec:Stsreg\/status_1
Capture Clock  : \PM1_DirCounter:bQuadDec:Stsreg\/clock
Path slack     : 9983714p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15786
-------------------------------------   ----- 
End-of-path arrival time (ps)           15786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\PM1_DirCounter:Net_1251\/q                macrocell57    1250   1250  9980639  RISE       1
\PM1_DirCounter:Net_611\/main_1            macrocell17    8887  10137  9983714  RISE       1
\PM1_DirCounter:Net_611\/q                 macrocell17    3350  13487  9983714  RISE       1
\PM1_DirCounter:bQuadDec:Stsreg\/status_1  statusicell5   2299  15786  9983714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:Stsreg\/clock                     statusicell5        0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1251\/q
Path End       : \PM1_DirCounter:bQuadDec:Stsreg\/status_0
Capture Clock  : \PM1_DirCounter:bQuadDec:Stsreg\/clock
Path slack     : 9983718p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15782
-------------------------------------   ----- 
End-of-path arrival time (ps)           15782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\PM1_DirCounter:Net_1251\/q                macrocell57    1250   1250  9980639  RISE       1
\PM1_DirCounter:Net_530\/main_1            macrocell16    8887  10137  9983718  RISE       1
\PM1_DirCounter:Net_530\/q                 macrocell16    3350  13487  9983718  RISE       1
\PM1_DirCounter:bQuadDec:Stsreg\/status_0  statusicell5   2296  15782  9983718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:Stsreg\/clock                     statusicell5        0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1251\/q
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9983795p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10145
-------------------------------------   ----- 
End-of-path arrival time (ps)           10145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PM1_DirCounter:Net_1251\/q                                    macrocell57     1250   1250  9980639  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell9   8895  10145  9983795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell9       0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:tmp_fifo_load\/q
Path End       : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 9983815p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13055
-------------------------------------   ----- 
End-of-path arrival time (ps)           13055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:tmp_fifo_load\/q          macrocell146     1250   1250  9983815  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/f0_load  datapathcell12  11805  13055  9983815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/clock              datapathcell12      0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:error\/q
Path End       : \PM1_DirCounter:Net_1251\/main_4
Capture Clock  : \PM1_DirCounter:Net_1251\/clock_0
Path slack     : 9983855p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12635
-------------------------------------   ----- 
End-of-path arrival time (ps)           12635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:error\/q  macrocell68   1250   1250  9979424  RISE       1
\PM1_DirCounter:Net_1251\/main_4   macrocell57  11385  12635  9983855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:error\/q
Path End       : \PM1_DirCounter:Net_1260\/main_1
Capture Clock  : \PM1_DirCounter:Net_1260\/clock_0
Path slack     : 9983855p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12635
-------------------------------------   ----- 
End-of-path arrival time (ps)           12635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:error\/q  macrocell68   1250   1250  9979424  RISE       1
\PM1_DirCounter:Net_1260\/main_1   macrocell67  11385  12635  9983855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1251\/q
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 9983939p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10001
-------------------------------------   ----- 
End-of-path arrival time (ps)           10001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PM1_DirCounter:Net_1251\/q                                    macrocell57     1250   1250  9980639  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell8   8751  10001  9983939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:error\/q
Path End       : \PM1_DirCounter:bQuadDec:Stsreg\/status_3
Capture Clock  : \PM1_DirCounter:bQuadDec:Stsreg\/clock
Path slack     : 9984012p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15488
-------------------------------------   ----- 
End-of-path arrival time (ps)           15488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:error\/q          macrocell68    1250   1250  9979424  RISE       1
\PM1_DirCounter:bQuadDec:Stsreg\/status_3  statusicell5  14238  15488  9984012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:Stsreg\/clock                     statusicell5        0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM1_HA_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \PM1_HA_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9984252p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15248
-------------------------------------   ----- 
End-of-path arrival time (ps)           15248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0       datapathcell4    760    760  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell5      0    760  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0       datapathcell5   1210   1970  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell6      0   1970  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0       datapathcell6   1210   3180  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell7      0   3180  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell7   2740   5920  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:status_tc\/main_1         macrocell10     3664   9584  9984252  RISE       1
\PM1_HA_TIMER:TimerUDB:status_tc\/q              macrocell10     3350  12934  9984252  RISE       1
\PM1_HA_TIMER:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2314  15248  9984252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:rstSts:stsreg\/clock                statusicell3        0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 9984258p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9682
-------------------------------------   ---- 
End-of-path arrival time (ps)           9682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock   controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell5     1210   1210  9980958  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:count_enable\/main_0          macrocell26      2336   3546  9980958  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:count_enable\/q               macrocell26      3350   6896  9980958  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell14   2787   9682  9984258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9984272p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9668
-------------------------------------   ---- 
End-of-path arrival time (ps)           9668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/clock   controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell5     1210   1210  9980958  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:count_enable\/main_0          macrocell26      2336   3546  9980958  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:count_enable\/q               macrocell26      3350   6896  9980958  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell15   2773   9668  9984272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell15      0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 9984360p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9580
-------------------------------------   ---- 
End-of-path arrival time (ps)           9580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell5   3660   9580  9984360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock              datapathcell5       0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 9984373p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9567
-------------------------------------   ---- 
End-of-path arrival time (ps)           9567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell4   3647   9567  9984373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell4       0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9984827p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9113
-------------------------------------   ---- 
End-of-path arrival time (ps)           9113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT    slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  9978462  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell13   7903   9113  9984827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\/clock              datapathcell13      0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1251\/q
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 9984829p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9111
-------------------------------------   ---- 
End-of-path arrival time (ps)           9111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_DirCounter:Net_1251\/q                                    macrocell148     1250   1250  9979801  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell14   7861   9111  9984829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:tmp_fifo_load\/q
Path End       : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9984835p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12035
-------------------------------------   ----- 
End-of-path arrival time (ps)           12035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:tmp_fifo_load\/q          macrocell146     1250   1250  9983815  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\/f0_load  datapathcell13  10785  12035  9984835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\/clock              datapathcell13      0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 9984929p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9011
-------------------------------------   ---- 
End-of-path arrival time (ps)           9011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell12   3091   9011  9984929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/clock              datapathcell12      0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9985077p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8863
-------------------------------------   ---- 
End-of-path arrival time (ps)           8863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  9973339  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell13   2943   8863  9985077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u3\/clock              datapathcell13      0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9985107p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14393
-------------------------------------   ----- 
End-of-path arrival time (ps)           14393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  9978697  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  9978697  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  9978697  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:status_3\/main_0            macrocell14     5227   8727  9985107  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:status_3\/q                 macrocell14     3350  12077  9985107  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell4    2316  14393  9985107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9985210p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14290
-------------------------------------   ----- 
End-of-path arrival time (ps)           14290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell14    760    760  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell15      0    760  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell15   2740   3500  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:status_3\/main_0            macrocell25      5123   8623  9985210  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:status_3\/q                 macrocell25      3350  11973  9985210  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell7     2317  14290  9985210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell7        0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 9985242p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8698
-------------------------------------   ---- 
End-of-path arrival time (ps)           8698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell6   2778   8698  9985242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock              datapathcell6       0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9985255p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8685
-------------------------------------   ---- 
End-of-path arrival time (ps)           8685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell4    760    760  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell5      0    760  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell5   1210   1970  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell6      0   1970  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell6   1210   3180  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell7      0   3180  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell7   2740   5920  9974473  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell7   2765   8685  9985255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock              datapathcell7       0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 9985386p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8554
-------------------------------------   ---- 
End-of-path arrival time (ps)           8554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT    slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  9978462  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell12   7344   8554  9985386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u2\/clock              datapathcell12      0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:tmp_fifo_load\/q
Path End       : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 9985471p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11399
-------------------------------------   ----- 
End-of-path arrival time (ps)           11399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:tmp_fifo_load\/q          macrocell146     1250   1250  9983815  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/f0_load  datapathcell11  10149  11399  9985471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/clock              datapathcell11      0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM2_DirCounter:Net_1275\/main_0
Capture Clock  : \PM2_DirCounter:Net_1275\/clock_0
Path slack     : 9985566p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10924
-------------------------------------   ----- 
End-of-path arrival time (ps)           10924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell14    760    760  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell15      0    760  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell15   2740   3500  9969771  RISE       1
\PM2_DirCounter:Net_1275\/main_0                             macrocell151     7424  10924  9985566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1275\/clock_0                          macrocell151        0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 9985585p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11285
-------------------------------------   ----- 
End-of-path arrival time (ps)           11285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q          macrocell55     1250   1250  9985585  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/f0_load  datapathcell5  10035  11285  9985585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock              datapathcell5       0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9985754p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13746
-------------------------------------   ----- 
End-of-path arrival time (ps)           13746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                      model name      delay     AT    slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell14   1370   1370  9985754  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell15      0   1370  9985754  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell15   2260   3630  9985754  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:status_0\/main_0             macrocell23      3841   7471  9985754  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:status_0\/q                  macrocell23      3350  10821  9985754  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell7     2925  13746  9985754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell7        0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9985773p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13727
-------------------------------------   ----- 
End-of-path arrival time (ps)           13727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8    670    670  9977923  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0    670  9977923  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2720   3390  9977923  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:status_2\/main_0            macrocell13     4669   8059  9985773  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:status_2\/q                 macrocell13     3350  11409  9985773  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell4    2318  13727  9985773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM1_DirCounter:bQuadDec:error\/main_2
Capture Clock  : \PM1_DirCounter:bQuadDec:error\/clock_0
Path slack     : 9986017p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10473
-------------------------------------   ----- 
End-of-path arrival time (ps)           10473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:quad_B_filt\/q  macrocell66   1250   1250  9985214  RISE       1
\PM1_DirCounter:bQuadDec:error\/main_2   macrocell68   9223  10473  9986017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM1_DirCounter:bQuadDec:state_1\/main_2
Capture Clock  : \PM1_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 9986017p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10473
-------------------------------------   ----- 
End-of-path arrival time (ps)           10473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:quad_B_filt\/q   macrocell66   1250   1250  9985214  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/main_2  macrocell69   9223  10473  9986017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:tmp_fifo_load\/q
Path End       : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 9986019p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10851
-------------------------------------   ----- 
End-of-path arrival time (ps)           10851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:tmp_fifo_load\/q          macrocell146     1250   1250  9983815  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/f0_load  datapathcell10   9601  10851  9986019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_1\/q
Path End       : \PM1_DirCounter:Net_1251\/main_5
Capture Clock  : \PM1_DirCounter:Net_1251\/clock_0
Path slack     : 9986093p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10397
-------------------------------------   ----- 
End-of-path arrival time (ps)           10397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:state_1\/q  macrocell69   1250   1250  9981006  RISE       1
\PM1_DirCounter:Net_1251\/main_5     macrocell57   9147  10397  9986093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_1\/q
Path End       : \PM1_DirCounter:Net_1260\/main_2
Capture Clock  : \PM1_DirCounter:Net_1260\/clock_0
Path slack     : 9986093p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10397
-------------------------------------   ----- 
End-of-path arrival time (ps)           10397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:state_1\/q  macrocell69   1250   1250  9981006  RISE       1
\PM1_DirCounter:Net_1260\/main_2     macrocell67   9147  10397  9986093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 9986109p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10761
-------------------------------------   ----- 
End-of-path arrival time (ps)           10761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q          macrocell55     1250   1250  9985585  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/f0_load  datapathcell4   9511  10761  9986109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell4       0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM2_HA_Timer:TimerUDB:sCapCount:counter\/enable
Capture Clock  : \PM2_HA_Timer:TimerUDB:sCapCount:counter\/clock
Path slack     : 9986145p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -4060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9995940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9795
-------------------------------------   ---- 
End-of-path arrival time (ps)           9795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                            model name   delay     AT    slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -------  ----  ------
\PM2_DirCounter:bQuadDec:quad_A_filt\/q             macrocell35   1250   1250  9982606  RISE       1
\PM2_HA_Timer:TimerUDB:fifo_load_polarized\/main_1  macrocell20   2890   4140  9986145  RISE       1
\PM2_HA_Timer:TimerUDB:fifo_load_polarized\/q       macrocell20   3350   7490  9986145  RISE       1
\PM2_HA_Timer:TimerUDB:sCapCount:counter\/enable    count7cell    2306   9795  9986145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_0\/q
Path End       : \PM1_DirCounter:Net_1251\/main_6
Capture Clock  : \PM1_DirCounter:Net_1251\/clock_0
Path slack     : 9986206p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10284
-------------------------------------   ----- 
End-of-path arrival time (ps)           10284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:state_0\/q  macrocell70   1250   1250  9981099  RISE       1
\PM1_DirCounter:Net_1251\/main_6     macrocell57   9034  10284  9986206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_0\/q
Path End       : \PM1_DirCounter:Net_1260\/main_3
Capture Clock  : \PM1_DirCounter:Net_1260\/clock_0
Path slack     : 9986206p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10284
-------------------------------------   ----- 
End-of-path arrival time (ps)           10284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:state_0\/q  macrocell70   1250   1250  9981099  RISE       1
\PM1_DirCounter:Net_1260\/main_3     macrocell67   9034  10284  9986206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1260\/q
Path End       : \PM2_DirCounter:Net_1203\/main_0
Capture Clock  : \PM2_DirCounter:Net_1203\/clock_0
Path slack     : 9986300p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10190
-------------------------------------   ----- 
End-of-path arrival time (ps)           10190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:Net_1260\/q       macrocell155   1250   1250  9970334  RISE       1
\PM2_DirCounter:Net_1203\/main_0  macrocell154   8940  10190  9986300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1203\/clock_0                          macrocell154        0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1260\/q
Path End       : \PM1_DirCounter:bQuadDec:error\/main_0
Capture Clock  : \PM1_DirCounter:bQuadDec:error\/clock_0
Path slack     : 9986346p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10144
-------------------------------------   ----- 
End-of-path arrival time (ps)           10144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:Net_1260\/q             macrocell67   1250   1250  9975539  RISE       1
\PM1_DirCounter:bQuadDec:error\/main_0  macrocell68   8894  10144  9986346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1260\/q
Path End       : \PM1_DirCounter:bQuadDec:state_1\/main_0
Capture Clock  : \PM1_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 9986346p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10144
-------------------------------------   ----- 
End-of-path arrival time (ps)           10144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:Net_1260\/q               macrocell67   1250   1250  9975539  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/main_0  macrocell69   8894  10144  9986346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1260\/q
Path End       : \PM1_DirCounter:Net_1203\/main_0
Capture Clock  : \PM1_DirCounter:Net_1203\/clock_0
Path slack     : 9986351p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10139
-------------------------------------   ----- 
End-of-path arrival time (ps)           10139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:Net_1260\/q       macrocell67   1250   1250  9975539  RISE       1
\PM1_DirCounter:Net_1203\/main_0  macrocell64   8889  10139  9986351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1203\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1260\/q
Path End       : \PM1_DirCounter:bQuadDec:state_0\/main_0
Capture Clock  : \PM1_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 9986351p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10139
-------------------------------------   ----- 
End-of-path arrival time (ps)           10139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:Net_1260\/q               macrocell67   1250   1250  9975539  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/main_0  macrocell70   8889  10139  9986351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:error\/q
Path End       : \PM2_DirCounter:Net_1251\/main_4
Capture Clock  : \PM2_DirCounter:Net_1251\/clock_0
Path slack     : 9986357p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10133
-------------------------------------   ----- 
End-of-path arrival time (ps)           10133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:bQuadDec:error\/q  macrocell156   1250   1250  9984970  RISE       1
\PM2_DirCounter:Net_1251\/main_4   macrocell148   8883  10133  9986357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:error\/q
Path End       : \PM2_DirCounter:Net_1260\/main_1
Capture Clock  : \PM2_DirCounter:Net_1260\/clock_0
Path slack     : 9986357p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10133
-------------------------------------   ----- 
End-of-path arrival time (ps)           10133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:bQuadDec:error\/q  macrocell156   1250   1250  9984970  RISE       1
\PM2_DirCounter:Net_1260\/main_1   macrocell155   8883  10133  9986357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_delayed_0\/q
Path End       : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/enable
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock
Path slack     : 9986418p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -4060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9995940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9522
-------------------------------------   ---- 
End-of-path arrival time (ps)           9522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_delayed_0\/clock_0         macrocell29         0      0  RISE       1

Data path
pin name                                            model name   delay     AT    slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_delayed_0\/q        macrocell29   1250   1250  9986418  RISE       1
\PM1_HA_TIMER:TimerUDB:fifo_load_polarized\/main_1  macrocell9    2604   3854  9986418  RISE       1
\PM1_HA_TIMER:TimerUDB:fifo_load_polarized\/q       macrocell9    3350   7204  9986418  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/enable    count7cell    2317   9522  9986418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 9986556p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9934
-------------------------------------   ---- 
End-of-path arrival time (ps)           9934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell14    670    670  9970769  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell15      0    670  9970769  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell15   2720   3390  9970769  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell149     6544   9934  9986556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:overflow_reg_i\/clock_0   macrocell149        0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \PM2_DirCounter:Net_1275\/main_1
Capture Clock  : \PM2_DirCounter:Net_1275\/clock_0
Path slack     : 9986564p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9926
-------------------------------------   ---- 
End-of-path arrival time (ps)           9926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell14    670    670  9970769  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell15      0    670  9970769  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell15   2720   3390  9970769  RISE       1
\PM2_DirCounter:Net_1275\/main_1                             macrocell151     6536   9926  9986564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1275\/clock_0                          macrocell151        0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM1_DirCounter:Net_1203\/main_3
Capture Clock  : \PM1_DirCounter:Net_1203\/clock_0
Path slack     : 9986571p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9919
-------------------------------------   ---- 
End-of-path arrival time (ps)           9919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:quad_B_filt\/q  macrocell66   1250   1250  9985214  RISE       1
\PM1_DirCounter:Net_1203\/main_3         macrocell64   8669   9919  9986571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1203\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM1_DirCounter:bQuadDec:state_0\/main_2
Capture Clock  : \PM1_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 9986571p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9919
-------------------------------------   ---- 
End-of-path arrival time (ps)           9919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:quad_B_filt\/q   macrocell66   1250   1250  9985214  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/main_2  macrocell70   8669   9919  9986571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1260\/q
Path End       : \PM2_DirCounter:bQuadDec:error\/main_0
Capture Clock  : \PM2_DirCounter:bQuadDec:error\/clock_0
Path slack     : 9986762p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9728
-------------------------------------   ---- 
End-of-path arrival time (ps)           9728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:Net_1260\/q             macrocell155   1250   1250  9970334  RISE       1
\PM2_DirCounter:bQuadDec:error\/main_0  macrocell156   8478   9728  9986762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1260\/q
Path End       : \PM2_DirCounter:bQuadDec:state_1\/main_0
Capture Clock  : \PM2_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 9986762p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9728
-------------------------------------   ---- 
End-of-path arrival time (ps)           9728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:Net_1260\/q               macrocell155   1250   1250  9970334  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/main_0  macrocell157   8478   9728  9986762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:error\/q
Path End       : \PM2_DirCounter:bQuadDec:state_0\/main_3
Capture Clock  : \PM2_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 9986914p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9576
-------------------------------------   ---- 
End-of-path arrival time (ps)           9576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:bQuadDec:error\/q         macrocell156   1250   1250  9984970  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/main_3  macrocell158   8326   9576  9986914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1251\/q
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9987172p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6768
-------------------------------------   ---- 
End-of-path arrival time (ps)           6768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_DirCounter:Net_1251\/q                                    macrocell148     1250   1250  9979801  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell15   5518   6768  9987172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell15      0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM1_DirCounter:Net_1275\/main_0
Capture Clock  : \PM1_DirCounter:Net_1275\/clock_0
Path slack     : 9987203p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9287
-------------------------------------   ---- 
End-of-path arrival time (ps)           9287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  9978697  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  9978697  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  9978697  RISE       1
\PM1_DirCounter:Net_1275\/main_0                             macrocell60     5787   9287  9987203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1275\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9987269p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12231
-------------------------------------   ----- 
End-of-path arrival time (ps)           12231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell8   1370   1370  9987269  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell9      0   1370  9987269  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell9   2260   3630  9987269  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:status_0\/main_0             macrocell12     2313   5943  9987269  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:status_0\/q                  macrocell12     3350   9293  9987269  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell4    2938  12231  9987269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 9987387p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6553
-------------------------------------   ---- 
End-of-path arrival time (ps)           6553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT    slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  9978462  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell11   5343   6553  9987387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u1\/clock              datapathcell11      0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM1_DirCounter:Net_1251\/main_2
Capture Clock  : \PM1_DirCounter:Net_1251\/clock_0
Path slack     : 9987471p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9019
-------------------------------------   ---- 
End-of-path arrival time (ps)           9019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_filt\/q  macrocell65   1250   1250  9981832  RISE       1
\PM1_DirCounter:Net_1251\/main_2         macrocell57   7769   9019  9987471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 9987712p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9158
-------------------------------------   ---- 
End-of-path arrival time (ps)           9158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q          macrocell55     1250   1250  9985585  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/f0_load  datapathcell6   7908   9158  9987712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock              datapathcell6       0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 9987867p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8623
-------------------------------------   ---- 
End-of-path arrival time (ps)           8623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell14    760    760  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell15      0    760  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell15   2740   3500  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell150     5123   8623  9987867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell150        0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:tmp_fifo_load\/q
Path End       : Net_339/main_0
Capture Clock  : Net_339/clock_0
Path slack     : 9987930p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8560
-------------------------------------   ---- 
End-of-path arrival time (ps)           8560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:tmp_fifo_load\/q  macrocell146   1250   1250  9983815  RISE       1
Net_339/main_0                           macrocell147   7310   8560  9987930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_339/clock_0                                            macrocell147        0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9988291p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8579
-------------------------------------   ---- 
End-of-path arrival time (ps)           8579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q          macrocell55     1250   1250  9985585  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/f0_load  datapathcell7   7329   8579  9988291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock              datapathcell7       0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 9988362p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT    slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  9978462  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell10   4368   5578  9988362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell10      0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 9988428p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8062
-------------------------------------   ---- 
End-of-path arrival time (ps)           8062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8    670    670  9977923  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0    670  9977923  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2720   3390  9977923  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell58     4672   8062  9988428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:overflow_reg_i\/clock_0   macrocell58         0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \PM1_DirCounter:Net_1275\/main_1
Capture Clock  : \PM1_DirCounter:Net_1275\/clock_0
Path slack     : 9988428p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8062
-------------------------------------   ---- 
End-of-path arrival time (ps)           8062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8    670    670  9977923  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0    670  9977923  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2720   3390  9977923  RISE       1
\PM1_DirCounter:Net_1275\/main_1                             macrocell60     4672   8062  9988428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1275\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1260\/q
Path End       : \PM2_DirCounter:bQuadDec:Stsreg\/status_2
Capture Clock  : \PM2_DirCounter:bQuadDec:Stsreg\/clock
Path slack     : 9988450p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11050
-------------------------------------   ----- 
End-of-path arrival time (ps)           11050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:Net_1260\/q                macrocell155   1250   1250  9970334  RISE       1
\PM2_DirCounter:bQuadDec:Stsreg\/status_2  statusicell8   9800  11050  9988450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:Stsreg\/clock                     statusicell8        0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 9988452p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8038
-------------------------------------   ---- 
End-of-path arrival time (ps)           8038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                      model name      delay     AT    slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell14   1370   1370  9985754  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell15      0   1370  9985754  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell15   2260   3630  9985754  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:prevCompare\/main_0          macrocell152     4408   8038  9988452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:prevCompare\/clock_0      macrocell152        0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q
Path End       : Net_690/main_0
Capture Clock  : Net_690/clock_0
Path slack     : 9988454p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8036
-------------------------------------   ---- 
End-of-path arrival time (ps)           8036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q  macrocell55   1250   1250  9985585  RISE       1
Net_690/main_0                           macrocell56   6786   8036  9988454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_690/clock_0                                            macrocell56         0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1251\/q
Path End       : \PM1_DirCounter:Net_1251\/main_0
Capture Clock  : \PM1_DirCounter:Net_1251\/clock_0
Path slack     : 9988678p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7812
-------------------------------------   ---- 
End-of-path arrival time (ps)           7812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:Net_1251\/q       macrocell57   1250   1250  9980639  RISE       1
\PM1_DirCounter:Net_1251\/main_0  macrocell57   6562   7812  9988678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:error\/q
Path End       : \PM2_DirCounter:bQuadDec:Stsreg\/status_3
Capture Clock  : \PM2_DirCounter:bQuadDec:Stsreg\/clock
Path slack     : 9988729p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10771
-------------------------------------   ----- 
End-of-path arrival time (ps)           10771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:bQuadDec:error\/q          macrocell156   1250   1250  9984970  RISE       1
\PM2_DirCounter:bQuadDec:Stsreg\/status_3  statusicell8   9521  10771  9988729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:Stsreg\/clock                     statusicell8        0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM2_DirCounter:bQuadDec:error\/main_2
Capture Clock  : \PM2_DirCounter:bQuadDec:error\/clock_0
Path slack     : 9988794p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7696
-------------------------------------   ---- 
End-of-path arrival time (ps)           7696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:bQuadDec:quad_B_filt\/q  macrocell36    1250   1250  9983092  RISE       1
\PM2_DirCounter:bQuadDec:error\/main_2   macrocell156   6446   7696  9988794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM2_DirCounter:bQuadDec:state_1\/main_2
Capture Clock  : \PM2_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 9988794p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7696
-------------------------------------   ---- 
End-of-path arrival time (ps)           7696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:bQuadDec:quad_B_filt\/q   macrocell36    1250   1250  9983092  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/main_2  macrocell157   6446   7696  9988794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM2_DirCounter:Net_1203\/main_3
Capture Clock  : \PM2_DirCounter:Net_1203\/clock_0
Path slack     : 9988812p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7678
-------------------------------------   ---- 
End-of-path arrival time (ps)           7678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:bQuadDec:quad_B_filt\/q  macrocell36    1250   1250  9983092  RISE       1
\PM2_DirCounter:Net_1203\/main_3         macrocell154   6428   7678  9988812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1203\/clock_0                          macrocell154        0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM1_DirCounter:Net_1203\/main_2
Capture Clock  : \PM1_DirCounter:Net_1203\/clock_0
Path slack     : 9988848p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7642
-------------------------------------   ---- 
End-of-path arrival time (ps)           7642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_filt\/q  macrocell65   1250   1250  9981832  RISE       1
\PM1_DirCounter:Net_1203\/main_2         macrocell64   6392   7642  9988848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1203\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM1_DirCounter:bQuadDec:state_0\/main_1
Capture Clock  : \PM1_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 9988848p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7642
-------------------------------------   ---- 
End-of-path arrival time (ps)           7642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_filt\/q   macrocell65   1250   1250  9981832  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/main_1  macrocell70   6392   7642  9988848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM2_DirCounter:bQuadDec:error\/main_1
Capture Clock  : \PM2_DirCounter:bQuadDec:error\/clock_0
Path slack     : 9989052p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7438
-------------------------------------   ---- 
End-of-path arrival time (ps)           7438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:bQuadDec:quad_A_filt\/q  macrocell35    1250   1250  9982606  RISE       1
\PM2_DirCounter:bQuadDec:error\/main_1   macrocell156   6188   7438  9989052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM2_DirCounter:bQuadDec:state_1\/main_1
Capture Clock  : \PM2_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 9989052p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7438
-------------------------------------   ---- 
End-of-path arrival time (ps)           7438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:bQuadDec:quad_A_filt\/q   macrocell35    1250   1250  9982606  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/main_1  macrocell157   6188   7438  9989052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 9989118p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT    slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  9980280  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell6   3612   4822  9989118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u2\/clock              datapathcell6       0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9989120p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4820
-------------------------------------   ---- 
End-of-path arrival time (ps)           4820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT    slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  9980280  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell7   3610   4820  9989120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u3\/clock              datapathcell7       0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1260\/q
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9989245p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Recovery time                                                   0
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             10000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10755
-------------------------------------   ----- 
End-of-path arrival time (ps)           10755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1

Data path
pin name                                                model name    delay     AT    slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:Net_1260\/q                             macrocell155   1250   1250  9970334  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell7   9505  10755  9989245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell7        0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_0\/q
Path End       : \PM2_DirCounter:Net_1203\/main_6
Capture Clock  : \PM2_DirCounter:Net_1203\/clock_0
Path slack     : 9989336p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7154
-------------------------------------   ---- 
End-of-path arrival time (ps)           7154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:bQuadDec:state_0\/q  macrocell158   1250   1250  9982891  RISE       1
\PM2_DirCounter:Net_1203\/main_6     macrocell154   5904   7154  9989336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1203\/clock_0                          macrocell154        0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM1_DirCounter:bQuadDec:error\/main_1
Capture Clock  : \PM1_DirCounter:bQuadDec:error\/clock_0
Path slack     : 9989391p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7099
-------------------------------------   ---- 
End-of-path arrival time (ps)           7099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_filt\/q  macrocell65   1250   1250  9981832  RISE       1
\PM1_DirCounter:bQuadDec:error\/main_1   macrocell68   5849   7099  9989391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM1_DirCounter:bQuadDec:state_1\/main_1
Capture Clock  : \PM1_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 9989391p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7099
-------------------------------------   ---- 
End-of-path arrival time (ps)           7099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_filt\/q   macrocell65   1250   1250  9981832  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/main_1  macrocell69   5849   7099  9989391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:tmp_fifo_load\/q
Path End       : \PM2_HA_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \PM2_HA_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9989521p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9979
-------------------------------------   ---- 
End-of-path arrival time (ps)           9979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:tmp_fifo_load\/q         macrocell146   1250   1250  9983815  RISE       1
\PM2_HA_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell6   8729   9979  9989521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:rstSts:stsreg\/clock                statusicell6        0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:cntr_load\/q
Path End       : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/load
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock
Path slack     : 9989719p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9994640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           4921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:cntr_load\/q             macrocell54   1250   1250  9989719  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/load  count7cell    3671   4921  9989719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9989806p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9694
-------------------------------------   ---- 
End-of-path arrival time (ps)           9694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  9978697  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  9978697  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  9978697  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell4    6194   9694  9989806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1260\/q
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9989828p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Recovery time                                                   0
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             10000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10172
-------------------------------------   ----- 
End-of-path arrival time (ps)           10172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                                                model name    delay     AT    slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PM1_DirCounter:Net_1260\/q                             macrocell67    1250   1250  9975539  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell4   8922  10172  9989828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:cntr_load\/q
Path End       : \PM2_HA_Timer:TimerUDB:sCapCount:counter\/load
Capture Clock  : \PM2_HA_Timer:TimerUDB:sCapCount:counter\/clock
Path slack     : 9990005p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9994640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:cntr_load\/clock_0                  macrocell145        0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:cntr_load\/q             macrocell145   1250   1250  9990005  RISE       1
\PM2_HA_Timer:TimerUDB:sCapCount:counter\/load  count7cell     3385   4635  9990005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM2_DirCounter:Net_1203\/main_2
Capture Clock  : \PM2_DirCounter:Net_1203\/clock_0
Path slack     : 9990013p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6477
-------------------------------------   ---- 
End-of-path arrival time (ps)           6477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:bQuadDec:quad_A_filt\/q  macrocell35    1250   1250  9982606  RISE       1
\PM2_DirCounter:Net_1203\/main_2         macrocell154   5227   6477  9990013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1203\/clock_0                          macrocell154        0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1203\/q
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 9990140p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1203\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT    slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:Net_1203\/q                              macrocell64   1250   1250  9980008  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell63   5100   6350  9990140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:count_stored_i\/clock_0   macrocell63         0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_1\/q
Path End       : \PM2_DirCounter:bQuadDec:state_0\/main_4
Capture Clock  : \PM2_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 9990141p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6349
-------------------------------------   ---- 
End-of-path arrival time (ps)           6349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:bQuadDec:state_1\/q       macrocell157   1250   1250  9984113  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/main_4  macrocell158   5099   6349  9990141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1



++++ Path 684 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_1\/q
Path End       : \PM2_DirCounter:Net_1251\/main_5
Capture Clock  : \PM2_DirCounter:Net_1251\/clock_0
Path slack     : 9990155p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6335
-------------------------------------   ---- 
End-of-path arrival time (ps)           6335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:bQuadDec:state_1\/q  macrocell157   1250   1250  9984113  RISE       1
\PM2_DirCounter:Net_1251\/main_5     macrocell148   5085   6335  9990155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1



++++ Path 685 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_1\/q
Path End       : \PM2_DirCounter:Net_1260\/main_2
Capture Clock  : \PM2_DirCounter:Net_1260\/clock_0
Path slack     : 9990155p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6335
-------------------------------------   ---- 
End-of-path arrival time (ps)           6335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:bQuadDec:state_1\/q  macrocell157   1250   1250  9984113  RISE       1
\PM2_DirCounter:Net_1260\/main_2     macrocell155   5085   6335  9990155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1



++++ Path 686 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 9990179p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3761
-------------------------------------   ---- 
End-of-path arrival time (ps)           3761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT    slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  9980280  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell5   2551   3761  9990179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u1\/clock              datapathcell5       0      0  RISE       1



++++ Path 687 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 9990180p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -6060
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3760
-------------------------------------   ---- 
End-of-path arrival time (ps)           3760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT    slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  9980280  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell4   2550   3760  9990180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sT32:timerdp:u0\/clock              datapathcell4       0      0  RISE       1



++++ Path 688 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9990289p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9211
-------------------------------------   ---- 
End-of-path arrival time (ps)           9211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell14      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell14    760    760  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell15      0    760  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell15   2740   3500  9969771  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell7     5711   9211  9990289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell7        0      0  RISE       1



++++ Path 689 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_0\/q
Path End       : \PM2_DirCounter:bQuadDec:error\/main_5
Capture Clock  : \PM2_DirCounter:bQuadDec:error\/clock_0
Path slack     : 9990334p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6156
-------------------------------------   ---- 
End-of-path arrival time (ps)           6156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:bQuadDec:state_0\/q     macrocell158   1250   1250  9982891  RISE       1
\PM2_DirCounter:bQuadDec:error\/main_5  macrocell156   4906   6156  9990334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1



++++ Path 690 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_0\/q
Path End       : \PM2_DirCounter:bQuadDec:state_1\/main_5
Capture Clock  : \PM2_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 9990334p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6156
-------------------------------------   ---- 
End-of-path arrival time (ps)           6156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:bQuadDec:state_0\/q       macrocell158   1250   1250  9982891  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/main_5  macrocell157   4906   6156  9990334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1



++++ Path 691 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1260\/q
Path End       : \PM2_DirCounter:bQuadDec:state_0\/main_0
Capture Clock  : \PM2_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 9990495p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5995
-------------------------------------   ---- 
End-of-path arrival time (ps)           5995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:Net_1260\/q               macrocell155   1250   1250  9970334  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/main_0  macrocell158   4745   5995  9990495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1



++++ Path 692 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1260\/q
Path End       : \PM2_DirCounter:Net_1251\/main_1
Capture Clock  : \PM2_DirCounter:Net_1251\/clock_0
Path slack     : 9990535p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5955
-------------------------------------   ---- 
End-of-path arrival time (ps)           5955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:Net_1260\/q       macrocell155   1250   1250  9970334  RISE       1
\PM2_DirCounter:Net_1251\/main_1  macrocell148   4705   5955  9990535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1



++++ Path 693 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1260\/q
Path End       : \PM2_DirCounter:Net_1260\/main_0
Capture Clock  : \PM2_DirCounter:Net_1260\/clock_0
Path slack     : 9990535p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5955
-------------------------------------   ---- 
End-of-path arrival time (ps)           5955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:Net_1260\/q       macrocell155   1250   1250  9970334  RISE       1
\PM2_DirCounter:Net_1260\/main_0  macrocell155   4705   5955  9990535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1



++++ Path 694 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1260\/q
Path End       : \PM1_DirCounter:bQuadDec:Stsreg\/status_2
Capture Clock  : \PM1_DirCounter:bQuadDec:Stsreg\/clock
Path slack     : 9990535p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8965
-------------------------------------   ---- 
End-of-path arrival time (ps)           8965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\PM1_DirCounter:Net_1260\/q                macrocell67    1250   1250  9975539  RISE       1
\PM1_DirCounter:bQuadDec:Stsreg\/status_2  statusicell5   7715   8965  9990535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:Stsreg\/clock                     statusicell5        0      0  RISE       1



++++ Path 695 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 9990547p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5943
-------------------------------------   ---- 
End-of-path arrival time (ps)           5943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell8   1370   1370  9987269  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell9      0   1370  9987269  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell9   2260   3630  9987269  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:prevCompare\/main_0          macrocell61     2313   5943  9990547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:prevCompare\/clock_0      macrocell61         0      0  RISE       1



++++ Path 696 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_1\/q
Path End       : \PM2_DirCounter:Net_1203\/main_5
Capture Clock  : \PM2_DirCounter:Net_1203\/clock_0
Path slack     : 9990564p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           5926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:bQuadDec:state_1\/q  macrocell157   1250   1250  9984113  RISE       1
\PM2_DirCounter:Net_1203\/main_5     macrocell154   4676   5926  9990564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1203\/clock_0                          macrocell154        0      0  RISE       1



++++ Path 697 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \PM1_DirCounter:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \PM1_DirCounter:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 9990696p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5794
-------------------------------------   ---- 
End-of-path arrival time (ps)           5794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  9978697  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  9978697  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  9978697  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell59     2294   5794  9990696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell59         0      0  RISE       1



++++ Path 698 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0
Path slack     : 9990853p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           5637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:quad_B_filt\/q       macrocell66   1250   1250  9985214  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/main_3  macrocell66   4387   5637  9990853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell66         0      0  RISE       1



++++ Path 699 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM1_DirCounter:Net_1251\/main_3
Capture Clock  : \PM1_DirCounter:Net_1251\/clock_0
Path slack     : 9990863p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell66         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:quad_B_filt\/q  macrocell66   1250   1250  9985214  RISE       1
\PM1_DirCounter:Net_1251\/main_3         macrocell57   4377   5627  9990863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 700 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:error\/q
Path End       : \PM1_DirCounter:bQuadDec:error\/main_3
Capture Clock  : \PM1_DirCounter:bQuadDec:error\/clock_0
Path slack     : 9990960p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5530
-------------------------------------   ---- 
End-of-path arrival time (ps)           5530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:error\/q       macrocell68   1250   1250  9979424  RISE       1
\PM1_DirCounter:bQuadDec:error\/main_3  macrocell68   4280   5530  9990960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 701 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:error\/q
Path End       : \PM1_DirCounter:bQuadDec:state_1\/main_3
Capture Clock  : \PM1_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 9990960p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5530
-------------------------------------   ---- 
End-of-path arrival time (ps)           5530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:error\/q         macrocell68   1250   1250  9979424  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/main_3  macrocell69   4280   5530  9990960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 702 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_1\/q
Path End       : \PM1_DirCounter:Net_1203\/main_5
Capture Clock  : \PM1_DirCounter:Net_1203\/clock_0
Path slack     : 9990980p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5510
-------------------------------------   ---- 
End-of-path arrival time (ps)           5510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:state_1\/q  macrocell69   1250   1250  9981006  RISE       1
\PM1_DirCounter:Net_1203\/main_5     macrocell64   4260   5510  9990980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1203\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 703 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_1\/q
Path End       : \PM1_DirCounter:bQuadDec:state_0\/main_4
Capture Clock  : \PM1_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 9990980p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5510
-------------------------------------   ---- 
End-of-path arrival time (ps)           5510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:state_1\/q       macrocell69   1250   1250  9981006  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/main_4  macrocell70   4260   5510  9990980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 704 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:cntr_load\/q
Path End       : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_0
Capture Clock  : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 9990998p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5492
-------------------------------------   ---- 
End-of-path arrival time (ps)           5492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:cntr_load\/q           macrocell54   1250   1250  9989719  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_0  macrocell55   4242   5492  9990998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1



++++ Path 705 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0
Path slack     : 9991132p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell65         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_filt\/q       macrocell65   1250   1250  9981832  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/main_3  macrocell65   4108   5358  9991132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell65         0      0  RISE       1



++++ Path 706 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_0\/q
Path End       : \PM1_DirCounter:Net_1203\/main_6
Capture Clock  : \PM1_DirCounter:Net_1203\/clock_0
Path slack     : 9991154p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:state_0\/q  macrocell70   1250   1250  9981099  RISE       1
\PM1_DirCounter:Net_1203\/main_6     macrocell64   4086   5336  9991154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1203\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 707 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_0\/q
Path End       : \PM1_DirCounter:bQuadDec:state_0\/main_5
Capture Clock  : \PM1_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 9991154p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:state_0\/q       macrocell70   1250   1250  9981099  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/main_5  macrocell70   4086   5336  9991154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 708 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_0\/q
Path End       : \PM1_DirCounter:bQuadDec:error\/main_5
Capture Clock  : \PM1_DirCounter:bQuadDec:error\/clock_0
Path slack     : 9991154p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:state_0\/q     macrocell70   1250   1250  9981099  RISE       1
\PM1_DirCounter:bQuadDec:error\/main_5  macrocell68   4086   5336  9991154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 709 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_0\/q
Path End       : \PM1_DirCounter:bQuadDec:state_1\/main_5
Capture Clock  : \PM1_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 9991154p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:state_0\/q       macrocell70   1250   1250  9981099  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/main_5  macrocell69   4086   5336  9991154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 710 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1260\/q
Path End       : \PM1_DirCounter:Net_1251\/main_1
Capture Clock  : \PM1_DirCounter:Net_1251\/clock_0
Path slack     : 9991468p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           5022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:Net_1260\/q       macrocell67   1250   1250  9975539  RISE       1
\PM1_DirCounter:Net_1251\/main_1  macrocell57   3772   5022  9991468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1251\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 711 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1260\/q
Path End       : \PM1_DirCounter:Net_1260\/main_0
Capture Clock  : \PM1_DirCounter:Net_1260\/clock_0
Path slack     : 9991468p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           5022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:Net_1260\/q       macrocell67   1250   1250  9975539  RISE       1
\PM1_DirCounter:Net_1260\/main_0  macrocell67   3772   5022  9991468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1260\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 712 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:error\/q
Path End       : \PM1_DirCounter:Net_1203\/main_4
Capture Clock  : \PM1_DirCounter:Net_1203\/clock_0
Path slack     : 9991632p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4858
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:error\/q  macrocell68   1250   1250  9979424  RISE       1
\PM1_DirCounter:Net_1203\/main_4   macrocell64   3608   4858  9991632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1203\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 713 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:error\/q
Path End       : \PM1_DirCounter:bQuadDec:state_0\/main_3
Capture Clock  : \PM1_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 9991632p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4858
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:error\/q         macrocell68   1250   1250  9979424  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/main_3  macrocell70   3608   4858  9991632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_0\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 714 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:sCapCount:counter\/count_2
Path End       : \PM2_HA_Timer:TimerUDB:cntr_load\/main_4
Capture Clock  : \PM2_HA_Timer:TimerUDB:cntr_load\/clock_0
Path slack     : 9991637p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4853
-------------------------------------   ---- 
End-of-path arrival time (ps)           4853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT    slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:sCapCount:counter\/count_2  count7cell     1940   1940  9991637  RISE       1
\PM2_HA_Timer:TimerUDB:cntr_load\/main_4           macrocell145   2913   4853  9991637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:cntr_load\/clock_0                  macrocell145        0      0  RISE       1



++++ Path 715 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:sCapCount:counter\/count_2
Path End       : \PM2_HA_Timer:TimerUDB:tmp_fifo_load\/main_5
Capture Clock  : \PM2_HA_Timer:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 9991637p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4853
-------------------------------------   ---- 
End-of-path arrival time (ps)           4853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT    slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:sCapCount:counter\/count_2  count7cell     1940   1940  9991637  RISE       1
\PM2_HA_Timer:TimerUDB:tmp_fifo_load\/main_5       macrocell146   2913   4853  9991637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1



++++ Path 716 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:sCapCount:counter\/count_3
Path End       : \PM2_HA_Timer:TimerUDB:cntr_load\/main_3
Capture Clock  : \PM2_HA_Timer:TimerUDB:cntr_load\/clock_0
Path slack     : 9991638p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT    slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:sCapCount:counter\/count_3  count7cell     1940   1940  9991638  RISE       1
\PM2_HA_Timer:TimerUDB:cntr_load\/main_3           macrocell145   2912   4852  9991638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:cntr_load\/clock_0                  macrocell145        0      0  RISE       1



++++ Path 717 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:sCapCount:counter\/count_3
Path End       : \PM2_HA_Timer:TimerUDB:tmp_fifo_load\/main_4
Capture Clock  : \PM2_HA_Timer:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 9991638p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT    slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:sCapCount:counter\/count_3  count7cell     1940   1940  9991638  RISE       1
\PM2_HA_Timer:TimerUDB:tmp_fifo_load\/main_4       macrocell146   2912   4852  9991638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1



++++ Path 718 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:sCapCount:counter\/count_6
Path End       : \PM2_HA_Timer:TimerUDB:cntr_load\/main_0
Capture Clock  : \PM2_HA_Timer:TimerUDB:cntr_load\/clock_0
Path slack     : 9991639p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT    slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:sCapCount:counter\/count_6  count7cell     1940   1940  9991639  RISE       1
\PM2_HA_Timer:TimerUDB:cntr_load\/main_0           macrocell145   2911   4851  9991639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:cntr_load\/clock_0                  macrocell145        0      0  RISE       1



++++ Path 719 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:sCapCount:counter\/count_6
Path End       : \PM2_HA_Timer:TimerUDB:tmp_fifo_load\/main_1
Capture Clock  : \PM2_HA_Timer:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 9991639p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT    slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:sCapCount:counter\/count_6  count7cell     1940   1940  9991639  RISE       1
\PM2_HA_Timer:TimerUDB:tmp_fifo_load\/main_1       macrocell146   2911   4851  9991639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1



++++ Path 720 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:sCapCount:counter\/count_5
Path End       : \PM2_HA_Timer:TimerUDB:cntr_load\/main_1
Capture Clock  : \PM2_HA_Timer:TimerUDB:cntr_load\/clock_0
Path slack     : 9991643p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4847
-------------------------------------   ---- 
End-of-path arrival time (ps)           4847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT    slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:sCapCount:counter\/count_5  count7cell     1940   1940  9991643  RISE       1
\PM2_HA_Timer:TimerUDB:cntr_load\/main_1           macrocell145   2907   4847  9991643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:cntr_load\/clock_0                  macrocell145        0      0  RISE       1



++++ Path 721 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:sCapCount:counter\/count_5
Path End       : \PM2_HA_Timer:TimerUDB:tmp_fifo_load\/main_2
Capture Clock  : \PM2_HA_Timer:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 9991643p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4847
-------------------------------------   ---- 
End-of-path arrival time (ps)           4847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT    slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:sCapCount:counter\/count_5  count7cell     1940   1940  9991643  RISE       1
\PM2_HA_Timer:TimerUDB:tmp_fifo_load\/main_2       macrocell146   2907   4847  9991643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1



++++ Path 722 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:sCapCount:counter\/count_4
Path End       : \PM2_HA_Timer:TimerUDB:cntr_load\/main_2
Capture Clock  : \PM2_HA_Timer:TimerUDB:cntr_load\/clock_0
Path slack     : 9991644p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT    slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:sCapCount:counter\/count_4  count7cell     1940   1940  9991644  RISE       1
\PM2_HA_Timer:TimerUDB:cntr_load\/main_2           macrocell145   2906   4846  9991644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:cntr_load\/clock_0                  macrocell145        0      0  RISE       1



++++ Path 723 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:sCapCount:counter\/count_4
Path End       : \PM2_HA_Timer:TimerUDB:tmp_fifo_load\/main_3
Capture Clock  : \PM2_HA_Timer:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 9991644p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT    slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:sCapCount:counter\/count_4  count7cell     1940   1940  9991644  RISE       1
\PM2_HA_Timer:TimerUDB:tmp_fifo_load\/main_3       macrocell146   2906   4846  9991644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1



++++ Path 724 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:sCapCount:counter\/count_0
Path End       : \PM2_HA_Timer:TimerUDB:cntr_load\/main_6
Capture Clock  : \PM2_HA_Timer:TimerUDB:cntr_load\/clock_0
Path slack     : 9991655p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT    slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:sCapCount:counter\/count_0  count7cell     1940   1940  9991655  RISE       1
\PM2_HA_Timer:TimerUDB:cntr_load\/main_6           macrocell145   2895   4835  9991655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:cntr_load\/clock_0                  macrocell145        0      0  RISE       1



++++ Path 725 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:sCapCount:counter\/count_0
Path End       : \PM2_HA_Timer:TimerUDB:tmp_fifo_load\/main_7
Capture Clock  : \PM2_HA_Timer:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 9991655p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT    slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:sCapCount:counter\/count_0  count7cell     1940   1940  9991655  RISE       1
\PM2_HA_Timer:TimerUDB:tmp_fifo_load\/main_7       macrocell146   2895   4835  9991655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1



++++ Path 726 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:sCapCount:counter\/count_1
Path End       : \PM2_HA_Timer:TimerUDB:cntr_load\/main_5
Capture Clock  : \PM2_HA_Timer:TimerUDB:cntr_load\/clock_0
Path slack     : 9991656p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT    slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:sCapCount:counter\/count_1  count7cell     1940   1940  9991656  RISE       1
\PM2_HA_Timer:TimerUDB:cntr_load\/main_5           macrocell145   2894   4834  9991656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:cntr_load\/clock_0                  macrocell145        0      0  RISE       1



++++ Path 727 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:sCapCount:counter\/count_1
Path End       : \PM2_HA_Timer:TimerUDB:tmp_fifo_load\/main_6
Capture Clock  : \PM2_HA_Timer:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 9991656p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name    delay     AT    slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:sCapCount:counter\/count_1  count7cell     1940   1940  9991656  RISE       1
\PM2_HA_Timer:TimerUDB:tmp_fifo_load\/main_6       macrocell146   2894   4834  9991656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1



++++ Path 728 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_1\/q
Path End       : \PM1_DirCounter:bQuadDec:error\/main_4
Capture Clock  : \PM1_DirCounter:bQuadDec:error\/clock_0
Path slack     : 9991671p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:state_1\/q     macrocell69   1250   1250  9981006  RISE       1
\PM1_DirCounter:bQuadDec:error\/main_4  macrocell68   3569   4819  9991671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:error\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 729 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:state_1\/q
Path End       : \PM1_DirCounter:bQuadDec:state_1\/main_4
Capture Clock  : \PM1_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 9991671p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:state_1\/q       macrocell69   1250   1250  9981006  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/main_4  macrocell69   3569   4819  9991671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:state_1\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 730 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:error\/q
Path End       : \PM2_DirCounter:bQuadDec:error\/main_3
Capture Clock  : \PM2_DirCounter:bQuadDec:error\/clock_0
Path slack     : 9991799p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:bQuadDec:error\/q       macrocell156   1250   1250  9984970  RISE       1
\PM2_DirCounter:bQuadDec:error\/main_3  macrocell156   3441   4691  9991799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1



++++ Path 731 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:error\/q
Path End       : \PM2_DirCounter:bQuadDec:state_1\/main_3
Capture Clock  : \PM2_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 9991799p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:bQuadDec:error\/q         macrocell156   1250   1250  9984970  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/main_3  macrocell157   3441   4691  9991799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1



++++ Path 732 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:error\/q
Path End       : \PM2_DirCounter:Net_1203\/main_4
Capture Clock  : \PM2_DirCounter:Net_1203\/clock_0
Path slack     : 9991802p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4688
-------------------------------------   ---- 
End-of-path arrival time (ps)           4688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:bQuadDec:error\/q  macrocell156   1250   1250  9984970  RISE       1
\PM2_DirCounter:Net_1203\/main_4   macrocell154   3438   4688  9991802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1203\/clock_0                          macrocell154        0      0  RISE       1



++++ Path 733 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_1\/q
Path End       : \PM2_DirCounter:bQuadDec:error\/main_4
Capture Clock  : \PM2_DirCounter:bQuadDec:error\/clock_0
Path slack     : 9991988p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:bQuadDec:state_1\/q     macrocell157   1250   1250  9984113  RISE       1
\PM2_DirCounter:bQuadDec:error\/main_4  macrocell156   3252   4502  9991988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:error\/clock_0                    macrocell156        0      0  RISE       1



++++ Path 734 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_1\/q
Path End       : \PM2_DirCounter:bQuadDec:state_1\/main_4
Capture Clock  : \PM2_DirCounter:bQuadDec:state_1\/clock_0
Path slack     : 9991988p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:bQuadDec:state_1\/q       macrocell157   1250   1250  9984113  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/main_4  macrocell157   3252   4502  9991988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_1\/clock_0                  macrocell157        0      0  RISE       1



++++ Path 735 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_5
Path End       : \PM1_HA_TIMER:TimerUDB:cntr_load\/main_1
Capture Clock  : \PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 9992208p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4282
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_5  count7cell    1940   1940  9992208  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/main_1           macrocell54   2342   4282  9992208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 736 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_5
Path End       : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_2
Capture Clock  : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 9992208p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4282
-------------------------------------   ---- 
End-of-path arrival time (ps)           4282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_5  count7cell    1940   1940  9992208  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_2       macrocell55   2342   4282  9992208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1



++++ Path 737 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_4
Path End       : \PM1_HA_TIMER:TimerUDB:cntr_load\/main_2
Capture Clock  : \PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 9992212p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4278
-------------------------------------   ---- 
End-of-path arrival time (ps)           4278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_4  count7cell    1940   1940  9992212  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/main_2           macrocell54   2338   4278  9992212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 738 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_4
Path End       : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_3
Capture Clock  : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 9992212p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4278
-------------------------------------   ---- 
End-of-path arrival time (ps)           4278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_4  count7cell    1940   1940  9992212  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_3       macrocell55   2338   4278  9992212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1



++++ Path 739 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_6
Path End       : \PM1_HA_TIMER:TimerUDB:cntr_load\/main_0
Capture Clock  : \PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 9992223p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4267
-------------------------------------   ---- 
End-of-path arrival time (ps)           4267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_6  count7cell    1940   1940  9992223  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/main_0           macrocell54   2327   4267  9992223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 740 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_6
Path End       : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_1
Capture Clock  : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 9992223p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4267
-------------------------------------   ---- 
End-of-path arrival time (ps)           4267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_6  count7cell    1940   1940  9992223  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_1       macrocell55   2327   4267  9992223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1



++++ Path 741 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_3
Path End       : \PM1_HA_TIMER:TimerUDB:cntr_load\/main_3
Capture Clock  : \PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 9992228p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_3  count7cell    1940   1940  9992228  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/main_3           macrocell54   2322   4262  9992228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 742 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_3
Path End       : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_4
Capture Clock  : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 9992228p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_3  count7cell    1940   1940  9992228  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_4       macrocell55   2322   4262  9992228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1



++++ Path 743 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_0
Path End       : \PM1_HA_TIMER:TimerUDB:cntr_load\/main_6
Capture Clock  : \PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 9992229p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_0  count7cell    1940   1940  9992229  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/main_6           macrocell54   2321   4261  9992229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 744 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_0
Path End       : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_7
Capture Clock  : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 9992229p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_0  count7cell    1940   1940  9992229  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_7       macrocell55   2321   4261  9992229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1



++++ Path 745 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_2
Path End       : \PM1_HA_TIMER:TimerUDB:cntr_load\/main_4
Capture Clock  : \PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 9992233p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_2  count7cell    1940   1940  9992233  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/main_4           macrocell54   2317   4257  9992233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 746 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_2
Path End       : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_5
Capture Clock  : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 9992233p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_2  count7cell    1940   1940  9992233  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_5       macrocell55   2317   4257  9992233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1



++++ Path 747 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_1
Path End       : \PM1_HA_TIMER:TimerUDB:cntr_load\/main_5
Capture Clock  : \PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0
Path slack     : 9992236p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_1  count7cell    1940   1940  9992236  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/main_5           macrocell54   2314   4254  9992236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:cntr_load\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 748 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_1
Path End       : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_6
Capture Clock  : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 9992236p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/clock            count7cell          0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:sCapCount:counter\/count_1  count7cell    1940   1940  9992236  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/main_6       macrocell55   2314   4254  9992236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1



++++ Path 749 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM2_DirCounter:Net_1251\/main_3
Capture Clock  : \PM2_DirCounter:Net_1251\/clock_0
Path slack     : 9992317p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:bQuadDec:quad_B_filt\/q  macrocell36    1250   1250  9983092  RISE       1
\PM2_DirCounter:Net_1251\/main_3         macrocell148   2923   4173  9992317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1



++++ Path 750 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_B_filt\/q
Path End       : \PM2_DirCounter:bQuadDec:state_0\/main_2
Capture Clock  : \PM2_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 9992322p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell36         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:bQuadDec:quad_B_filt\/q   macrocell36    1250   1250  9983092  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/main_2  macrocell158   2918   4168  9992322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1



++++ Path 751 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM2_DirCounter:bQuadDec:state_0\/main_1
Capture Clock  : \PM2_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 9992352p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:bQuadDec:quad_A_filt\/q   macrocell35    1250   1250  9982606  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/main_1  macrocell158   2888   4138  9992352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1



++++ Path 752 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:quad_A_filt\/q
Path End       : \PM2_DirCounter:Net_1251\/main_2
Capture Clock  : \PM2_DirCounter:Net_1251\/clock_0
Path slack     : 9992353p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4137
-------------------------------------   ---- 
End-of-path arrival time (ps)           4137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:bQuadDec:quad_A_filt\/q  macrocell35    1250   1250  9982606  RISE       1
\PM2_DirCounter:Net_1251\/main_2         macrocell148   2887   4137  9992353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1



++++ Path 753 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q
Path End       : \PM1_HA_TIMER:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \PM1_HA_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9992408p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7092
-------------------------------------   ---- 
End-of-path arrival time (ps)           7092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\PM1_HA_TIMER:TimerUDB:tmp_fifo_load\/q         macrocell55    1250   1250  9985585  RISE       1
\PM1_HA_TIMER:TimerUDB:rstSts:stsreg\/status_1  statusicell3   5842   7092  9992408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_HA_TIMER:TimerUDB:rstSts:stsreg\/clock                statusicell3        0      0  RISE       1



++++ Path 754 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_HA_Timer:TimerUDB:cntr_load\/q
Path End       : \PM2_HA_Timer:TimerUDB:tmp_fifo_load\/main_0
Capture Clock  : \PM2_HA_Timer:TimerUDB:tmp_fifo_load\/clock_0
Path slack     : 9992606p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:cntr_load\/clock_0                  macrocell145        0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_HA_Timer:TimerUDB:cntr_load\/q           macrocell145   1250   1250  9990005  RISE       1
\PM2_HA_Timer:TimerUDB:tmp_fifo_load\/main_0  macrocell146   2634   3884  9992606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_HA_Timer:TimerUDB:tmp_fifo_load\/clock_0              macrocell146        0      0  RISE       1



++++ Path 755 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:Net_1203\/q
Path End       : \PM1_DirCounter:Net_1203\/main_1
Capture Clock  : \PM1_DirCounter:Net_1203\/clock_0
Path slack     : 9992608p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1203\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:Net_1203\/q       macrocell64   1250   1250  9980008  RISE       1
\PM1_DirCounter:Net_1203\/main_1  macrocell64   2632   3882  9992608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:Net_1203\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 756 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_0\/q
Path End       : \PM2_DirCounter:Net_1251\/main_6
Capture Clock  : \PM2_DirCounter:Net_1251\/clock_0
Path slack     : 9992633p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:bQuadDec:state_0\/q  macrocell158   1250   1250  9982891  RISE       1
\PM2_DirCounter:Net_1251\/main_6     macrocell148   2607   3857  9992633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1



++++ Path 757 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_0\/q
Path End       : \PM2_DirCounter:Net_1260\/main_3
Capture Clock  : \PM2_DirCounter:Net_1260\/clock_0
Path slack     : 9992633p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:bQuadDec:state_0\/q  macrocell158   1250   1250  9982891  RISE       1
\PM2_DirCounter:Net_1260\/main_3     macrocell155   2607   3857  9992633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1260\/clock_0                          macrocell155        0      0  RISE       1



++++ Path 758 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_delayed_0\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0
Path slack     : 9992636p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_delayed_0\/clock_0         macrocell29         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_delayed_0\/q  macrocell29   1250   1250  9986418  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/main_0  macrocell65   2604   3854  9992636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell65         0      0  RISE       1



++++ Path 759 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_delayed_0\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 9992638p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_delayed_0\/clock_0         macrocell29         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_delayed_0\/q       macrocell29   1250   1250  9986418  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_delayed_1\/main_0  macrocell30   2602   3852  9992638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_delayed_1\/clock_0         macrocell30         0      0  RISE       1



++++ Path 760 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:bQuadDec:state_0\/q
Path End       : \PM2_DirCounter:bQuadDec:state_0\/main_5
Capture Clock  : \PM2_DirCounter:bQuadDec:state_0\/clock_0
Path slack     : 9992639p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:bQuadDec:state_0\/q       macrocell158   1250   1250  9982891  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/main_5  macrocell158   2601   3851  9992639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:bQuadDec:state_0\/clock_0                  macrocell158        0      0  RISE       1



++++ Path 761 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1251\/q
Path End       : \PM2_DirCounter:Net_1251\/main_0
Capture Clock  : \PM2_DirCounter:Net_1251\/clock_0
Path slack     : 9992922p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:Net_1251\/q       macrocell148   1250   1250  9979801  RISE       1
\PM2_DirCounter:Net_1251\/main_0  macrocell148   2318   3568  9992922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1251\/clock_0                          macrocell148        0      0  RISE       1



++++ Path 762 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_delayed_1\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 9992927p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_delayed_1\/clock_0         macrocell30         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_delayed_1\/q       macrocell30   1250   1250  9992927  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_delayed_2\/main_0  macrocell31   2313   3563  9992927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_delayed_2\/clock_0         macrocell31         0      0  RISE       1



++++ Path 763 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_delayed_1\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0
Path slack     : 9992927p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_delayed_1\/clock_0         macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_delayed_1\/q  macrocell30   1250   1250  9992927  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/main_1  macrocell65   2313   3563  9992927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell65         0      0  RISE       1



++++ Path 764 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_B_delayed_1\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 9992936p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_delayed_1\/clock_0         macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:quad_B_delayed_1\/q       macrocell33   1250   1250  9992936  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_delayed_2\/main_0  macrocell34   2304   3554  9992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_delayed_2\/clock_0         macrocell34         0      0  RISE       1



++++ Path 765 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_B_delayed_1\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0
Path slack     : 9992936p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_delayed_1\/clock_0         macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:quad_B_delayed_1\/q  macrocell33   1250   1250  9992936  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/main_1  macrocell66   2304   3554  9992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell66         0      0  RISE       1



++++ Path 766 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_A_delayed_2\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0
Path slack     : 9992937p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_delayed_2\/clock_0         macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:quad_A_delayed_2\/q  macrocell31   1250   1250  9992937  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/main_2  macrocell65   2303   3553  9992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_A_filt\/clock_0              macrocell65         0      0  RISE       1



++++ Path 767 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_B_delayed_0\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 9992941p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_delayed_0\/clock_0         macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:quad_B_delayed_0\/q       macrocell32   1250   1250  9992941  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_delayed_1\/main_0  macrocell33   2299   3549  9992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_delayed_1\/clock_0         macrocell33         0      0  RISE       1



++++ Path 768 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_B_delayed_0\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0
Path slack     : 9992941p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_delayed_0\/clock_0         macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:quad_B_delayed_0\/q  macrocell32   1250   1250  9992941  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/main_0  macrocell66   2299   3549  9992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell66         0      0  RISE       1



++++ Path 769 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM1_DirCounter:bQuadDec:quad_B_delayed_2\/q
Path End       : \PM1_DirCounter:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0
Path slack     : 9992943p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_delayed_2\/clock_0         macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\PM1_DirCounter:bQuadDec:quad_B_delayed_2\/q  macrocell34   1250   1250  9992943  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/main_2  macrocell66   2297   3547  9992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM1_DirCounter:bQuadDec:quad_B_filt\/clock_0              macrocell66         0      0  RISE       1



++++ Path 770 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1203\/q
Path End       : \PM2_DirCounter:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \PM2_DirCounter:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 9992949p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1203\/clock_0                          macrocell154        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT    slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:Net_1203\/q                              macrocell154   1250   1250  9980962  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell153   2291   3541  9992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Cnt16:CounterUDB:count_stored_i\/clock_0   macrocell153        0      0  RISE       1



++++ Path 771 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PM2_DirCounter:Net_1203\/q
Path End       : \PM2_DirCounter:Net_1203\/main_1
Capture Clock  : \PM2_DirCounter:Net_1203\/clock_0
Path slack     : 9992949p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPD_CLOCK_10K:R#1 vs. SPD_CLOCK_10K:R#2)   10000000
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                              9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1203\/clock_0                          macrocell154        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\PM2_DirCounter:Net_1203\/q       macrocell154   1250   1250  9980962  RISE       1
\PM2_DirCounter:Net_1203\/main_1  macrocell154   2291   3541  9992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PM2_DirCounter:Net_1203\/clock_0                          macrocell154        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

