

================================================================
== Vitis HLS Report for 'post_process'
================================================================
* Date:           Tue Nov 19 23:14:38 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        yolo_conv_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.50 ns|  4.371 ns|     2.03 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  7.500 ns|  7.500 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    169|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     14|    -|
|Register         |        -|    -|     129|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     129|    183|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln813_10_fu_86_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln813_8_fu_70_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln813_9_fu_76_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln813_fu_82_p2     |         +|   0|  0|  32|          32|          32|
    |icmp_ln214_fu_56_p2    |      icmp|   0|  0|   9|           4|           1|
    |select_ln214_fu_62_p3  |    select|   0|  0|  32|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 169|         133|         130|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  14|          3|   32|         96|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|   32|         96|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln813_9_reg_101          |  32|   0|   32|          0|
    |ap_ce_reg                    |   1|   0|    1|          0|
    |ap_return_int_reg            |  32|   0|   32|          0|
    |select_ln214_reg_96          |  32|   0|   32|          0|
    |sub0_val_output_read_reg_91  |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 129|   0|  129|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------+-----+-----+------------+-----------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|     post_process|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|     post_process|  return value|
|ap_return        |  out|   32|  ap_ctrl_hs|     post_process|  return value|
|ap_ce            |   in|    1|  ap_ctrl_hs|     post_process|  return value|
|sub0_val_output  |   in|   32|     ap_none|  sub0_val_output|        scalar|
|sub1_val_output  |   in|   32|     ap_none|  sub1_val_output|        scalar|
|sub2_val_output  |   in|   32|     ap_none|  sub2_val_output|        scalar|
|sub3_val_output  |   in|   32|     ap_none|  sub3_val_output|        scalar|
|input_ch_idx     |   in|    4|     ap_none|     input_ch_idx|        scalar|
|val_output       |   in|   32|     ap_none|       val_output|        scalar|
+-----------------+-----+-----+------------+-----------------+--------------+

