$date
	Wed Nov 28 10:27:07 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TestMooreMachine $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module dut $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 ' x $end
$var reg 3 ( ns [2:0] $end
$var reg 3 ) ps [2:0] $end
$var reg 1 * y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
bx )
bx (
x'
x&
x%
x$
x#
x"
x!
$end
#10
0*
0!
b0x (
b0 )
1#
1&
1"
1%
#15
0"
0%
#20
1"
1%
#22
0#
0&
#25
0"
0%
#30
b1 )
b1 (
1"
1%
1$
1'
#35
0"
0%
#40
b10 )
b0 (
1"
1%
0$
0'
#45
0"
0%
#50
b11 )
b1 (
1"
1%
1$
1'
#55
0"
0%
#60
1*
1!
b100 )
b0 (
1"
1%
0$
0'
#65
0"
0%
#70
0*
0!
b0 )
1"
1%
#75
0"
0%
#80
1"
1%
#85
0"
0%
#90
b1 )
b1 (
1"
1%
1$
1'
#95
0"
0%
#100
b10 )
b0 (
1"
1%
0$
0'
#105
0"
0%
#110
b11 )
b1 (
1"
1%
1$
1'
#115
0"
0%
#120
1*
1!
b100 )
b0 (
1"
1%
0$
0'
#125
0"
0%
#130
0*
0!
b11 )
b1 (
1"
1%
1$
1'
#135
0"
0%
#140
1*
1!
b100 )
b0 (
1"
1%
0$
0'
#145
0"
0%
#150
0*
0!
b11 )
b1 (
1"
1%
1$
1'
#155
0"
0%
#160
1*
1!
b100 )
b0 (
1"
1%
0$
0'
#165
0"
0%
#170
0*
0!
b0 )
1"
1%
