NDSummary.OnToolTipsLoaded("SystemVerilogModule:inst_dac_fifo",{105:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype105\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/5/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/5/2\">util_rfifo #(</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">NUM_OF_CHANNELS(<span class=\"SHNumber\">8</span>),</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">DIN_DATA_WIDTH(<span class=\"SHNumber\">16</span>),</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"3/2/4/3\" data-NarrowGridArea=\"4/1/5/2\" style=\"grid-area:3/2/4/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"3/3/4/4\" data-NarrowGridArea=\"4/2/5/3\" style=\"grid-area:3/3/4/4\">DOUT_DATA_WIDTH(<span class=\"SHNumber\">16</span>),</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"4/2/5/3\" data-NarrowGridArea=\"5/1/6/2\" style=\"grid-area:4/2/5/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"4/3/5/4\" data-NarrowGridArea=\"5/2/6/3\" style=\"grid-area:4/3/5/4\">DIN_ADDRESS_WIDTH(<span class=\"SHNumber\">4</span>)</div><div class=\"PAfterParameters\" data-WideGridArea=\"4/4/5/5\" data-NarrowGridArea=\"6/1/7/4\" style=\"grid-area:4/4/5/5\">) inst_dac_fifo ( .din_rstn(p_aresetn), .din_clk(d_clk), .din_enable_0(fifo_din_enable_i0), .din_valid_0(fifo_dac_valid_i0), .din_valid_in_0(fifo_rd_valid), .din_data_0(fifo_dac_data_i0), .din_enable_1(fifo_din_enable_q0), .din_valid_1(fifo_dac_valid_q0), .din_valid_in_1(fifo_rd_valid), .din_data_1(fifo_dac_data_q0), .din_enable_2(fifo_din_enable_i1), .din_valid_2(fifo_dac_valid_i1), .din_valid_in_2(fifo_rd_valid), .din_data_2(fifo_dac_data_i1), .din_enable_3(fifo_din_enable_q1), .din_valid_3(fifo_dac_valid_q1), .din_valid_in_3(fifo_rd_valid), .din_data_3(fifo_dac_data_q1), .din_enable_4(fifo_din_enable_i2), .din_valid_4(fifo_dac_valid_i2), .din_valid_in_4(fifo_rd_valid), .din_data_4(fifo_dac_data_i2), .din_enable_5(fifo_din_enable_q2), .din_valid_5(fifo_dac_valid_q2), .din_valid_in_5(fifo_rd_valid), .din_data_5(fifo_dac_data_q2), .din_enable_6(fifo_din_enable_i3), .din_valid_6(fifo_dac_valid_i3), .din_valid_in_6(fifo_rd_valid), .din_data_6(fifo_dac_data_i3), .din_enable_7(fifo_din_enable_q3), .din_valid_7(fifo_dac_valid_q3), .din_valid_in_7(fifo_rd_valid), .din_data_7(fifo_dac_data_q3), .din_unf(fifo_din_unf), .dout_rst(ad_reset_o), .dout_clk(l_clk), .dout_enable_0(dac_enable_i0), .dout_valid_0(dac_valid_i0), .dout_valid_out_0(), .dout_data_0(dac_data_i0), .dout_enable_1(dac_enable_q0), .dout_valid_1(dac_valid_q0), .dout_valid_out_1(), .dout_data_1(dac_data_q0), .dout_enable_2(dac_enable_i1), .dout_valid_2(dac_valid_i1), .dout_valid_out_2(), .dout_data_2(dac_data_i1), .dout_enable_3(dac_enable_q1), .dout_valid_3(dac_valid_q1), .dout_valid_out_3(), .dout_data_3(dac_data_q1), .dout_enable_4(dac_enable_i2), .dout_valid_4(dac_valid_i2), .dout_valid_out_4(), .dout_data_4(dac_data_i2), .dout_enable_5(dac_enable_q2), .dout_valid_5(dac_valid_q2), .dout_valid_out_5(), .dout_data_5(dac_data_q2), .dout_enable_6(dac_enable_i3), .dout_valid_6(dac_valid_i3), .dout_valid_out_6(), .dout_data_6(dac_data_i3), .dout_enable_7(dac_enable_q3), .dout_valid_7(dac_valid_q3), .dout_valid_out_7(), .dout_data_7(dac_data_q3), .dout_unf(dac_dunf) )</div></div></div></div><div class=\"TTSummary\">Analog Devices FIFO for AD9361 DAC BUS</div></div>"});