{"vcs1":{"timestamp_begin":1731045903.870033279, "rt":1.99, "ut":0.52, "st":0.28}}
{"vcselab":{"timestamp_begin":1731045905.959234937, "rt":1.24, "ut":0.29, "st":0.23}}
{"link":{"timestamp_begin":1731045907.288344809, "rt":0.39, "ut":0.16, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731045903.152947290}
{"VCS_COMP_START_TIME": 1731045903.152947290}
{"VCS_COMP_END_TIME": 1731045909.187436111}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 330464}}
{"stitch_vcselab": {"peak_mem": 231552}}
