{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.620169",
   "Default View_TopLeft":"1125,943",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port sfp_port_0 -pg 1 -lvl 9 -x 3170 -y 1530 -defaultsOSRD
preplace port sfp_port_1 -pg 1 -lvl 9 -x 3170 -y 560 -defaultsOSRD
preplace port sfp_port_2 -pg 1 -lvl 9 -x 3170 -y 260 -defaultsOSRD
preplace port sfp_port_3 -pg 1 -lvl 9 -x 3170 -y 910 -defaultsOSRD
preplace port ponylink_port_0 -pg 1 -lvl 9 -x 3170 -y 1630 -defaultsOSRD
preplace port ponylink_port_1 -pg 1 -lvl 9 -x 3170 -y 660 -defaultsOSRD
preplace port ponylink_port_2 -pg 1 -lvl 9 -x 3170 -y 360 -defaultsOSRD
preplace port ponylink_port_3 -pg 1 -lvl 9 -x 3170 -y 1010 -defaultsOSRD
preplace port ponylink_ctrl -pg 1 -lvl 9 -x 3170 -y 1980 -defaultsOSRD
preplace port gtrefclk_p -pg 1 -lvl 0 -x 0 -y 310 -defaultsOSRD
preplace port gtrefclk_n -pg 1 -lvl 0 -x 0 -y 330 -defaultsOSRD
preplace port clk_50M -pg 1 -lvl 0 -x 0 -y 470 -defaultsOSRD
preplace port rst -pg 1 -lvl 0 -x 0 -y 490 -defaultsOSRD
preplace portBus sfp_rx_los -pg 1 -lvl 0 -x 0 -y 630 -defaultsOSRD
preplace portBus sfp_led -pg 1 -lvl 9 -x 3170 -y 1880 -defaultsOSRD
preplace portBus leds -pg 1 -lvl 9 -x 3170 -y 90 -defaultsOSRD
preplace inst axi_ethernet_clock_w_0 -pg 1 -lvl 7 -x 2360 -y 290 -defaultsOSRD
preplace inst sfp_led_concat -pg 1 -lvl 8 -x 2920 -y 1880 -defaultsOSRD
preplace inst axi_ethernet_support -pg 1 -lvl 3 -x 720 -y 330 -defaultsOSRD
preplace inst mmcm_ponylink -pg 1 -lvl 4 -x 1190 -y 1390 -defaultsOSRD
preplace inst board_led_concat -pg 1 -lvl 8 -x 2920 -y 90 -defaultsOSRD
preplace inst axi_ethernet_clocking -pg 1 -lvl 2 -x 340 -y 490 -defaultsOSRD
preplace inst spf_rx_los_splitter -pg 1 -lvl 6 -x 1950 -y 560 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 1 -x 100 -y 560 -defaultsOSRD -resize 83 88
preplace inst ponylink_ctrl -pg 1 -lvl 5 -x 1560 -y 1610 -defaultsOSRD
preplace inst control_signal_mapper -pg 1 -lvl 6 -x 1950 -y 1390 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 4 -x 1190 -y 1640 -defaultsOSRD
preplace inst control_mem -pg 1 -lvl 8 -x 2920 -y 1330 -defaultsOSRD
preplace inst control_mem_ctrl -pg 1 -lvl 7 -x 2360 -y 1410 -defaultsOSRD
preplace inst reset_sync_eth -pg 1 -lvl 4 -x 1190 -y 570 -defaultsOSRD
preplace inst control_start_splitter -pg 1 -lvl 6 -x 1950 -y 800 -defaultsOSRD
preplace inst control_stop_splitter -pg 1 -lvl 6 -x 1950 -y 980 -defaultsOSRD
preplace inst port_config_splitter -pg 1 -lvl 6 -x 1950 -y 1160 -defaultsOSRD
preplace inst gen_ready_concat -pg 1 -lvl 4 -x 1190 -y 970 -defaultsOSRD
preplace inst check_ready_concat -pg 1 -lvl 4 -x 1190 -y 790 -defaultsOSRD
preplace inst result_concat -pg 1 -lvl 4 -x 1190 -y 1150 -defaultsOSRD
preplace inst test_controller -pg 1 -lvl 5 -x 1560 -y 1180 -defaultsOSRD
preplace inst test_logic_port_1 -pg 1 -lvl 8 -x 2920 -y 650 -defaultsOSRD
preplace inst test_logic_port_2 -pg 1 -lvl 8 -x 2920 -y 350 -defaultsOSRD
preplace inst test_logic_port_3 -pg 1 -lvl 8 -x 2920 -y 1000 -defaultsOSRD
preplace inst test_logic_port_0 -pg 1 -lvl 8 -x 2920 -y 1620 -defaultsOSRD
preplace netloc Net 1 8 1 NJ 1630
preplace netloc sfp_rx_los_1 1 0 6 NJ 630 NJ 630 NJ 630 900J 640 1320J 560 NJ
preplace netloc four_way_splitter_0_dout_1 1 6 2 N 530 2620J
preplace netloc xlconcat_0_dout 1 8 1 NJ 1880
preplace netloc axi_ethernet_0_suppo_0_gt0_pll0outclk 1 3 4 900 350 NJ 350 NJ 350 2100J
preplace netloc axi_ethernet_0_suppo_0_gt0_pll0outrefclk 1 3 4 890 330 NJ 330 NJ 330 NJ
preplace netloc axi_ethernet_0_suppo_0_gt0_pll1outclk 1 3 4 950 360 NJ 360 NJ 360 2140J
preplace netloc axi_ethernet_0_suppo_0_gt0_pll1outrefclk 1 3 4 960 370 NJ 370 NJ 370 NJ
preplace netloc axi_ethernet_0_suppo_0_gt0_pll0lock_out 1 3 4 970 390 NJ 390 NJ 390 NJ
preplace netloc axi_ethernet_0_suppo_0_gt0_pll0refclklost_out 1 3 4 980 410 NJ 410 NJ 410 NJ
preplace netloc axi_ethernet_0_suppo_0_userclk 1 3 4 950 250 NJ 250 NJ 250 NJ
preplace netloc axi_ethernet_0_suppo_0_userclk2 1 3 5 920 500 1350 640 1810J 650 2200 690 2540J
preplace netloc axi_ethernet_0_suppo_0_rxuserclk 1 3 4 900 210 NJ 210 NJ 210 NJ
preplace netloc axi_ethernet_0_suppo_0_rxuserclk2 1 3 4 910 230 NJ 230 NJ 230 NJ
preplace netloc axi_ethernet_0_suppo_0_gtref_clk 1 3 4 N 320 NJ 320 NJ 320 2170J
preplace netloc axi_ethernet_0_suppo_0_gtref_clk_bufg 1 3 4 N 340 NJ 340 NJ 340 2160J
preplace netloc axi_ethernet_0_suppo_0_locked 1 3 4 890 190 NJ 190 NJ 190 NJ
preplace netloc axi_ethernet_0_suppo_0_pma_reset 1 3 4 N 200 NJ 200 NJ 200 2190J
preplace netloc Net4 1 2 5 520 140 NJ 140 NJ 140 NJ 140 2190J
preplace netloc gtrefclk_p_1 1 0 3 NJ 310 NJ 310 NJ
preplace netloc gtrefclk_n_1 1 0 3 NJ 330 NJ 330 NJ
preplace netloc Net5 1 2 5 490 100 NJ 100 NJ 100 NJ 100 2180J
preplace netloc test_logic_single_po_0_gt0_pll0reset_out 1 2 7 540 1770 NJ 1770 NJ 1770 NJ 1770 NJ 1770 NJ 1770 3080
preplace netloc test_logic_single_po_0_txoutclk 1 2 7 530 1310 NJ 1310 NJ 1310 NJ 1310 NJ 1310 2520J 1460 3120
preplace netloc clk_ponylink_clk_40M 1 4 4 1340 1390 1800 1470 2140 1320 2530
preplace netloc clk_ponylink_clk_160M 1 4 4 1320 1740 NJ 1740 NJ 1740 2640
preplace netloc clk_50M_1 1 0 2 NJ 470 NJ
preplace netloc axi_ethernet_0_clock_0_sys_out_rst 1 2 5 500J 120 940 170 NJ 170 NJ 170 NJ
preplace netloc axi_ethernet_0_clock_0_axi_lite_clk_bufg 1 2 5 510 130 NJ 130 NJ 130 NJ 130 NJ
preplace netloc rst_1 1 0 4 NJ 490 180 110 NJ 110 930J
preplace netloc board_led_concat_dout 1 8 1 NJ 90
preplace netloc axi_ethernet_clocking_ref_clk_50_bufg 1 2 2 NJ 530 890
preplace netloc xlconstant_1_dout 1 1 1 180J 510n
preplace netloc Net6 1 5 4 1780J 1750 NJ 1750 2600J 1980 NJ
preplace netloc ponylink_to_zynq_resetn_out 1 5 2 1810 1500 2200J
preplace netloc xlconstant_2_dout 1 4 1 NJ 1640
preplace netloc speed_test_controller_0_mem_we 1 5 3 1780J 1270 NJ 1270 2570
preplace netloc speed_test_controller_0_mem_addr 1 5 3 1750J 1280 NJ 1280 2600
preplace netloc speed_test_controller_0_mem_din 1 5 3 1760J 1260 NJ 1260 2610
preplace netloc control_mem_doutb 1 4 4 1370 1470 1760J 1480 2170J 1330 2540
preplace netloc axi_ethernet_0_reset_0_reset_out 1 4 4 1340 1070 1800J 1250 NJ 1250 2580
preplace netloc test_controller_start 1 5 1 1770 800n
preplace netloc test_controller_stop 1 5 1 1790 980n
preplace netloc gen_ready_concat_dout 1 4 1 1320 970n
preplace netloc check_ready_concat_dout 1 4 1 1330 790n
preplace netloc result_concat_dout 1 4 1 1310 1150n
preplace netloc test_controller_port_config 1 5 1 1810 1160n
preplace netloc Net1 1 8 1 NJ 1010
preplace netloc Net2 1 8 1 NJ 360
preplace netloc Net3 1 8 1 NJ 660
preplace netloc control_start_splitter_dout_4 1 6 2 NJ 830 2650
preplace netloc control_start_splitter_dout_3 1 6 2 2110 40 2690J
preplace netloc control_start_splitter_dout_2 1 6 2 2170 740 2630J
preplace netloc control_start_splitter_dout_1 1 6 2 NJ 770 2590
preplace netloc control_stop_splitter_dout_4 1 6 2 NJ 1010 2600
preplace netloc control_stop_splitter_dout_3 1 6 2 NJ 990 2600
preplace netloc control_stop_splitter_dout_2 1 6 2 2200 750 2670J
preplace netloc control_stop_splitter_dout_1 1 6 2 NJ 950 2560
preplace netloc spf_rx_los_splitter_dout_2 1 6 2 NJ 550 2710
preplace netloc spf_rx_los_splitter_dout_3 1 6 2 2090J 30 2710
preplace netloc spf_rx_los_splitter_dout_4 1 6 2 NJ 590 2550
preplace netloc test_logic_port_0_result 1 3 6 1050 1480 NJ 1480 1750J 1490 NJ 1490 2740J 1470 3090
preplace netloc test_logic_port_1_result 1 3 6 1020 670 NJ 670 1770J 680 2160J 730 2700J 820 3080
preplace netloc test_logic_port_2_result 1 3 6 1040 700 NJ 700 NJ 700 2140J 540 2560J 500 3080
preplace netloc test_logic_port_3_result 1 3 6 1070 1300 NJ 1300 NJ 1300 2180J 1240 2670J 1160 3080
preplace netloc test_logic_port_0_gen_ready 1 3 6 1010 1790 NJ 1790 NJ 1790 NJ 1790 NJ 1790 3100
preplace netloc test_logic_port_1_gen_ready 1 3 6 1030 660 NJ 660 1790J 670 2170J 720 2720J 810 3090
preplace netloc test_logic_port_2_gen_ready 1 3 6 990 20 NJ 20 NJ 20 NJ 20 2720J 180 3100
preplace netloc test_logic_port_3_gen_ready 1 3 6 1060 1290 NJ 1290 NJ 1290 2140J 1230 2660J 1150 3090
preplace netloc port_config_splitter_dout_1 1 6 2 2120 1220 2550J
preplace netloc port_config_splitter_dout_2 1 6 2 2180J 700 2560
preplace netloc port_config_splitter_dout_3 1 6 2 2150J 50 2700
preplace netloc port_config_splitter_dout_4 1 6 2 2200J 1000 N
preplace netloc test_logic_port_0_check_ready 1 3 6 1000 1780 NJ 1780 NJ 1780 NJ 1780 NJ 1780 3110
preplace netloc test_logic_port_1_check_ready 1 3 6 1050 650 NJ 650 1800J 660 2190J 710 2560J 800 3100
preplace netloc test_logic_port_2_check_ready 1 3 6 1070 690 NJ 690 NJ 690 2130J 820 2660J 830 3140
preplace netloc test_logic_port_3_check_ready 1 3 6 1060 680 NJ 680 1750J 710 2120J 760 2670J 850 3080
preplace netloc test_logic_port_0_board_led 1 7 2 2730 1180 3100
preplace netloc test_logic_port_1_board_led 1 7 2 2740 200 3090
preplace netloc test_logic_port_2_board_led 1 7 2 2760 190 3080
preplace netloc test_logic_port_3_board_led 1 7 2 2750 840 3090
preplace netloc test_logic_port_0_rxoutclk 1 2 7 550 1060 NJ 1060 NJ 1060 1810J 1070 NJ 1070 2600J 1190 3130
preplace netloc test_logic_port_3_sfp_led 1 7 2 2760 1970 3140
preplace netloc test_logic_port_2_sfp_led 1 7 2 2760 1200 3150
preplace netloc test_logic_port_1_sfp_led 1 7 2 2750 1170 3130
preplace netloc test_logic_port_0_sfp_led 1 7 2 2730 1990 3090
preplace netloc axi_mm2s_mapper_0_M_AXIS 1 4 3 1360 890 NJ 890 2100
preplace netloc axi_ethernet_clock_w_0_clocks_out 1 7 1 2680 290n
preplace netloc control_signal_mapper_M_AXI 1 6 1 2120 1380n
preplace netloc test_logic_single_po_0_sfp 1 8 1 NJ 1530
preplace netloc ponylink_to_zynq_axis_out 1 5 1 1780 1370n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 7 1 2730 1260n
preplace netloc test_logic_port_3_sfp 1 8 1 NJ 910
preplace netloc test_logic_port_2_sfp 1 8 1 NJ 260
preplace netloc test_logic_port_1_sfp 1 8 1 NJ 560
levelinfo -pg 1 0 100 340 720 1190 1560 1950 2360 2920 3170
pagesize -pg 1 -db -bbox -sgen -160 0 3340 2000
"
}
{
   "da_clkrst_cnt":"6"
}
