
LEnEl01.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002a62  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000ed4  00802000  00002a62  00002af6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000025e  00802ed4  00802ed4  000039ca  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000039ca  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000044  00000000  00000000  00003a28  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000380  00000000  00000000  00003a6c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000c933  00000000  00000000  00003dec  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004310  00000000  00000000  0001071f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000343e  00000000  00000000  00014a2f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000b1c  00000000  00000000  00017e70  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00004fbd  00000000  00000000  0001898c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00006557  00000000  00000000  0001d949  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000004c8  00000000  00000000  00023ea0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 fe 00 	jmp	0x1fc	; 0x1fc <__ctors_end>
       4:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
       8:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
       c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      10:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      14:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      18:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      1c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      20:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      24:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      28:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      2c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      30:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      34:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      38:	0c 94 42 07 	jmp	0xe84	; 0xe84 <__vector_14>
      3c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      40:	0c 94 59 07 	jmp	0xeb2	; 0xeb2 <__vector_16>
      44:	0c 94 91 07 	jmp	0xf22	; 0xf22 <__vector_17>
      48:	0c 94 c9 07 	jmp	0xf92	; 0xf92 <__vector_18>
      4c:	0c 94 01 08 	jmp	0x1002	; 0x1002 <__vector_19>
      50:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      54:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      58:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      5c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      60:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      64:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      68:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      6c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      70:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      74:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      78:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      7c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      80:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      84:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      88:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      8c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      90:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      94:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      98:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      9c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      a0:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      a4:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      a8:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      ac:	0c 94 33 07 	jmp	0xe66	; 0xe66 <__vector_43>
      b0:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      b4:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      b8:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      bc:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      c0:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      c4:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      c8:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      cc:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      d0:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      d4:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      d8:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      dc:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      e0:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      e4:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      e8:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      ec:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      f0:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      f4:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      f8:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
      fc:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     100:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     104:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     108:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     10c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     110:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     114:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     118:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     11c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     120:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     124:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     128:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     12c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     130:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     134:	0c 94 39 08 	jmp	0x1072	; 0x1072 <__vector_77>
     138:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     13c:	0c 94 50 08 	jmp	0x10a0	; 0x10a0 <__vector_79>
     140:	0c 94 88 08 	jmp	0x1110	; 0x1110 <__vector_80>
     144:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     148:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     14c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     150:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     154:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     158:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     15c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     160:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     164:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     168:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     16c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     170:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     174:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     178:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     17c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     180:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     184:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     188:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     18c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     190:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     194:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     198:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     19c:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     1a0:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     1a4:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     1a8:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     1ac:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     1b0:	0c 94 48 0e 	jmp	0x1c90	; 0x1c90 <__vector_108>
     1b4:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     1b8:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     1bc:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     1c0:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     1c4:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     1c8:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     1cc:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     1d0:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     1d4:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     1d8:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     1dc:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     1e0:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     1e4:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     1e8:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     1ec:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     1f0:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     1f4:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>
     1f8:	0c 94 1f 01 	jmp	0x23e	; 0x23e <__bad_interrupt>

000001fc <__ctors_end>:
     1fc:	11 24       	eor	r1, r1
     1fe:	1f be       	out	0x3f, r1	; 63
     200:	cf ef       	ldi	r28, 0xFF	; 255
     202:	cd bf       	out	0x3d, r28	; 61
     204:	df e5       	ldi	r29, 0x5F	; 95
     206:	de bf       	out	0x3e, r29	; 62
     208:	00 e0       	ldi	r16, 0x00	; 0
     20a:	0c bf       	out	0x3c, r16	; 60

0000020c <__do_copy_data>:
     20c:	1e e2       	ldi	r17, 0x2E	; 46
     20e:	a0 e0       	ldi	r26, 0x00	; 0
     210:	b0 e2       	ldi	r27, 0x20	; 32
     212:	e2 e6       	ldi	r30, 0x62	; 98
     214:	fa e2       	ldi	r31, 0x2A	; 42
     216:	00 e0       	ldi	r16, 0x00	; 0
     218:	0b bf       	out	0x3b, r16	; 59
     21a:	02 c0       	rjmp	.+4      	; 0x220 <__do_copy_data+0x14>
     21c:	07 90       	elpm	r0, Z+
     21e:	0d 92       	st	X+, r0
     220:	a4 3d       	cpi	r26, 0xD4	; 212
     222:	b1 07       	cpc	r27, r17
     224:	d9 f7       	brne	.-10     	; 0x21c <__do_copy_data+0x10>

00000226 <__do_clear_bss>:
     226:	21 e3       	ldi	r18, 0x31	; 49
     228:	a4 ed       	ldi	r26, 0xD4	; 212
     22a:	be e2       	ldi	r27, 0x2E	; 46
     22c:	01 c0       	rjmp	.+2      	; 0x230 <.do_clear_bss_start>

0000022e <.do_clear_bss_loop>:
     22e:	1d 92       	st	X+, r1

00000230 <.do_clear_bss_start>:
     230:	a2 33       	cpi	r26, 0x32	; 50
     232:	b2 07       	cpc	r27, r18
     234:	e1 f7       	brne	.-8      	; 0x22e <.do_clear_bss_loop>
     236:	0e 94 c0 08 	call	0x1180	; 0x1180 <main>
     23a:	0c 94 2f 15 	jmp	0x2a5e	; 0x2a5e <_exit>

0000023e <__bad_interrupt>:
     23e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000242 <STLED316_DisplayOn>:
	Buffer[0] = 0x11;
	for( i = 0; i < 3; i++ )
		Buffer[i + 1] = ((BrightnessTab[2 * i + 1] & 0x07) << 4) | (BrightnessTab[2 * i] & 0x07);
	
	STLED316_Write( Buffer, 4 );
}
     242:	cf 93       	push	r28
     244:	df 93       	push	r29
     246:	1f 92       	push	r1
     248:	cd b7       	in	r28, 0x3d	; 61
     24a:	de b7       	in	r29, 0x3e	; 62
     24c:	8d e0       	ldi	r24, 0x0D	; 13
     24e:	89 83       	std	Y+1, r24	; 0x01
     250:	61 e0       	ldi	r22, 0x01	; 1
     252:	ce 01       	movw	r24, r28
     254:	01 96       	adiw	r24, 0x01	; 1
     256:	0e 94 4d 02 	call	0x49a	; 0x49a <STLED316_Write>
     25a:	0f 90       	pop	r0
     25c:	df 91       	pop	r29
     25e:	cf 91       	pop	r28
     260:	08 95       	ret

00000262 <STLED316_LEDs_Write>:
     262:	cf 93       	push	r28
     264:	df 93       	push	r29
     266:	1f 92       	push	r1
     268:	1f 92       	push	r1
     26a:	cd b7       	in	r28, 0x3d	; 61
     26c:	de b7       	in	r29, 0x3e	; 62
     26e:	98 e0       	ldi	r25, 0x08	; 8
     270:	99 83       	std	Y+1, r25	; 0x01
     272:	8a 83       	std	Y+2, r24	; 0x02
     274:	62 e0       	ldi	r22, 0x02	; 2
     276:	ce 01       	movw	r24, r28
     278:	01 96       	adiw	r24, 0x01	; 1
     27a:	0e 94 4d 02 	call	0x49a	; 0x49a <STLED316_Write>
     27e:	0f 90       	pop	r0
     280:	0f 90       	pop	r0
     282:	df 91       	pop	r29
     284:	cf 91       	pop	r28
     286:	08 95       	ret

00000288 <STLED316_SetBrghtCtrlModeAndDigitCnt>:
     288:	cf 93       	push	r28
     28a:	df 93       	push	r29
     28c:	1f 92       	push	r1
     28e:	1f 92       	push	r1
     290:	cd b7       	in	r28, 0x3d	; 61
     292:	de b7       	in	r29, 0x3e	; 62
     294:	90 e1       	ldi	r25, 0x10	; 16
     296:	99 83       	std	Y+1, r25	; 0x01
     298:	41 50       	subi	r20, 0x01	; 1
     29a:	46 30       	cpi	r20, 0x06	; 6
     29c:	10 f4       	brcc	.+4      	; 0x2a2 <STLED316_SetBrghtCtrlModeAndDigitCnt+0x1a>
     29e:	94 2f       	mov	r25, r20
     2a0:	01 c0       	rjmp	.+2      	; 0x2a4 <STLED316_SetBrghtCtrlModeAndDigitCnt+0x1c>
     2a2:	95 e0       	ldi	r25, 0x05	; 5
     2a4:	20 e2       	ldi	r18, 0x20	; 32
     2a6:	62 9f       	mul	r22, r18
     2a8:	a0 01       	movw	r20, r0
     2aa:	11 24       	eor	r1, r1
     2ac:	48 2b       	or	r20, r24
     2ae:	49 2b       	or	r20, r25
     2b0:	4a 83       	std	Y+2, r20	; 0x02
     2b2:	62 e0       	ldi	r22, 0x02	; 2
     2b4:	ce 01       	movw	r24, r28
     2b6:	01 96       	adiw	r24, 0x01	; 1
     2b8:	0e 94 4d 02 	call	0x49a	; 0x49a <STLED316_Write>
     2bc:	0f 90       	pop	r0
     2be:	0f 90       	pop	r0
     2c0:	df 91       	pop	r29
     2c2:	cf 91       	pop	r28
     2c4:	08 95       	ret

000002c6 <STLED316_7Seg_Write>:
     2c6:	cf 93       	push	r28
     2c8:	df 93       	push	r29
     2ca:	1f 92       	push	r1
     2cc:	1f 92       	push	r1
     2ce:	cd b7       	in	r28, 0x3d	; 61
     2d0:	de b7       	in	r29, 0x3e	; 62
     2d2:	89 83       	std	Y+1, r24	; 0x01
     2d4:	6a 83       	std	Y+2, r22	; 0x02
     2d6:	62 e0       	ldi	r22, 0x02	; 2
     2d8:	ce 01       	movw	r24, r28
     2da:	01 96       	adiw	r24, 0x01	; 1
     2dc:	0e 94 4d 02 	call	0x49a	; 0x49a <STLED316_Write>
     2e0:	0f 90       	pop	r0
     2e2:	0f 90       	pop	r0
     2e4:	df 91       	pop	r29
     2e6:	cf 91       	pop	r28
     2e8:	08 95       	ret

000002ea <STLED316_7Seg_WriteTxt>:
     2ea:	0f 93       	push	r16
     2ec:	1f 93       	push	r17
     2ee:	cf 93       	push	r28
     2f0:	c8 2f       	mov	r28, r24
     2f2:	db 01       	movw	r26, r22
     2f4:	8c 91       	ld	r24, X
     2f6:	88 23       	and	r24, r24
     2f8:	d1 f1       	breq	.+116    	; 0x36e <STLED316_7Seg_WriteTxt+0x84>
     2fa:	c6 30       	cpi	r28, 0x06	; 6
     2fc:	c0 f5       	brcc	.+112    	; 0x36e <STLED316_7Seg_WriteTxt+0x84>
     2fe:	e0 ed       	ldi	r30, 0xD0	; 208
     300:	e8 0f       	add	r30, r24
     302:	ea 30       	cpi	r30, 0x0A	; 10
     304:	b8 f0       	brcs	.+46     	; 0x334 <STLED316_7Seg_WriteTxt+0x4a>
     306:	9f eb       	ldi	r25, 0xBF	; 191
     308:	98 0f       	add	r25, r24
     30a:	96 30       	cpi	r25, 0x06	; 6
     30c:	18 f4       	brcc	.+6      	; 0x314 <STLED316_7Seg_WriteTxt+0x2a>
     30e:	e9 ec       	ldi	r30, 0xC9	; 201
     310:	e8 0f       	add	r30, r24
     312:	10 c0       	rjmp	.+32     	; 0x334 <STLED316_7Seg_WriteTxt+0x4a>
     314:	9f e9       	ldi	r25, 0x9F	; 159
     316:	98 0f       	add	r25, r24
     318:	96 30       	cpi	r25, 0x06	; 6
     31a:	18 f4       	brcc	.+6      	; 0x322 <STLED316_7Seg_WriteTxt+0x38>
     31c:	e9 ea       	ldi	r30, 0xA9	; 169
     31e:	e8 0f       	add	r30, r24
     320:	09 c0       	rjmp	.+18     	; 0x334 <STLED316_7Seg_WriteTxt+0x4a>
     322:	8d 32       	cpi	r24, 0x2D	; 45
     324:	21 f0       	breq	.+8      	; 0x32e <STLED316_7Seg_WriteTxt+0x44>
     326:	80 32       	cpi	r24, 0x20	; 32
     328:	21 f0       	breq	.+8      	; 0x332 <STLED316_7Seg_WriteTxt+0x48>
     32a:	e2 e1       	ldi	r30, 0x12	; 18
     32c:	03 c0       	rjmp	.+6      	; 0x334 <STLED316_7Seg_WriteTxt+0x4a>
     32e:	e0 e1       	ldi	r30, 0x10	; 16
     330:	01 c0       	rjmp	.+2      	; 0x334 <STLED316_7Seg_WriteTxt+0x4a>
     332:	e1 e1       	ldi	r30, 0x11	; 17
     334:	0e 2e       	mov	r0, r30
     336:	00 0c       	add	r0, r0
     338:	ff 0b       	sbc	r31, r31
     33a:	e0 50       	subi	r30, 0x00	; 0
     33c:	f0 4e       	sbci	r31, 0xE0	; 224
     33e:	60 81       	ld	r22, Z
     340:	11 96       	adiw	r26, 0x01	; 1
     342:	8c 91       	ld	r24, X
     344:	11 97       	sbiw	r26, 0x01	; 1
     346:	8e 32       	cpi	r24, 0x2E	; 46
     348:	29 f4       	brne	.+10     	; 0x354 <STLED316_7Seg_WriteTxt+0x6a>
     34a:	60 68       	ori	r22, 0x80	; 128
     34c:	8d 01       	movw	r16, r26
     34e:	0f 5f       	subi	r16, 0xFF	; 255
     350:	1f 4f       	sbci	r17, 0xFF	; 255
     352:	01 c0       	rjmp	.+2      	; 0x356 <STLED316_7Seg_WriteTxt+0x6c>
     354:	8d 01       	movw	r16, r26
     356:	8c 2f       	mov	r24, r28
     358:	0e 94 63 01 	call	0x2c6	; 0x2c6 <STLED316_7Seg_Write>
     35c:	c1 50       	subi	r28, 0x01	; 1
     35e:	d8 01       	movw	r26, r16
     360:	11 96       	adiw	r26, 0x01	; 1
     362:	f8 01       	movw	r30, r16
     364:	81 81       	ldd	r24, Z+1	; 0x01
     366:	88 23       	and	r24, r24
     368:	11 f0       	breq	.+4      	; 0x36e <STLED316_7Seg_WriteTxt+0x84>
     36a:	c6 30       	cpi	r28, 0x06	; 6
     36c:	40 f2       	brcs	.-112    	; 0x2fe <STLED316_7Seg_WriteTxt+0x14>
     36e:	cf 91       	pop	r28
     370:	1f 91       	pop	r17
     372:	0f 91       	pop	r16
     374:	08 95       	ret

00000376 <STLED316_Buts_Read>:
     376:	cf 93       	push	r28
     378:	df 93       	push	r29
     37a:	1f 92       	push	r1
     37c:	1f 92       	push	r1
     37e:	cd b7       	in	r28, 0x3d	; 61
     380:	de b7       	in	r29, 0x3e	; 62
     382:	42 e0       	ldi	r20, 0x02	; 2
     384:	be 01       	movw	r22, r28
     386:	6f 5f       	subi	r22, 0xFF	; 255
     388:	7f 4f       	sbci	r23, 0xFF	; 255
     38a:	89 e4       	ldi	r24, 0x49	; 73
     38c:	0e 94 85 02 	call	0x50a	; 0x50a <STLED316_Read>
     390:	89 81       	ldd	r24, Y+1	; 0x01
     392:	9a 81       	ldd	r25, Y+2	; 0x02
     394:	0f 90       	pop	r0
     396:	0f 90       	pop	r0
     398:	df 91       	pop	r29
     39a:	cf 91       	pop	r28
     39c:	08 95       	ret

0000039e <STLED316_LEDs_SetBrght>:
     39e:	cf 93       	push	r28
     3a0:	df 93       	push	r29
     3a2:	cd b7       	in	r28, 0x3d	; 61
     3a4:	de b7       	in	r29, 0x3e	; 62
     3a6:	25 97       	sbiw	r28, 0x05	; 5
     3a8:	cd bf       	out	0x3d, r28	; 61
     3aa:	de bf       	out	0x3e, r29	; 62
     3ac:	98 e1       	ldi	r25, 0x18	; 24
     3ae:	99 83       	std	Y+1, r25	; 0x01
     3b0:	87 70       	andi	r24, 0x07	; 7
     3b2:	90 e1       	ldi	r25, 0x10	; 16
     3b4:	89 9f       	mul	r24, r25
     3b6:	90 01       	movw	r18, r0
     3b8:	11 24       	eor	r1, r1
     3ba:	28 2b       	or	r18, r24
     3bc:	2a 83       	std	Y+2, r18	; 0x02
     3be:	2b 83       	std	Y+3, r18	; 0x03
     3c0:	2c 83       	std	Y+4, r18	; 0x04
     3c2:	2d 83       	std	Y+5, r18	; 0x05
     3c4:	65 e0       	ldi	r22, 0x05	; 5
     3c6:	ce 01       	movw	r24, r28
     3c8:	01 96       	adiw	r24, 0x01	; 1
     3ca:	0e 94 4d 02 	call	0x49a	; 0x49a <STLED316_Write>
     3ce:	25 96       	adiw	r28, 0x05	; 5
     3d0:	cd bf       	out	0x3d, r28	; 61
     3d2:	de bf       	out	0x3e, r29	; 62
     3d4:	df 91       	pop	r29
     3d6:	cf 91       	pop	r28
     3d8:	08 95       	ret

000003da <STLED316_7Seg_SetBrght>:
// - Brightness - brightness values (0..7)
//
// To use this function you need to call STLED316_SetBrghtCtrlModeAndDigitCnt(STLED316_BRGHT_MODE_VAR... before!!!

void STLED316_7Seg_SetBrght( uint8_t Brightness )
{
     3da:	cf 93       	push	r28
     3dc:	df 93       	push	r29
     3de:	00 d0       	rcall	.+0      	; 0x3e0 <STLED316_7Seg_SetBrght+0x6>
     3e0:	1f 92       	push	r1
     3e2:	cd b7       	in	r28, 0x3d	; 61
     3e4:	de b7       	in	r29, 0x3e	; 62
	uint8_t		Buffer[4], tmp;
	int8_t		i;

	Buffer[0] = 0x11;
     3e6:	91 e1       	ldi	r25, 0x11	; 17
     3e8:	99 83       	std	Y+1, r25	; 0x01
	tmp = ((Brightness & 0x07) << 4) | (Brightness & 0x07);
     3ea:	87 70       	andi	r24, 0x07	; 7
     3ec:	90 e1       	ldi	r25, 0x10	; 16
     3ee:	89 9f       	mul	r24, r25
     3f0:	90 01       	movw	r18, r0
     3f2:	11 24       	eor	r1, r1
     3f4:	28 2b       	or	r18, r24
	for( i = 1; i < 4; i++ )
		Buffer[i] = tmp;
     3f6:	2a 83       	std	Y+2, r18	; 0x02
     3f8:	2b 83       	std	Y+3, r18	; 0x03
     3fa:	2c 83       	std	Y+4, r18	; 0x04
	STLED316_Write( Buffer, 4 );
     3fc:	64 e0       	ldi	r22, 0x04	; 4
     3fe:	ce 01       	movw	r24, r28
     400:	01 96       	adiw	r24, 0x01	; 1
     402:	0e 94 4d 02 	call	0x49a	; 0x49a <STLED316_Write>
}
     406:	24 96       	adiw	r28, 0x04	; 4
     408:	cd bf       	out	0x3d, r28	; 61
     40a:	de bf       	out	0x3e, r29	; 62
     40c:	df 91       	pop	r29
     40e:	cf 91       	pop	r28
     410:	08 95       	ret

00000412 <STLED316_Initialize>:
// Configures DIO, CLK and STB I/O lines.

void STLED316_Initialize( void )
{
// DIO - Totem pole with pull-up, no slew rate limit, no inversion, input sense - both edges
	PORTCFG.MPCMASK = STLED316_DIO_PIN_BM;
     412:	a0 eb       	ldi	r26, 0xB0	; 176
     414:	b0 e0       	ldi	r27, 0x00	; 0
     416:	21 e0       	ldi	r18, 0x01	; 1
     418:	2c 93       	st	X, r18
	STLED316_DIO_PORT.PIN0CTRL = PORT_OPC_PULLUP_gc | PORT_ISC_BOTHEDGES_gc;
     41a:	e0 e8       	ldi	r30, 0x80	; 128
     41c:	f6 e0       	ldi	r31, 0x06	; 6
     41e:	88 e1       	ldi	r24, 0x18	; 24
     420:	80 8b       	std	Z+16, r24	; 0x10
	STLED316_DIO_PORT.DIRSET = STLED316_DIO_PIN_BM;
     422:	21 83       	std	Z+1, r18	; 0x01

// CLK - Totem pole, no slew rate limit, no inversion, input sense - both edges
	PORTCFG.MPCMASK = STLED316_CLK_PIN_BM;
     424:	92 e0       	ldi	r25, 0x02	; 2
     426:	9c 93       	st	X, r25
	STLED316_CLK_PORT.PIN0CTRL = PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
     428:	10 8a       	std	Z+16, r1	; 0x10
	STLED316_CLK_PORT.DIRSET = STLED316_CLK_PIN_BM;
     42a:	91 83       	std	Z+1, r25	; 0x01

// STB - Totem pole, no slew rate limit, no inversion, input sense - both edges
	PORTCFG.MPCMASK = STLED316_STB_PIN_BM;
     42c:	84 e0       	ldi	r24, 0x04	; 4
     42e:	8c 93       	st	X, r24
	STLED316_STB_PORT.PIN0CTRL = PORT_OPC_TOTEM_gc | PORT_ISC_BOTHEDGES_gc;
     430:	10 8a       	std	Z+16, r1	; 0x10
	STLED316_STB_PORT.DIRSET = STLED316_STB_PIN_BM;
     432:	81 83       	std	Z+1, r24	; 0x01

// Set high level on output lines
	STLED316_DIO_PORT.OUTSET = STLED316_DIO_PIN_BM;
     434:	25 83       	std	Z+5, r18	; 0x05
	STLED316_CLK_PORT.OUTSET = STLED316_CLK_PIN_BM;
     436:	95 83       	std	Z+5, r25	; 0x05
	STLED316_STB_PORT.OUTSET = STLED316_STB_PIN_BM;
     438:	85 83       	std	Z+5, r24	; 0x05
     43a:	08 95       	ret

0000043c <STLED316_InitializeInt>:
// - intNum - PORT interrupt number (valid values are 0 or 1)
// - return value - configured interrupt number or -1 if the interrupt number is invalid

int8_t STLED316_InitializeInt( uint8_t intNum )
{
	if( (intNum == 0) || (intNum == 1) ) 
     43c:	82 30       	cpi	r24, 0x02	; 2
     43e:	48 f5       	brcc	.+82     	; 0x492 <STLED316_InitializeInt+0x56>
	{
// Configure IRQ pin - input, no inversion, input sense - falling edge
		STLED316_IRQ_PORT.DIRCLR = STLED316_IRQ_PIN_BM;
     440:	e0 e8       	ldi	r30, 0x80	; 128
     442:	f6 e0       	ldi	r31, 0x06	; 6
     444:	98 e0       	ldi	r25, 0x08	; 8
     446:	92 83       	std	Z+2, r25	; 0x02
		PORTCFG.MPCMASK = STLED316_IRQ_PIN_BM;
     448:	90 93 b0 00 	sts	0x00B0, r25	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7000b0>
		STLED316_IRQ_PORT.PIN0CTRL = PORT_OPC_PULLUP_gc | PORT_ISC_FALLING_gc;
     44c:	9a e1       	ldi	r25, 0x1A	; 26
     44e:	90 8b       	std	Z+16, r25	; 0x10

		switch( intNum )
     450:	88 23       	and	r24, r24
     452:	19 f0       	breq	.+6      	; 0x45a <STLED316_InitializeInt+0x1e>
     454:	81 30       	cpi	r24, 0x01	; 1
     456:	79 f0       	breq	.+30     	; 0x476 <STLED316_InitializeInt+0x3a>
     458:	1e c0       	rjmp	.+60     	; 0x496 <STLED316_InitializeInt+0x5a>
		{
		case 0:						// Port interrupt 0 configuration
			STLED316_IRQ_PORT.INTCTRL = PORT_INT0LVL_LO_gc;
     45a:	e0 e8       	ldi	r30, 0x80	; 128
     45c:	f6 e0       	ldi	r31, 0x06	; 6
     45e:	81 e0       	ldi	r24, 0x01	; 1
     460:	81 87       	std	Z+9, r24	; 0x09
			STLED316_IRQ_PORT.INT0MASK |= STLED316_IRQ_PIN_BM;
     462:	82 85       	ldd	r24, Z+10	; 0x0a
     464:	88 60       	ori	r24, 0x08	; 8
     466:	82 87       	std	Z+10, r24	; 0x0a
			PMIC.CTRL |= PMIC_LOLVLEN_bm;
     468:	e0 ea       	ldi	r30, 0xA0	; 160
     46a:	f0 e0       	ldi	r31, 0x00	; 0
     46c:	82 81       	ldd	r24, Z+2	; 0x02
     46e:	81 60       	ori	r24, 0x01	; 1
     470:	82 83       	std	Z+2, r24	; 0x02
			return 0;
     472:	80 e0       	ldi	r24, 0x00	; 0
     474:	08 95       	ret
		case 1:						// Port interrupt 1 configuration
			STLED316_IRQ_PORT.INTCTRL = PORT_INT1LVL_LO_gc;
     476:	e0 e8       	ldi	r30, 0x80	; 128
     478:	f6 e0       	ldi	r31, 0x06	; 6
     47a:	84 e0       	ldi	r24, 0x04	; 4
     47c:	81 87       	std	Z+9, r24	; 0x09
			STLED316_IRQ_PORT.INT1MASK |= STLED316_IRQ_PIN_BM;
     47e:	83 85       	ldd	r24, Z+11	; 0x0b
     480:	88 60       	ori	r24, 0x08	; 8
     482:	83 87       	std	Z+11, r24	; 0x0b
			PMIC.CTRL |= PMIC_LOLVLEN_bm;
     484:	e0 ea       	ldi	r30, 0xA0	; 160
     486:	f0 e0       	ldi	r31, 0x00	; 0
     488:	82 81       	ldd	r24, Z+2	; 0x02
     48a:	81 60       	ori	r24, 0x01	; 1
     48c:	82 83       	std	Z+2, r24	; 0x02
			return 1;
     48e:	81 e0       	ldi	r24, 0x01	; 1
     490:	08 95       	ret
		}
	}
	return -1;
     492:	8f ef       	ldi	r24, 0xFF	; 255
     494:	08 95       	ret
     496:	8f ef       	ldi	r24, 0xFF	; 255
}
     498:	08 95       	ret

0000049a <STLED316_Write>:
void STLED316_Write( uint8_t *Buffer, uint8_t BytesToWrite )
{
	uint8_t		BitNum, ByteNum;
	uint8_t		BitMask;

	STLED316_DIO_PORT.DIRSET = STLED316_DIO_PIN_BM;
     49a:	e0 e8       	ldi	r30, 0x80	; 128
     49c:	f6 e0       	ldi	r31, 0x06	; 6
     49e:	21 e0       	ldi	r18, 0x01	; 1
     4a0:	21 83       	std	Z+1, r18	; 0x01
	STLED316_STB_PORT.OUTCLR = STLED316_STB_PIN_BM;
     4a2:	24 e0       	ldi	r18, 0x04	; 4
     4a4:	26 83       	std	Z+6, r18	; 0x06
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     4a6:	25 e0       	ldi	r18, 0x05	; 5
     4a8:	2a 95       	dec	r18
     4aa:	f1 f7       	brne	.-4      	; 0x4a8 <STLED316_Write+0xe>
     4ac:	00 00       	nop
	_delay_us( 1 );

	for( ByteNum = 0; ByteNum < BytesToWrite; ByteNum++ )
     4ae:	66 23       	and	r22, r22
     4b0:	21 f1       	breq	.+72     	; 0x4fa <STLED316_Write+0x60>
     4b2:	dc 01       	movw	r26, r24
     4b4:	61 50       	subi	r22, 0x01	; 1
     4b6:	70 e0       	ldi	r23, 0x00	; 0
     4b8:	6f 5f       	subi	r22, 0xFF	; 255
     4ba:	7f 4f       	sbci	r23, 0xFF	; 255
     4bc:	68 0f       	add	r22, r24
     4be:	79 1f       	adc	r23, r25
	{
		BitMask = 0x01;
		for( BitNum = 0; BitNum < 8; BitNum++ )
		{
			STLED316_CLK_PORT.OUTCLR = STLED316_CLK_PIN_BM;
     4c0:	42 e0       	ldi	r20, 0x02	; 2
			if( Buffer[ByteNum] & BitMask )
				STLED316_DIO_PORT.OUTSET = STLED316_DIO_PIN_BM;
			else
				STLED316_DIO_PORT.OUTCLR = STLED316_DIO_PIN_BM;
     4c2:	51 e0       	ldi	r21, 0x01	; 1
     4c4:	17 c0       	rjmp	.+46     	; 0x4f4 <STLED316_Write+0x5a>
	for( ByteNum = 0; ByteNum < BytesToWrite; ByteNum++ )
	{
		BitMask = 0x01;
		for( BitNum = 0; BitNum < 8; BitNum++ )
		{
			STLED316_CLK_PORT.OUTCLR = STLED316_CLK_PIN_BM;
     4c6:	46 83       	std	Z+6, r20	; 0x06
			if( Buffer[ByteNum] & BitMask )
     4c8:	9c 91       	ld	r25, X
     4ca:	93 23       	and	r25, r19
     4cc:	11 f0       	breq	.+4      	; 0x4d2 <STLED316_Write+0x38>
				STLED316_DIO_PORT.OUTSET = STLED316_DIO_PIN_BM;
     4ce:	55 83       	std	Z+5, r21	; 0x05
     4d0:	01 c0       	rjmp	.+2      	; 0x4d4 <STLED316_Write+0x3a>
			else
				STLED316_DIO_PORT.OUTCLR = STLED316_DIO_PIN_BM;
     4d2:	56 83       	std	Z+6, r21	; 0x06
     4d4:	82 e0       	ldi	r24, 0x02	; 2
     4d6:	8a 95       	dec	r24
     4d8:	f1 f7       	brne	.-4      	; 0x4d6 <STLED316_Write+0x3c>
     4da:	00 c0       	rjmp	.+0      	; 0x4dc <STLED316_Write+0x42>
			_delay_us( 0.5 );

			STLED316_CLK_PORT.OUTSET = STLED316_CLK_PIN_BM;
     4dc:	45 83       	std	Z+5, r20	; 0x05
     4de:	82 e0       	ldi	r24, 0x02	; 2
     4e0:	8a 95       	dec	r24
     4e2:	f1 f7       	brne	.-4      	; 0x4e0 <STLED316_Write+0x46>
     4e4:	00 c0       	rjmp	.+0      	; 0x4e6 <STLED316_Write+0x4c>
			_delay_us( 0.5 );

			BitMask <<= 1;
     4e6:	33 0f       	add	r19, r19
     4e8:	21 50       	subi	r18, 0x01	; 1
	_delay_us( 1 );

	for( ByteNum = 0; ByteNum < BytesToWrite; ByteNum++ )
	{
		BitMask = 0x01;
		for( BitNum = 0; BitNum < 8; BitNum++ )
     4ea:	69 f7       	brne	.-38     	; 0x4c6 <STLED316_Write+0x2c>
     4ec:	11 96       	adiw	r26, 0x01	; 1

	STLED316_DIO_PORT.DIRSET = STLED316_DIO_PIN_BM;
	STLED316_STB_PORT.OUTCLR = STLED316_STB_PIN_BM;
	_delay_us( 1 );

	for( ByteNum = 0; ByteNum < BytesToWrite; ByteNum++ )
     4ee:	6a 17       	cp	r22, r26
     4f0:	7b 07       	cpc	r23, r27
     4f2:	19 f0       	breq	.+6      	; 0x4fa <STLED316_Write+0x60>
}

//=============================================================================

void STLED316_Write( uint8_t *Buffer, uint8_t BytesToWrite )
{
     4f4:	28 e0       	ldi	r18, 0x08	; 8
     4f6:	31 e0       	ldi	r19, 0x01	; 1
     4f8:	e6 cf       	rjmp	.-52     	; 0x4c6 <STLED316_Write+0x2c>
     4fa:	25 e0       	ldi	r18, 0x05	; 5
     4fc:	2a 95       	dec	r18
     4fe:	f1 f7       	brne	.-4      	; 0x4fc <STLED316_Write+0x62>
     500:	00 00       	nop
			BitMask <<= 1;
		}
	}
	_delay_us( 1 );

	STLED316_STB_PORT.OUTSET = STLED316_STB_PIN_BM;
     502:	84 e0       	ldi	r24, 0x04	; 4
     504:	80 93 85 06 	sts	0x0685, r24	; 0x800685 <__TEXT_REGION_LENGTH__+0x700685>
     508:	08 95       	ret

0000050a <STLED316_Read>:
}

//=============================================================================

void STLED316_Read( uint8_t Command, uint8_t *Buffer, uint8_t BytesToRead )
{
     50a:	cf 93       	push	r28
     50c:	df 93       	push	r29
     50e:	db 01       	movw	r26, r22
	uint8_t		BitNum, ByteNum;
	uint8_t		BitMask;

//Send command
	STLED316_DIO_PORT.DIRSET = STLED316_DIO_PIN_BM;
     510:	e0 e8       	ldi	r30, 0x80	; 128
     512:	f6 e0       	ldi	r31, 0x06	; 6
     514:	91 e0       	ldi	r25, 0x01	; 1
     516:	91 83       	std	Z+1, r25	; 0x01
	STLED316_STB_PORT.OUTCLR = STLED316_STB_PIN_BM;
     518:	94 e0       	ldi	r25, 0x04	; 4
     51a:	96 83       	std	Z+6, r25	; 0x06
     51c:	35 e0       	ldi	r19, 0x05	; 5
     51e:	3a 95       	dec	r19
     520:	f1 f7       	brne	.-4      	; 0x51e <STLED316_Read+0x14>
     522:	00 00       	nop
     524:	28 e0       	ldi	r18, 0x08	; 8
	_delay_us( 1 );

	BitMask = 0x01;
     526:	91 e0       	ldi	r25, 0x01	; 1
	for( BitNum = 0; BitNum < 8; BitNum++ )
	{
		STLED316_CLK_PORT.OUTCLR = STLED316_CLK_PIN_BM;
     528:	32 e0       	ldi	r19, 0x02	; 2
		if( Command & BitMask )
			STLED316_DIO_PORT.OUTSET = STLED316_DIO_PIN_BM;
		else
			STLED316_DIO_PORT.OUTCLR = STLED316_DIO_PIN_BM;
     52a:	71 e0       	ldi	r23, 0x01	; 1
	_delay_us( 1 );

	BitMask = 0x01;
	for( BitNum = 0; BitNum < 8; BitNum++ )
	{
		STLED316_CLK_PORT.OUTCLR = STLED316_CLK_PIN_BM;
     52c:	36 83       	std	Z+6, r19	; 0x06
		if( Command & BitMask )
     52e:	58 2f       	mov	r21, r24
     530:	59 23       	and	r21, r25
     532:	11 f0       	breq	.+4      	; 0x538 <STLED316_Read+0x2e>
			STLED316_DIO_PORT.OUTSET = STLED316_DIO_PIN_BM;
     534:	75 83       	std	Z+5, r23	; 0x05
     536:	01 c0       	rjmp	.+2      	; 0x53a <STLED316_Read+0x30>
		else
			STLED316_DIO_PORT.OUTCLR = STLED316_DIO_PIN_BM;
     538:	76 83       	std	Z+6, r23	; 0x06
     53a:	52 e0       	ldi	r21, 0x02	; 2
     53c:	5a 95       	dec	r21
     53e:	f1 f7       	brne	.-4      	; 0x53c <STLED316_Read+0x32>
     540:	00 c0       	rjmp	.+0      	; 0x542 <STLED316_Read+0x38>
		_delay_us( 0.5 );

		STLED316_CLK_PORT.OUTSET = STLED316_CLK_PIN_BM;
     542:	35 83       	std	Z+5, r19	; 0x05
     544:	52 e0       	ldi	r21, 0x02	; 2
     546:	5a 95       	dec	r21
     548:	f1 f7       	brne	.-4      	; 0x546 <STLED316_Read+0x3c>
     54a:	00 c0       	rjmp	.+0      	; 0x54c <STLED316_Read+0x42>
		_delay_us( 0.5 );

		BitMask <<= 1;
     54c:	99 0f       	add	r25, r25
     54e:	21 50       	subi	r18, 0x01	; 1
	STLED316_DIO_PORT.DIRSET = STLED316_DIO_PIN_BM;
	STLED316_STB_PORT.OUTCLR = STLED316_STB_PIN_BM;
	_delay_us( 1 );

	BitMask = 0x01;
	for( BitNum = 0; BitNum < 8; BitNum++ )
     550:	69 f7       	brne	.-38     	; 0x52c <STLED316_Read+0x22>
     552:	85 e0       	ldi	r24, 0x05	; 5
     554:	8a 95       	dec	r24
     556:	f1 f7       	brne	.-4      	; 0x554 <STLED316_Read+0x4a>
     558:	00 00       	nop
		BitMask <<= 1;
	}
	_delay_us( 1 );

//Read data
	STLED316_DIO_PORT.DIRCLR = STLED316_DIO_PIN_BM;
     55a:	81 e0       	ldi	r24, 0x01	; 1
     55c:	80 93 82 06 	sts	0x0682, r24	; 0x800682 <__TEXT_REGION_LENGTH__+0x700682>

	for( ByteNum = 0; ByteNum < BytesToRead; ByteNum++ )
     560:	44 23       	and	r20, r20
     562:	31 f1       	breq	.+76     	; 0x5b0 <STLED316_Read+0xa6>
     564:	ed 01       	movw	r28, r26
     566:	41 50       	subi	r20, 0x01	; 1
     568:	84 2f       	mov	r24, r20
     56a:	90 e0       	ldi	r25, 0x00	; 0
     56c:	01 96       	adiw	r24, 0x01	; 1
     56e:	bd 01       	movw	r22, r26
     570:	68 0f       	add	r22, r24
     572:	79 1f       	adc	r23, r25
	{
		Buffer[ByteNum] = 0;
		BitMask = 0x01;
		for( BitNum = 0; BitNum < 8; BitNum++ )
		{
			STLED316_CLK_PORT.OUTCLR = STLED316_CLK_PIN_BM;
     574:	e0 e8       	ldi	r30, 0x80	; 128
     576:	f6 e0       	ldi	r31, 0x06	; 6
     578:	22 e0       	ldi	r18, 0x02	; 2
     57a:	de 01       	movw	r26, r28
//Read data
	STLED316_DIO_PORT.DIRCLR = STLED316_DIO_PIN_BM;

	for( ByteNum = 0; ByteNum < BytesToRead; ByteNum++ )
	{
		Buffer[ByteNum] = 0;
     57c:	18 82       	st	Y, r1
     57e:	88 e0       	ldi	r24, 0x08	; 8
		BitMask = 0x01;
     580:	91 e0       	ldi	r25, 0x01	; 1
		for( BitNum = 0; BitNum < 8; BitNum++ )
		{
			STLED316_CLK_PORT.OUTCLR = STLED316_CLK_PIN_BM;
     582:	26 83       	std	Z+6, r18	; 0x06
     584:	32 e0       	ldi	r19, 0x02	; 2
     586:	3a 95       	dec	r19
     588:	f1 f7       	brne	.-4      	; 0x586 <STLED316_Read+0x7c>
     58a:	00 c0       	rjmp	.+0      	; 0x58c <STLED316_Read+0x82>
			_delay_us( 0.5 );

			STLED316_CLK_PORT.OUTSET = STLED316_CLK_PIN_BM;
     58c:	25 83       	std	Z+5, r18	; 0x05
     58e:	52 e0       	ldi	r21, 0x02	; 2
     590:	5a 95       	dec	r21
     592:	f1 f7       	brne	.-4      	; 0x590 <STLED316_Read+0x86>
     594:	00 c0       	rjmp	.+0      	; 0x596 <STLED316_Read+0x8c>
			_delay_us( 0.5 );

			if ( STLED316_DIO_PORT.IN & STLED316_DIO_PIN_BM )
     596:	30 85       	ldd	r19, Z+8	; 0x08
     598:	30 ff       	sbrs	r19, 0
     59a:	03 c0       	rjmp	.+6      	; 0x5a2 <STLED316_Read+0x98>
				Buffer[ByteNum] |= BitMask;
     59c:	3c 91       	ld	r19, X
     59e:	39 2b       	or	r19, r25
     5a0:	3c 93       	st	X, r19
			BitMask <<= 1;
     5a2:	99 0f       	add	r25, r25
     5a4:	81 50       	subi	r24, 0x01	; 1

	for( ByteNum = 0; ByteNum < BytesToRead; ByteNum++ )
	{
		Buffer[ByteNum] = 0;
		BitMask = 0x01;
		for( BitNum = 0; BitNum < 8; BitNum++ )
     5a6:	69 f7       	brne	.-38     	; 0x582 <STLED316_Read+0x78>
     5a8:	21 96       	adiw	r28, 0x01	; 1
	_delay_us( 1 );

//Read data
	STLED316_DIO_PORT.DIRCLR = STLED316_DIO_PIN_BM;

	for( ByteNum = 0; ByteNum < BytesToRead; ByteNum++ )
     5aa:	c6 17       	cp	r28, r22
     5ac:	d7 07       	cpc	r29, r23
     5ae:	29 f7       	brne	.-54     	; 0x57a <STLED316_Read+0x70>
				Buffer[ByteNum] |= BitMask;
			BitMask <<= 1;
		}
	}

	STLED316_STB_PORT.OUTSET = STLED316_STB_PIN_BM;
     5b0:	84 e0       	ldi	r24, 0x04	; 4
     5b2:	80 93 85 06 	sts	0x0685, r24	; 0x800685 <__TEXT_REGION_LENGTH__+0x700685>
}
     5b6:	df 91       	pop	r29
     5b8:	cf 91       	pop	r28
     5ba:	08 95       	ret

000005bc <lcd_st7565r_InitInterface>:
//-----------------------------------------------------------------------------

uint8_t lcd_st7565r_CharWidth( void )
{
	return lcd_st7565r_curFont->chWidth;
}
     5bc:	ef 92       	push	r14
     5be:	ff 92       	push	r15
     5c0:	0f 93       	push	r16
     5c2:	1f 93       	push	r17
     5c4:	e1 2c       	mov	r14, r1
     5c6:	01 e0       	ldi	r16, 0x01	; 1
     5c8:	21 e0       	ldi	r18, 0x01	; 1
     5ca:	40 e0       	ldi	r20, 0x00	; 0
     5cc:	68 e0       	ldi	r22, 0x08	; 8
     5ce:	80 e0       	ldi	r24, 0x00	; 0
     5d0:	96 e0       	ldi	r25, 0x06	; 6
     5d2:	0e 94 d7 0d 	call	0x1bae	; 0x1bae <GPIO_CfgPins>
     5d6:	00 e0       	ldi	r16, 0x00	; 0
     5d8:	21 e0       	ldi	r18, 0x01	; 1
     5da:	40 e0       	ldi	r20, 0x00	; 0
     5dc:	61 e0       	ldi	r22, 0x01	; 1
     5de:	80 e6       	ldi	r24, 0x60	; 96
     5e0:	96 e0       	ldi	r25, 0x06	; 6
     5e2:	0e 94 d7 0d 	call	0x1bae	; 0x1bae <GPIO_CfgPins>
     5e6:	68 e0       	ldi	r22, 0x08	; 8
     5e8:	80 ea       	ldi	r24, 0xA0	; 160
     5ea:	96 e0       	ldi	r25, 0x06	; 6
     5ec:	0e 94 5a 10 	call	0x20b4	; 0x20b4 <USART_CfgSpiSSPin>
     5f0:	43 e0       	ldi	r20, 0x03	; 3
     5f2:	62 e0       	ldi	r22, 0x02	; 2
     5f4:	80 e6       	ldi	r24, 0x60	; 96
     5f6:	96 e0       	ldi	r25, 0x06	; 6
     5f8:	0e 94 4d 10 	call	0x209a	; 0x209a <USART_CfgSpiSCKPin>
     5fc:	68 e0       	ldi	r22, 0x08	; 8
     5fe:	80 e6       	ldi	r24, 0x60	; 96
     600:	96 e0       	ldi	r25, 0x06	; 6
     602:	0e 94 6b 0e 	call	0x1cd6	; 0x1cd6 <USART_CfgUsartTxDPin>
     606:	60 ec       	ldi	r22, 0xC0	; 192
     608:	80 ea       	ldi	r24, 0xA0	; 160
     60a:	99 e0       	ldi	r25, 0x09	; 9
     60c:	0e 94 66 0e 	call	0x1ccc	; 0x1ccc <USART_SelectMode>
     610:	40 e0       	ldi	r20, 0x00	; 0
     612:	63 e0       	ldi	r22, 0x03	; 3
     614:	80 ea       	ldi	r24, 0xA0	; 160
     616:	99 e0       	ldi	r25, 0x09	; 9
     618:	0e 94 61 10 	call	0x20c2	; 0x20c2 <USART_CfgSpiParam>
     61c:	e1 2c       	mov	r14, r1
     61e:	14 e2       	ldi	r17, 0x24	; 36
     620:	f1 2e       	mov	r15, r17
     622:	04 ef       	ldi	r16, 0xF4	; 244
     624:	10 e0       	ldi	r17, 0x00	; 0
     626:	20 e4       	ldi	r18, 0x40	; 64
     628:	32 e4       	ldi	r19, 0x42	; 66
     62a:	4f e0       	ldi	r20, 0x0F	; 15
     62c:	50 e0       	ldi	r21, 0x00	; 0
     62e:	60 e0       	ldi	r22, 0x00	; 0
     630:	80 ea       	ldi	r24, 0xA0	; 160
     632:	99 e0       	ldi	r25, 0x09	; 9
     634:	0e 94 10 10 	call	0x2020	; 0x2020 <USART_SetBaudRate>
     638:	e0 ea       	ldi	r30, 0xA0	; 160
     63a:	f9 e0       	ldi	r31, 0x09	; 9
     63c:	84 81       	ldd	r24, Z+4	; 0x04
     63e:	88 60       	ori	r24, 0x08	; 8
     640:	84 83       	std	Z+4, r24	; 0x04
     642:	84 81       	ldd	r24, Z+4	; 0x04
     644:	80 61       	ori	r24, 0x10	; 16
     646:	84 83       	std	Z+4, r24	; 0x04
     648:	1f 91       	pop	r17
     64a:	0f 91       	pop	r16
     64c:	ff 90       	pop	r15
     64e:	ef 90       	pop	r14
     650:	08 95       	ret

00000652 <lcd_st7565r_ClrScr>:
     652:	91 e0       	ldi	r25, 0x01	; 1
     654:	81 30       	cpi	r24, 0x01	; 1
     656:	09 f0       	breq	.+2      	; 0x65a <lcd_st7565r_ClrScr+0x8>
     658:	90 e0       	ldi	r25, 0x00	; 0
     65a:	89 2f       	mov	r24, r25
     65c:	81 95       	neg	r24
     65e:	e8 ed       	ldi	r30, 0xD8	; 216
     660:	fe e2       	ldi	r31, 0x2E	; 46
     662:	28 ed       	ldi	r18, 0xD8	; 216
     664:	30 e3       	ldi	r19, 0x30	; 48
     666:	81 93       	st	Z+, r24
     668:	e2 17       	cp	r30, r18
     66a:	f3 07       	cpc	r31, r19
     66c:	e1 f7       	brne	.-8      	; 0x666 <lcd_st7565r_ClrScr+0x14>
     66e:	2f e7       	ldi	r18, 0x7F	; 127
     670:	40 e0       	ldi	r20, 0x00	; 0
     672:	63 e0       	ldi	r22, 0x03	; 3
     674:	80 e0       	ldi	r24, 0x00	; 0
     676:	0e 94 3a 06 	call	0xc74	; 0xc74 <st7565r_put_framebuffer>
     67a:	08 95       	ret

0000067c <lcd_st7565r_InitText>:
     67c:	10 92 d7 2e 	sts	0x2ED7, r1	; 0x802ed7 <lcd_st7565r_text_x>
     680:	10 92 d6 2e 	sts	0x2ED6, r1	; 0x802ed6 <lcd_st7565r_text_y>
     684:	8f ef       	ldi	r24, 0xFF	; 255
     686:	9b e2       	ldi	r25, 0x2B	; 43
     688:	80 93 d4 2e 	sts	0x2ED4, r24	; 0x802ed4 <__data_end>
     68c:	90 93 d5 2e 	sts	0x2ED5, r25	; 0x802ed5 <__data_end+0x1>
     690:	08 95       	ret

00000692 <lcd_st7565r_InitCtrl>:
     692:	0e 94 14 05 	call	0xa28	; 0xa28 <st7565r_init>
     696:	0e 94 3e 03 	call	0x67c	; 0x67c <lcd_st7565r_InitText>
     69a:	08 95       	ret

0000069c <lcd_st7565r_SelectFont>:
     69c:	81 30       	cpi	r24, 0x01	; 1
     69e:	61 f0       	breq	.+24     	; 0x6b8 <lcd_st7565r_SelectFont+0x1c>
     6a0:	18 f0       	brcs	.+6      	; 0x6a8 <lcd_st7565r_SelectFont+0xc>
     6a2:	82 30       	cpi	r24, 0x02	; 2
     6a4:	89 f0       	breq	.+34     	; 0x6c8 <lcd_st7565r_SelectFont+0x2c>
     6a6:	18 c0       	rjmp	.+48     	; 0x6d8 <lcd_st7565r_SelectFont+0x3c>
     6a8:	8f ef       	ldi	r24, 0xFF	; 255
     6aa:	9b e2       	ldi	r25, 0x2B	; 43
     6ac:	80 93 d4 2e 	sts	0x2ED4, r24	; 0x802ed4 <__data_end>
     6b0:	90 93 d5 2e 	sts	0x2ED5, r25	; 0x802ed5 <__data_end+0x1>
     6b4:	80 e0       	ldi	r24, 0x00	; 0
     6b6:	08 95       	ret
     6b8:	85 e8       	ldi	r24, 0x85	; 133
     6ba:	97 e2       	ldi	r25, 0x27	; 39
     6bc:	80 93 d4 2e 	sts	0x2ED4, r24	; 0x802ed4 <__data_end>
     6c0:	90 93 d5 2e 	sts	0x2ED5, r25	; 0x802ed5 <__data_end+0x1>
     6c4:	81 e0       	ldi	r24, 0x01	; 1
     6c6:	08 95       	ret
     6c8:	83 e1       	ldi	r24, 0x13	; 19
     6ca:	90 e2       	ldi	r25, 0x20	; 32
     6cc:	80 93 d4 2e 	sts	0x2ED4, r24	; 0x802ed4 <__data_end>
     6d0:	90 93 d5 2e 	sts	0x2ED5, r25	; 0x802ed5 <__data_end+0x1>
     6d4:	82 e0       	ldi	r24, 0x02	; 2
     6d6:	08 95       	ret
     6d8:	8f ef       	ldi	r24, 0xFF	; 255
     6da:	08 95       	ret

000006dc <lcd_st7565r_GotoTextXY>:
     6dc:	88 23       	and	r24, r24
     6de:	14 f0       	brlt	.+4      	; 0x6e4 <lcd_st7565r_GotoTextXY+0x8>
     6e0:	80 93 d7 2e 	sts	0x2ED7, r24	; 0x802ed7 <lcd_st7565r_text_x>
     6e4:	60 32       	cpi	r22, 0x20	; 32
     6e6:	10 f4       	brcc	.+4      	; 0x6ec <lcd_st7565r_GotoTextXY+0x10>
     6e8:	60 93 d6 2e 	sts	0x2ED6, r22	; 0x802ed6 <lcd_st7565r_text_y>
     6ec:	08 95       	ret

000006ee <lcd_st7565r_DrawChar>:
//-----------------------------------------------------------------------------

#if !defined(LCD_ST7565R_NO_FONT)

uint8_t lcd_st7565r_DrawChar( char c, uint8_t color )
{
     6ee:	2f 92       	push	r2
     6f0:	3f 92       	push	r3
     6f2:	4f 92       	push	r4
     6f4:	5f 92       	push	r5
     6f6:	7f 92       	push	r7
     6f8:	8f 92       	push	r8
     6fa:	9f 92       	push	r9
     6fc:	af 92       	push	r10
     6fe:	bf 92       	push	r11
     700:	cf 92       	push	r12
     702:	df 92       	push	r13
     704:	ef 92       	push	r14
     706:	ff 92       	push	r15
     708:	0f 93       	push	r16
     70a:	1f 93       	push	r17
     70c:	cf 93       	push	r28
     70e:	df 93       	push	r29
     710:	00 d0       	rcall	.+0      	; 0x712 <lcd_st7565r_DrawChar+0x24>
     712:	1f 92       	push	r1
     714:	cd b7       	in	r28, 0x3d	; 61
     716:	de b7       	in	r29, 0x3e	; 62
	uint8_t		x1, y1, x;
	uint32_t	col_value, fgnd_mask, bgnd_mask;
	uint8_t		mask_shift;
	uint16_t	matrix_idx;

	if( (c < lcd_st7565r_curFont->chFirst) || (c > lcd_st7565r_curFont->chLast) )
     718:	e0 91 d4 2e 	lds	r30, 0x2ED4	; 0x802ed4 <__data_end>
     71c:	f0 91 d5 2e 	lds	r31, 0x2ED5	; 0x802ed5 <__data_end+0x1>
     720:	22 81       	ldd	r18, Z+2	; 0x02
     722:	82 17       	cp	r24, r18
     724:	08 f4       	brcc	.+2      	; 0x728 <lcd_st7565r_DrawChar+0x3a>
     726:	ea c0       	rjmp	.+468    	; 0x8fc <lcd_st7565r_DrawChar+0x20e>
     728:	93 81       	ldd	r25, Z+3	; 0x03
     72a:	98 17       	cp	r25, r24
     72c:	08 f4       	brcc	.+2      	; 0x730 <lcd_st7565r_DrawChar+0x42>
     72e:	e8 c0       	rjmp	.+464    	; 0x900 <lcd_st7565r_DrawChar+0x212>
		return 1;

	x1 = lcd_st7565r_text_x + lcd_st7565r_curFont->chWidth - 1;
	y1 = lcd_st7565r_text_y + lcd_st7565r_curFont->chHeight - 1;
     730:	41 81       	ldd	r20, Z+1	; 0x01
     732:	30 91 d6 2e 	lds	r19, 0x2ED6	; 0x802ed6 <lcd_st7565r_text_y>
     736:	e4 2e       	mov	r14, r20
     738:	e3 0e       	add	r14, r19
     73a:	9f ef       	ldi	r25, 0xFF	; 255
     73c:	9e 0d       	add	r25, r14

	if( y1 > LCD_HEIGHT - 1 )
     73e:	90 32       	cpi	r25, 0x20	; 32
     740:	08 f0       	brcs	.+2      	; 0x744 <lcd_st7565r_DrawChar+0x56>
     742:	e0 c0       	rjmp	.+448    	; 0x904 <lcd_st7565r_DrawChar+0x216>
	uint16_t	matrix_idx;

	if( (c < lcd_st7565r_curFont->chFirst) || (c > lcd_st7565r_curFont->chLast) )
		return 1;

	x1 = lcd_st7565r_text_x + lcd_st7565r_curFont->chWidth - 1;
     744:	50 81       	ld	r21, Z
     746:	f0 90 d7 2e 	lds	r15, 0x2ED7	; 0x802ed7 <lcd_st7565r_text_x>
     74a:	c5 2e       	mov	r12, r21
     74c:	cf 0c       	add	r12, r15
     74e:	ca 94       	dec	r12
	y1 = lcd_st7565r_text_y + lcd_st7565r_curFont->chHeight - 1;

	if( y1 > LCD_HEIGHT - 1 )
		return 2;

	if( x1 > LCD_WIDTH - 1 )
     750:	cc 20       	and	r12, r12
     752:	0c f4       	brge	.+2      	; 0x756 <lcd_st7565r_DrawChar+0x68>
     754:	d9 c0       	rjmp	.+434    	; 0x908 <lcd_st7565r_DrawChar+0x21a>
     756:	d6 2e       	mov	r13, r22
		return 3;

	page0 = lcd_st7565r_text_y / ST7565R_PIXELS_PER_BYTE;
     758:	73 2e       	mov	r7, r19
     75a:	76 94       	lsr	r7
     75c:	76 94       	lsr	r7
     75e:	76 94       	lsr	r7
	page1 = y1 / ST7565R_PIXELS_PER_BYTE;
     760:	e9 2e       	mov	r14, r25
     762:	e6 94       	lsr	r14
     764:	e6 94       	lsr	r14
     766:	e6 94       	lsr	r14
	mask_shift = lcd_st7565r_text_y % ST7565R_PIXELS_PER_BYTE;

	matrix_idx = (c - lcd_st7565r_curFont->chFirst) * (lcd_st7565r_curFont->chHeight / 8 + 1) * lcd_st7565r_curFont->chWidth;
     768:	64 2f       	mov	r22, r20
     76a:	66 95       	lsr	r22
     76c:	66 95       	lsr	r22
     76e:	66 95       	lsr	r22
     770:	70 e0       	ldi	r23, 0x00	; 0
     772:	6f 5f       	subi	r22, 0xFF	; 255
     774:	7f 4f       	sbci	r23, 0xFF	; 255
     776:	90 e0       	ldi	r25, 0x00	; 0
     778:	82 1b       	sub	r24, r18
     77a:	91 09       	sbc	r25, r1
     77c:	68 9f       	mul	r22, r24
     77e:	f0 01       	movw	r30, r0
     780:	69 9f       	mul	r22, r25
     782:	f0 0d       	add	r31, r0
     784:	78 9f       	mul	r23, r24
     786:	f0 0d       	add	r31, r0
     788:	11 24       	eor	r1, r1
     78a:	5e 9f       	mul	r21, r30
     78c:	40 01       	movw	r8, r0
     78e:	5f 9f       	mul	r21, r31
     790:	90 0c       	add	r9, r0
     792:	11 24       	eor	r1, r1
     794:	8b 82       	std	Y+3, r8	; 0x03
     796:	9c 82       	std	Y+4, r9	; 0x04

	bgnd_mask = 0xFFFFFFFF >> ((uint8_t)32 - lcd_st7565r_curFont->chHeight);
     798:	80 e2       	ldi	r24, 0x20	; 32
     79a:	90 e0       	ldi	r25, 0x00	; 0
     79c:	84 1b       	sub	r24, r20
     79e:	91 09       	sbc	r25, r1
     7a0:	4f ef       	ldi	r20, 0xFF	; 255
     7a2:	5f ef       	ldi	r21, 0xFF	; 255
     7a4:	ba 01       	movw	r22, r20
     7a6:	4a 01       	movw	r8, r20
     7a8:	5b 01       	movw	r10, r22
     7aa:	04 c0       	rjmp	.+8      	; 0x7b4 <lcd_st7565r_DrawChar+0xc6>
     7ac:	b6 94       	lsr	r11
     7ae:	a7 94       	ror	r10
     7b0:	97 94       	ror	r9
     7b2:	87 94       	ror	r8
     7b4:	8a 95       	dec	r24
     7b6:	d2 f7       	brpl	.-12     	; 0x7ac <lcd_st7565r_DrawChar+0xbe>
     7b8:	d5 01       	movw	r26, r10
     7ba:	c4 01       	movw	r24, r8
	bgnd_mask <<= mask_shift;
     7bc:	37 70       	andi	r19, 0x07	; 7
     7be:	a3 2e       	mov	r10, r19
     7c0:	b1 2c       	mov	r11, r1
     7c2:	a9 82       	std	Y+1, r10	; 0x01
     7c4:	ba 82       	std	Y+2, r11	; 0x02
     7c6:	1c 01       	movw	r2, r24
     7c8:	2d 01       	movw	r4, r26
     7ca:	04 c0       	rjmp	.+8      	; 0x7d4 <lcd_st7565r_DrawChar+0xe6>
     7cc:	22 0c       	add	r2, r2
     7ce:	33 1c       	adc	r3, r3
     7d0:	44 1c       	adc	r4, r4
     7d2:	55 1c       	adc	r5, r5
     7d4:	3a 95       	dec	r19
     7d6:	d2 f7       	brpl	.-12     	; 0x7cc <lcd_st7565r_DrawChar+0xde>

	for( x = lcd_st7565r_text_x; x <= x1; x++ )
     7d8:	cf 14       	cp	r12, r15
     7da:	08 f4       	brcc	.+2      	; 0x7de <lcd_st7565r_DrawChar+0xf0>
     7dc:	7c c0       	rjmp	.+248    	; 0x8d6 <lcd_st7565r_DrawChar+0x1e8>
		case LCD_PIXEL_CLR:
			col_value |= bgnd_mask;
			col_value &= ~fgnd_mask;
			break;
		case LCD_PIXEL_SET:
			col_value &= ~bgnd_mask;
     7de:	52 01       	movw	r10, r4
     7e0:	41 01       	movw	r8, r2
     7e2:	80 94       	com	r8
     7e4:	90 94       	com	r9
     7e6:	a0 94       	com	r10
     7e8:	b0 94       	com	r11
	bgnd_mask = 0xFFFFFFFF >> ((uint8_t)32 - lcd_st7565r_curFont->chHeight);
	bgnd_mask <<= mask_shift;

	for( x = lcd_st7565r_text_x; x <= x1; x++ )
	{
		col_value = st7565r_read_column( page0, page1, x );
     7ea:	4f 2d       	mov	r20, r15
     7ec:	6e 2d       	mov	r22, r14
     7ee:	87 2d       	mov	r24, r7
     7f0:	0e 94 e2 06 	call	0xdc4	; 0xdc4 <st7565r_read_column>
     7f4:	8b 01       	movw	r16, r22
     7f6:	9c 01       	movw	r18, r24
		
		fgnd_mask = lcd_st7565r_curFont->chMatrix[matrix_idx];
     7f8:	e0 91 d4 2e 	lds	r30, 0x2ED4	; 0x802ed4 <__data_end>
     7fc:	f0 91 d5 2e 	lds	r31, 0x2ED5	; 0x802ed5 <__data_end+0x1>
     800:	64 81       	ldd	r22, Z+4	; 0x04
     802:	75 81       	ldd	r23, Z+5	; 0x05
     804:	ab 81       	ldd	r26, Y+3	; 0x03
     806:	bc 81       	ldd	r27, Y+4	; 0x04
     808:	a6 0f       	add	r26, r22
     80a:	b7 1f       	adc	r27, r23
     80c:	8c 91       	ld	r24, X
     80e:	90 e0       	ldi	r25, 0x00	; 0
     810:	a0 e0       	ldi	r26, 0x00	; 0
     812:	b0 e0       	ldi	r27, 0x00	; 0
		matrix_idx++;
     814:	4b 81       	ldd	r20, Y+3	; 0x03
     816:	5c 81       	ldd	r21, Y+4	; 0x04
     818:	4f 5f       	subi	r20, 0xFF	; 255
     81a:	5f 4f       	sbci	r21, 0xFF	; 255
		if( lcd_st7565r_curFont->chHeight > 8 )
     81c:	e1 81       	ldd	r30, Z+1	; 0x01
     81e:	e9 30       	cpi	r30, 0x09	; 9
     820:	a0 f0       	brcs	.+40     	; 0x84a <lcd_st7565r_DrawChar+0x15c>
		{
			fgnd_mask |= (uint16_t)lcd_st7565r_curFont->chMatrix[matrix_idx] << 8;
     822:	fb 01       	movw	r30, r22
     824:	e4 0f       	add	r30, r20
     826:	f5 1f       	adc	r31, r21
     828:	40 81       	ld	r20, Z
     82a:	50 e0       	ldi	r21, 0x00	; 0
     82c:	54 2f       	mov	r21, r20
     82e:	44 27       	eor	r20, r20
     830:	60 e0       	ldi	r22, 0x00	; 0
     832:	70 e0       	ldi	r23, 0x00	; 0
     834:	84 2b       	or	r24, r20
     836:	95 2b       	or	r25, r21
     838:	a6 2b       	or	r26, r22
     83a:	b7 2b       	or	r27, r23
			matrix_idx++;
     83c:	4b 81       	ldd	r20, Y+3	; 0x03
     83e:	5c 81       	ldd	r21, Y+4	; 0x04
     840:	4e 5f       	subi	r20, 0xFE	; 254
     842:	5f 4f       	sbci	r21, 0xFF	; 255
     844:	4b 83       	std	Y+3, r20	; 0x03
     846:	5c 83       	std	Y+4, r21	; 0x04
     848:	02 c0       	rjmp	.+4      	; 0x84e <lcd_st7565r_DrawChar+0x160>
	for( x = lcd_st7565r_text_x; x <= x1; x++ )
	{
		col_value = st7565r_read_column( page0, page1, x );
		
		fgnd_mask = lcd_st7565r_curFont->chMatrix[matrix_idx];
		matrix_idx++;
     84a:	4b 83       	std	Y+3, r20	; 0x03
     84c:	5c 83       	std	Y+4, r21	; 0x04
		if( lcd_st7565r_curFont->chHeight > 8 )
		{
			fgnd_mask |= (uint16_t)lcd_st7565r_curFont->chMatrix[matrix_idx] << 8;
			matrix_idx++;
		}
		fgnd_mask <<= mask_shift;
     84e:	09 80       	ldd	r0, Y+1	; 0x01
     850:	04 c0       	rjmp	.+8      	; 0x85a <lcd_st7565r_DrawChar+0x16c>
     852:	88 0f       	add	r24, r24
     854:	99 1f       	adc	r25, r25
     856:	aa 1f       	adc	r26, r26
     858:	bb 1f       	adc	r27, r27
     85a:	0a 94       	dec	r0
     85c:	d2 f7       	brpl	.-12     	; 0x852 <lcd_st7565r_DrawChar+0x164>

		switch (color)
     85e:	51 e0       	ldi	r21, 0x01	; 1
     860:	d5 16       	cp	r13, r21
     862:	b9 f0       	breq	.+46     	; 0x892 <lcd_st7565r_DrawChar+0x1a4>
     864:	d5 16       	cp	r13, r21
     866:	20 f0       	brcs	.+8      	; 0x870 <lcd_st7565r_DrawChar+0x182>
     868:	42 e0       	ldi	r20, 0x02	; 2
     86a:	d4 16       	cp	r13, r20
     86c:	f9 f0       	breq	.+62     	; 0x8ac <lcd_st7565r_DrawChar+0x1be>
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <lcd_st7565r_DrawChar+0x1d6>
		{
		case LCD_PIXEL_CLR:
			col_value |= bgnd_mask;
     870:	b2 01       	movw	r22, r4
     872:	a1 01       	movw	r20, r2
     874:	40 2b       	or	r20, r16
     876:	51 2b       	or	r21, r17
     878:	62 2b       	or	r22, r18
     87a:	73 2b       	or	r23, r19
			col_value &= ~fgnd_mask;
     87c:	80 95       	com	r24
     87e:	90 95       	com	r25
     880:	a0 95       	com	r26
     882:	b0 95       	com	r27
     884:	8c 01       	movw	r16, r24
     886:	9d 01       	movw	r18, r26
     888:	04 23       	and	r16, r20
     88a:	15 23       	and	r17, r21
     88c:	26 23       	and	r18, r22
     88e:	37 23       	and	r19, r23
			break;
     890:	19 c0       	rjmp	.+50     	; 0x8c4 <lcd_st7565r_DrawChar+0x1d6>
		case LCD_PIXEL_SET:
			col_value &= ~bgnd_mask;
     892:	b5 01       	movw	r22, r10
     894:	a4 01       	movw	r20, r8
     896:	40 23       	and	r20, r16
     898:	51 23       	and	r21, r17
     89a:	62 23       	and	r22, r18
     89c:	73 23       	and	r23, r19
			col_value |= fgnd_mask;
     89e:	8c 01       	movw	r16, r24
     8a0:	9d 01       	movw	r18, r26
     8a2:	04 2b       	or	r16, r20
     8a4:	15 2b       	or	r17, r21
     8a6:	26 2b       	or	r18, r22
     8a8:	37 2b       	or	r19, r23
			break;
     8aa:	0c c0       	rjmp	.+24     	; 0x8c4 <lcd_st7565r_DrawChar+0x1d6>
		case LCD_PIXEL_TGL:
			col_value ^= bgnd_mask;
     8ac:	b2 01       	movw	r22, r4
     8ae:	a1 01       	movw	r20, r2
     8b0:	40 27       	eor	r20, r16
     8b2:	51 27       	eor	r21, r17
     8b4:	62 27       	eor	r22, r18
     8b6:	73 27       	eor	r23, r19
			col_value ^= fgnd_mask;
     8b8:	8c 01       	movw	r16, r24
     8ba:	9d 01       	movw	r18, r26
     8bc:	04 27       	eor	r16, r20
     8be:	15 27       	eor	r17, r21
     8c0:	26 27       	eor	r18, r22
     8c2:	37 27       	eor	r19, r23
			break;
		default:
			break;
		}
		st7565r_write_column( page0, page1, x, col_value );
     8c4:	4f 2d       	mov	r20, r15
     8c6:	6e 2d       	mov	r22, r14
     8c8:	87 2d       	mov	r24, r7
     8ca:	0e 94 19 07 	call	0xe32	; 0xe32 <st7565r_write_column>
	matrix_idx = (c - lcd_st7565r_curFont->chFirst) * (lcd_st7565r_curFont->chHeight / 8 + 1) * lcd_st7565r_curFont->chWidth;

	bgnd_mask = 0xFFFFFFFF >> ((uint8_t)32 - lcd_st7565r_curFont->chHeight);
	bgnd_mask <<= mask_shift;

	for( x = lcd_st7565r_text_x; x <= x1; x++ )
     8ce:	f3 94       	inc	r15
     8d0:	cf 14       	cp	r12, r15
     8d2:	08 f0       	brcs	.+2      	; 0x8d6 <lcd_st7565r_DrawChar+0x1e8>
     8d4:	8a cf       	rjmp	.-236    	; 0x7ea <lcd_st7565r_DrawChar+0xfc>
			break;
		}
		st7565r_write_column( page0, page1, x, col_value );
	}

	st7565r_put_framebuffer( page0, page1, lcd_st7565r_text_x, x1 );
     8d6:	2c 2d       	mov	r18, r12
     8d8:	40 91 d7 2e 	lds	r20, 0x2ED7	; 0x802ed7 <lcd_st7565r_text_x>
     8dc:	6e 2d       	mov	r22, r14
     8de:	87 2d       	mov	r24, r7
     8e0:	0e 94 3a 06 	call	0xc74	; 0xc74 <st7565r_put_framebuffer>

	lcd_st7565r_text_x += lcd_st7565r_curFont->chWidth;
     8e4:	e0 91 d4 2e 	lds	r30, 0x2ED4	; 0x802ed4 <__data_end>
     8e8:	f0 91 d5 2e 	lds	r31, 0x2ED5	; 0x802ed5 <__data_end+0x1>
     8ec:	90 91 d7 2e 	lds	r25, 0x2ED7	; 0x802ed7 <lcd_st7565r_text_x>
     8f0:	80 81       	ld	r24, Z
     8f2:	89 0f       	add	r24, r25
     8f4:	80 93 d7 2e 	sts	0x2ED7, r24	; 0x802ed7 <lcd_st7565r_text_x>
	
	return 0;
     8f8:	80 e0       	ldi	r24, 0x00	; 0
     8fa:	07 c0       	rjmp	.+14     	; 0x90a <lcd_st7565r_DrawChar+0x21c>
	uint32_t	col_value, fgnd_mask, bgnd_mask;
	uint8_t		mask_shift;
	uint16_t	matrix_idx;

	if( (c < lcd_st7565r_curFont->chFirst) || (c > lcd_st7565r_curFont->chLast) )
		return 1;
     8fc:	81 e0       	ldi	r24, 0x01	; 1
     8fe:	05 c0       	rjmp	.+10     	; 0x90a <lcd_st7565r_DrawChar+0x21c>
     900:	81 e0       	ldi	r24, 0x01	; 1
     902:	03 c0       	rjmp	.+6      	; 0x90a <lcd_st7565r_DrawChar+0x21c>

	x1 = lcd_st7565r_text_x + lcd_st7565r_curFont->chWidth - 1;
	y1 = lcd_st7565r_text_y + lcd_st7565r_curFont->chHeight - 1;

	if( y1 > LCD_HEIGHT - 1 )
		return 2;
     904:	82 e0       	ldi	r24, 0x02	; 2
     906:	01 c0       	rjmp	.+2      	; 0x90a <lcd_st7565r_DrawChar+0x21c>

	if( x1 > LCD_WIDTH - 1 )
		return 3;
     908:	83 e0       	ldi	r24, 0x03	; 3
	st7565r_put_framebuffer( page0, page1, lcd_st7565r_text_x, x1 );

	lcd_st7565r_text_x += lcd_st7565r_curFont->chWidth;
	
	return 0;
}
     90a:	24 96       	adiw	r28, 0x04	; 4
     90c:	cd bf       	out	0x3d, r28	; 61
     90e:	de bf       	out	0x3e, r29	; 62
     910:	df 91       	pop	r29
     912:	cf 91       	pop	r28
     914:	1f 91       	pop	r17
     916:	0f 91       	pop	r16
     918:	ff 90       	pop	r15
     91a:	ef 90       	pop	r14
     91c:	df 90       	pop	r13
     91e:	cf 90       	pop	r12
     920:	bf 90       	pop	r11
     922:	af 90       	pop	r10
     924:	9f 90       	pop	r9
     926:	8f 90       	pop	r8
     928:	7f 90       	pop	r7
     92a:	5f 90       	pop	r5
     92c:	4f 90       	pop	r4
     92e:	3f 90       	pop	r3
     930:	2f 90       	pop	r2
     932:	08 95       	ret

00000934 <lcd_st7565r_DrawText>:

//-----------------------------------------------------------------------------

void lcd_st7565r_DrawText( const char *txt, uint8_t color )
{
     934:	1f 93       	push	r17
     936:	cf 93       	push	r28
     938:	df 93       	push	r29
     93a:	ec 01       	movw	r28, r24
     93c:	16 2f       	mov	r17, r22
	int8_t		ret_value;

	while( *txt != '\0' )
     93e:	88 81       	ld	r24, Y
     940:	88 23       	and	r24, r24
     942:	71 f1       	breq	.+92     	; 0x9a0 <lcd_st7565r_DrawText+0x6c>
	{
		if( *txt == '\r' )
     944:	8d 30       	cpi	r24, 0x0D	; 13
     946:	21 f4       	brne	.+8      	; 0x950 <lcd_st7565r_DrawText+0x1c>
			lcd_st7565r_text_x = 0;
     948:	10 92 d7 2e 	sts	0x2ED7, r1	; 0x802ed7 <lcd_st7565r_text_x>
     94c:	fe 01       	movw	r30, r28
     94e:	23 c0       	rjmp	.+70     	; 0x996 <lcd_st7565r_DrawText+0x62>
		else if( *txt == '\n' )
     950:	8a 30       	cpi	r24, 0x0A	; 10
     952:	61 f4       	brne	.+24     	; 0x96c <lcd_st7565r_DrawText+0x38>
			lcd_st7565r_text_y += lcd_st7565r_curFont->chHeight;
     954:	e0 91 d4 2e 	lds	r30, 0x2ED4	; 0x802ed4 <__data_end>
     958:	f0 91 d5 2e 	lds	r31, 0x2ED5	; 0x802ed5 <__data_end+0x1>
     95c:	90 91 d6 2e 	lds	r25, 0x2ED6	; 0x802ed6 <lcd_st7565r_text_y>
     960:	81 81       	ldd	r24, Z+1	; 0x01
     962:	89 0f       	add	r24, r25
     964:	80 93 d6 2e 	sts	0x2ED6, r24	; 0x802ed6 <lcd_st7565r_text_y>
     968:	fe 01       	movw	r30, r28
     96a:	15 c0       	rjmp	.+42     	; 0x996 <lcd_st7565r_DrawText+0x62>
		else
		{
			ret_value = lcd_st7565r_DrawChar( *txt, color );
     96c:	61 2f       	mov	r22, r17
     96e:	0e 94 77 03 	call	0x6ee	; 0x6ee <lcd_st7565r_DrawChar>
			if( ret_value == 3 )
     972:	83 30       	cpi	r24, 0x03	; 3
     974:	79 f4       	brne	.+30     	; 0x994 <lcd_st7565r_DrawText+0x60>
			{
				lcd_st7565r_text_x = 0;
     976:	10 92 d7 2e 	sts	0x2ED7, r1	; 0x802ed7 <lcd_st7565r_text_x>
				lcd_st7565r_text_y += lcd_st7565r_curFont->chHeight;
     97a:	e0 91 d4 2e 	lds	r30, 0x2ED4	; 0x802ed4 <__data_end>
     97e:	f0 91 d5 2e 	lds	r31, 0x2ED5	; 0x802ed5 <__data_end+0x1>
     982:	90 91 d6 2e 	lds	r25, 0x2ED6	; 0x802ed6 <lcd_st7565r_text_y>
     986:	81 81       	ldd	r24, Z+1	; 0x01
     988:	89 0f       	add	r24, r25
     98a:	80 93 d6 2e 	sts	0x2ED6, r24	; 0x802ed6 <lcd_st7565r_text_y>
				txt--;
     98e:	fe 01       	movw	r30, r28
     990:	31 97       	sbiw	r30, 0x01	; 1
     992:	01 c0       	rjmp	.+2      	; 0x996 <lcd_st7565r_DrawText+0x62>
     994:	fe 01       	movw	r30, r28
			}
		}
		txt++;
     996:	ef 01       	movw	r28, r30
     998:	21 96       	adiw	r28, 0x01	; 1

void lcd_st7565r_DrawText( const char *txt, uint8_t color )
{
	int8_t		ret_value;

	while( *txt != '\0' )
     99a:	81 81       	ldd	r24, Z+1	; 0x01
     99c:	81 11       	cpse	r24, r1
     99e:	d2 cf       	rjmp	.-92     	; 0x944 <lcd_st7565r_DrawText+0x10>
				txt--;
			}
		}
		txt++;
	}
}
     9a0:	df 91       	pop	r29
     9a2:	cf 91       	pop	r28
     9a4:	1f 91       	pop	r17
     9a6:	08 95       	ret

000009a8 <st7565r_set_contrast>:
	}
	
	st7565r_FrameBuffer[byte_idx] = byte_value;

	return byte_value;
}
     9a8:	8e 31       	cpi	r24, 0x1E	; 30
     9aa:	08 f4       	brcc	.+2      	; 0x9ae <st7565r_set_contrast+0x6>
     9ac:	8e e1       	ldi	r24, 0x1E	; 30
     9ae:	89 32       	cpi	r24, 0x29	; 41
     9b0:	08 f0       	brcs	.+2      	; 0x9b4 <st7565r_set_contrast+0xc>
     9b2:	88 e2       	ldi	r24, 0x28	; 40
     9b4:	98 e0       	ldi	r25, 0x08	; 8
     9b6:	90 93 a6 06 	sts	0x06A6, r25	; 0x8006a6 <__TEXT_REGION_LENGTH__+0x7006a6>
     9ba:	91 e0       	ldi	r25, 0x01	; 1
     9bc:	90 93 66 06 	sts	0x0666, r25	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
     9c0:	e0 ea       	ldi	r30, 0xA0	; 160
     9c2:	f9 e0       	ldi	r31, 0x09	; 9
     9c4:	91 81       	ldd	r25, Z+1	; 0x01
     9c6:	95 ff       	sbrs	r25, 5
     9c8:	fd cf       	rjmp	.-6      	; 0x9c4 <st7565r_set_contrast+0x1c>
     9ca:	91 e8       	ldi	r25, 0x81	; 129
     9cc:	90 93 a0 09 	sts	0x09A0, r25	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
     9d0:	e0 ea       	ldi	r30, 0xA0	; 160
     9d2:	f9 e0       	ldi	r31, 0x09	; 9
     9d4:	91 81       	ldd	r25, Z+1	; 0x01
     9d6:	96 ff       	sbrs	r25, 6
     9d8:	fd cf       	rjmp	.-6      	; 0x9d4 <st7565r_set_contrast+0x2c>
     9da:	e0 ea       	ldi	r30, 0xA0	; 160
     9dc:	f9 e0       	ldi	r31, 0x09	; 9
     9de:	91 81       	ldd	r25, Z+1	; 0x01
     9e0:	90 64       	ori	r25, 0x40	; 64
     9e2:	91 83       	std	Z+1, r25	; 0x01
     9e4:	90 81       	ld	r25, Z
     9e6:	e0 ea       	ldi	r30, 0xA0	; 160
     9e8:	f6 e0       	ldi	r31, 0x06	; 6
     9ea:	98 e0       	ldi	r25, 0x08	; 8
     9ec:	95 83       	std	Z+5, r25	; 0x05
     9ee:	28 2f       	mov	r18, r24
     9f0:	20 95       	com	r18
     9f2:	2f 73       	andi	r18, 0x3F	; 63
     9f4:	96 83       	std	Z+6, r25	; 0x06
     9f6:	91 e0       	ldi	r25, 0x01	; 1
     9f8:	90 93 66 06 	sts	0x0666, r25	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
     9fc:	e0 ea       	ldi	r30, 0xA0	; 160
     9fe:	f9 e0       	ldi	r31, 0x09	; 9
     a00:	91 81       	ldd	r25, Z+1	; 0x01
     a02:	95 ff       	sbrs	r25, 5
     a04:	fd cf       	rjmp	.-6      	; 0xa00 <st7565r_set_contrast+0x58>
     a06:	20 93 a0 09 	sts	0x09A0, r18	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
     a0a:	e0 ea       	ldi	r30, 0xA0	; 160
     a0c:	f9 e0       	ldi	r31, 0x09	; 9
     a0e:	91 81       	ldd	r25, Z+1	; 0x01
     a10:	96 ff       	sbrs	r25, 6
     a12:	fd cf       	rjmp	.-6      	; 0xa0e <st7565r_set_contrast+0x66>
     a14:	e0 ea       	ldi	r30, 0xA0	; 160
     a16:	f9 e0       	ldi	r31, 0x09	; 9
     a18:	91 81       	ldd	r25, Z+1	; 0x01
     a1a:	90 64       	ori	r25, 0x40	; 64
     a1c:	91 83       	std	Z+1, r25	; 0x01
     a1e:	90 81       	ld	r25, Z
     a20:	98 e0       	ldi	r25, 0x08	; 8
     a22:	90 93 a5 06 	sts	0x06A5, r25	; 0x8006a5 <__TEXT_REGION_LENGTH__+0x7006a5>
     a26:	08 95       	ret

00000a28 <st7565r_init>:
     a28:	1f 93       	push	r17
     a2a:	cf 93       	push	r28
     a2c:	df 93       	push	r29
     a2e:	e0 e0       	ldi	r30, 0x00	; 0
     a30:	f6 e0       	ldi	r31, 0x06	; 6
     a32:	88 e0       	ldi	r24, 0x08	; 8
     a34:	86 83       	std	Z+6, r24	; 0x06
     a36:	95 e3       	ldi	r25, 0x35	; 53
     a38:	9a 95       	dec	r25
     a3a:	f1 f7       	brne	.-4      	; 0xa38 <st7565r_init+0x10>
     a3c:	00 00       	nop
     a3e:	85 83       	std	Z+5, r24	; 0x05
     a40:	95 e3       	ldi	r25, 0x35	; 53
     a42:	9a 95       	dec	r25
     a44:	f1 f7       	brne	.-4      	; 0xa42 <st7565r_init+0x1a>
     a46:	00 00       	nop
     a48:	e0 e6       	ldi	r30, 0x60	; 96
     a4a:	f6 e0       	ldi	r31, 0x06	; 6
     a4c:	91 e0       	ldi	r25, 0x01	; 1
     a4e:	96 83       	std	Z+6, r25	; 0x06
     a50:	80 93 a6 06 	sts	0x06A6, r24	; 0x8006a6 <__TEXT_REGION_LENGTH__+0x7006a6>
     a54:	96 83       	std	Z+6, r25	; 0x06
     a56:	e0 ea       	ldi	r30, 0xA0	; 160
     a58:	f9 e0       	ldi	r31, 0x09	; 9
     a5a:	81 81       	ldd	r24, Z+1	; 0x01
     a5c:	85 ff       	sbrs	r24, 5
     a5e:	fd cf       	rjmp	.-6      	; 0xa5a <st7565r_init+0x32>
     a60:	80 ea       	ldi	r24, 0xA0	; 160
     a62:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
     a66:	e0 ea       	ldi	r30, 0xA0	; 160
     a68:	f9 e0       	ldi	r31, 0x09	; 9
     a6a:	81 81       	ldd	r24, Z+1	; 0x01
     a6c:	86 ff       	sbrs	r24, 6
     a6e:	fd cf       	rjmp	.-6      	; 0xa6a <st7565r_init+0x42>
     a70:	e0 ea       	ldi	r30, 0xA0	; 160
     a72:	f9 e0       	ldi	r31, 0x09	; 9
     a74:	81 81       	ldd	r24, Z+1	; 0x01
     a76:	80 64       	ori	r24, 0x40	; 64
     a78:	81 83       	std	Z+1, r24	; 0x01
     a7a:	80 81       	ld	r24, Z
     a7c:	e0 ea       	ldi	r30, 0xA0	; 160
     a7e:	f6 e0       	ldi	r31, 0x06	; 6
     a80:	88 e0       	ldi	r24, 0x08	; 8
     a82:	85 83       	std	Z+5, r24	; 0x05
     a84:	86 83       	std	Z+6, r24	; 0x06
     a86:	81 e0       	ldi	r24, 0x01	; 1
     a88:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
     a8c:	e0 ea       	ldi	r30, 0xA0	; 160
     a8e:	f9 e0       	ldi	r31, 0x09	; 9
     a90:	81 81       	ldd	r24, Z+1	; 0x01
     a92:	85 ff       	sbrs	r24, 5
     a94:	fd cf       	rjmp	.-6      	; 0xa90 <st7565r_init+0x68>
     a96:	86 ea       	ldi	r24, 0xA6	; 166
     a98:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
     a9c:	e0 ea       	ldi	r30, 0xA0	; 160
     a9e:	f9 e0       	ldi	r31, 0x09	; 9
     aa0:	81 81       	ldd	r24, Z+1	; 0x01
     aa2:	86 ff       	sbrs	r24, 6
     aa4:	fd cf       	rjmp	.-6      	; 0xaa0 <st7565r_init+0x78>
     aa6:	e0 ea       	ldi	r30, 0xA0	; 160
     aa8:	f9 e0       	ldi	r31, 0x09	; 9
     aaa:	81 81       	ldd	r24, Z+1	; 0x01
     aac:	80 64       	ori	r24, 0x40	; 64
     aae:	81 83       	std	Z+1, r24	; 0x01
     ab0:	80 81       	ld	r24, Z
     ab2:	e0 ea       	ldi	r30, 0xA0	; 160
     ab4:	f6 e0       	ldi	r31, 0x06	; 6
     ab6:	88 e0       	ldi	r24, 0x08	; 8
     ab8:	85 83       	std	Z+5, r24	; 0x05
     aba:	86 83       	std	Z+6, r24	; 0x06
     abc:	81 e0       	ldi	r24, 0x01	; 1
     abe:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
     ac2:	e0 ea       	ldi	r30, 0xA0	; 160
     ac4:	f9 e0       	ldi	r31, 0x09	; 9
     ac6:	81 81       	ldd	r24, Z+1	; 0x01
     ac8:	85 ff       	sbrs	r24, 5
     aca:	fd cf       	rjmp	.-6      	; 0xac6 <st7565r_init+0x9e>
     acc:	88 ec       	ldi	r24, 0xC8	; 200
     ace:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
     ad2:	e0 ea       	ldi	r30, 0xA0	; 160
     ad4:	f9 e0       	ldi	r31, 0x09	; 9
     ad6:	81 81       	ldd	r24, Z+1	; 0x01
     ad8:	86 ff       	sbrs	r24, 6
     ada:	fd cf       	rjmp	.-6      	; 0xad6 <st7565r_init+0xae>
     adc:	e0 ea       	ldi	r30, 0xA0	; 160
     ade:	f9 e0       	ldi	r31, 0x09	; 9
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	80 64       	ori	r24, 0x40	; 64
     ae4:	81 83       	std	Z+1, r24	; 0x01
     ae6:	80 81       	ld	r24, Z
     ae8:	e0 ea       	ldi	r30, 0xA0	; 160
     aea:	f6 e0       	ldi	r31, 0x06	; 6
     aec:	88 e0       	ldi	r24, 0x08	; 8
     aee:	85 83       	std	Z+5, r24	; 0x05
     af0:	86 83       	std	Z+6, r24	; 0x06
     af2:	81 e0       	ldi	r24, 0x01	; 1
     af4:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
     af8:	e0 ea       	ldi	r30, 0xA0	; 160
     afa:	f9 e0       	ldi	r31, 0x09	; 9
     afc:	81 81       	ldd	r24, Z+1	; 0x01
     afe:	85 ff       	sbrs	r24, 5
     b00:	fd cf       	rjmp	.-6      	; 0xafc <st7565r_init+0xd4>
     b02:	82 ea       	ldi	r24, 0xA2	; 162
     b04:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
     b08:	e0 ea       	ldi	r30, 0xA0	; 160
     b0a:	f9 e0       	ldi	r31, 0x09	; 9
     b0c:	81 81       	ldd	r24, Z+1	; 0x01
     b0e:	86 ff       	sbrs	r24, 6
     b10:	fd cf       	rjmp	.-6      	; 0xb0c <st7565r_init+0xe4>
     b12:	e0 ea       	ldi	r30, 0xA0	; 160
     b14:	f9 e0       	ldi	r31, 0x09	; 9
     b16:	81 81       	ldd	r24, Z+1	; 0x01
     b18:	80 64       	ori	r24, 0x40	; 64
     b1a:	81 83       	std	Z+1, r24	; 0x01
     b1c:	80 81       	ld	r24, Z
     b1e:	e0 ea       	ldi	r30, 0xA0	; 160
     b20:	f6 e0       	ldi	r31, 0x06	; 6
     b22:	88 e0       	ldi	r24, 0x08	; 8
     b24:	85 83       	std	Z+5, r24	; 0x05
     b26:	86 83       	std	Z+6, r24	; 0x06
     b28:	81 e0       	ldi	r24, 0x01	; 1
     b2a:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
     b2e:	e0 ea       	ldi	r30, 0xA0	; 160
     b30:	f9 e0       	ldi	r31, 0x09	; 9
     b32:	81 81       	ldd	r24, Z+1	; 0x01
     b34:	85 ff       	sbrs	r24, 5
     b36:	fd cf       	rjmp	.-6      	; 0xb32 <st7565r_init+0x10a>
     b38:	8f e2       	ldi	r24, 0x2F	; 47
     b3a:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
     b3e:	e0 ea       	ldi	r30, 0xA0	; 160
     b40:	f9 e0       	ldi	r31, 0x09	; 9
     b42:	81 81       	ldd	r24, Z+1	; 0x01
     b44:	86 ff       	sbrs	r24, 6
     b46:	fd cf       	rjmp	.-6      	; 0xb42 <st7565r_init+0x11a>
     b48:	e0 ea       	ldi	r30, 0xA0	; 160
     b4a:	f9 e0       	ldi	r31, 0x09	; 9
     b4c:	81 81       	ldd	r24, Z+1	; 0x01
     b4e:	80 64       	ori	r24, 0x40	; 64
     b50:	81 83       	std	Z+1, r24	; 0x01
     b52:	80 81       	ld	r24, Z
     b54:	e0 ea       	ldi	r30, 0xA0	; 160
     b56:	f6 e0       	ldi	r31, 0x06	; 6
     b58:	88 e0       	ldi	r24, 0x08	; 8
     b5a:	85 83       	std	Z+5, r24	; 0x05
     b5c:	86 83       	std	Z+6, r24	; 0x06
     b5e:	81 e0       	ldi	r24, 0x01	; 1
     b60:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
     b64:	e0 ea       	ldi	r30, 0xA0	; 160
     b66:	f9 e0       	ldi	r31, 0x09	; 9
     b68:	81 81       	ldd	r24, Z+1	; 0x01
     b6a:	85 ff       	sbrs	r24, 5
     b6c:	fd cf       	rjmp	.-6      	; 0xb68 <st7565r_init+0x140>
     b6e:	88 ef       	ldi	r24, 0xF8	; 248
     b70:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
     b74:	e0 ea       	ldi	r30, 0xA0	; 160
     b76:	f9 e0       	ldi	r31, 0x09	; 9
     b78:	81 81       	ldd	r24, Z+1	; 0x01
     b7a:	86 ff       	sbrs	r24, 6
     b7c:	fd cf       	rjmp	.-6      	; 0xb78 <st7565r_init+0x150>
     b7e:	e0 ea       	ldi	r30, 0xA0	; 160
     b80:	f9 e0       	ldi	r31, 0x09	; 9
     b82:	81 81       	ldd	r24, Z+1	; 0x01
     b84:	80 64       	ori	r24, 0x40	; 64
     b86:	81 83       	std	Z+1, r24	; 0x01
     b88:	80 81       	ld	r24, Z
     b8a:	e0 ea       	ldi	r30, 0xA0	; 160
     b8c:	f6 e0       	ldi	r31, 0x06	; 6
     b8e:	88 e0       	ldi	r24, 0x08	; 8
     b90:	85 83       	std	Z+5, r24	; 0x05
     b92:	86 83       	std	Z+6, r24	; 0x06
     b94:	81 e0       	ldi	r24, 0x01	; 1
     b96:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
     b9a:	e0 ea       	ldi	r30, 0xA0	; 160
     b9c:	f9 e0       	ldi	r31, 0x09	; 9
     b9e:	81 81       	ldd	r24, Z+1	; 0x01
     ba0:	85 ff       	sbrs	r24, 5
     ba2:	fd cf       	rjmp	.-6      	; 0xb9e <st7565r_init+0x176>
     ba4:	10 92 a0 09 	sts	0x09A0, r1	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
     ba8:	e0 ea       	ldi	r30, 0xA0	; 160
     baa:	f9 e0       	ldi	r31, 0x09	; 9
     bac:	81 81       	ldd	r24, Z+1	; 0x01
     bae:	86 ff       	sbrs	r24, 6
     bb0:	fd cf       	rjmp	.-6      	; 0xbac <st7565r_init+0x184>
     bb2:	e0 ea       	ldi	r30, 0xA0	; 160
     bb4:	f9 e0       	ldi	r31, 0x09	; 9
     bb6:	81 81       	ldd	r24, Z+1	; 0x01
     bb8:	80 64       	ori	r24, 0x40	; 64
     bba:	81 83       	std	Z+1, r24	; 0x01
     bbc:	80 81       	ld	r24, Z
     bbe:	e0 ea       	ldi	r30, 0xA0	; 160
     bc0:	f6 e0       	ldi	r31, 0x06	; 6
     bc2:	88 e0       	ldi	r24, 0x08	; 8
     bc4:	85 83       	std	Z+5, r24	; 0x05
     bc6:	86 83       	std	Z+6, r24	; 0x06
     bc8:	81 e0       	ldi	r24, 0x01	; 1
     bca:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
     bce:	e0 ea       	ldi	r30, 0xA0	; 160
     bd0:	f9 e0       	ldi	r31, 0x09	; 9
     bd2:	81 81       	ldd	r24, Z+1	; 0x01
     bd4:	85 ff       	sbrs	r24, 5
     bd6:	fd cf       	rjmp	.-6      	; 0xbd2 <st7565r_init+0x1aa>
     bd8:	81 e2       	ldi	r24, 0x21	; 33
     bda:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
     bde:	e0 ea       	ldi	r30, 0xA0	; 160
     be0:	f9 e0       	ldi	r31, 0x09	; 9
     be2:	81 81       	ldd	r24, Z+1	; 0x01
     be4:	86 ff       	sbrs	r24, 6
     be6:	fd cf       	rjmp	.-6      	; 0xbe2 <st7565r_init+0x1ba>
     be8:	e0 ea       	ldi	r30, 0xA0	; 160
     bea:	f9 e0       	ldi	r31, 0x09	; 9
     bec:	81 81       	ldd	r24, Z+1	; 0x01
     bee:	80 64       	ori	r24, 0x40	; 64
     bf0:	81 83       	std	Z+1, r24	; 0x01
     bf2:	80 81       	ld	r24, Z
     bf4:	c0 ea       	ldi	r28, 0xA0	; 160
     bf6:	d6 e0       	ldi	r29, 0x06	; 6
     bf8:	18 e0       	ldi	r17, 0x08	; 8
     bfa:	1d 83       	std	Y+5, r17	; 0x05
     bfc:	8e e1       	ldi	r24, 0x1E	; 30
     bfe:	0e 94 d4 04 	call	0x9a8	; 0x9a8 <st7565r_set_contrast>
     c02:	1e 83       	std	Y+6, r17	; 0x06
     c04:	81 e0       	ldi	r24, 0x01	; 1
     c06:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
     c0a:	e0 ea       	ldi	r30, 0xA0	; 160
     c0c:	f9 e0       	ldi	r31, 0x09	; 9
     c0e:	81 81       	ldd	r24, Z+1	; 0x01
     c10:	85 ff       	sbrs	r24, 5
     c12:	fd cf       	rjmp	.-6      	; 0xc0e <st7565r_init+0x1e6>
     c14:	8f ea       	ldi	r24, 0xAF	; 175
     c16:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
     c1a:	e0 ea       	ldi	r30, 0xA0	; 160
     c1c:	f9 e0       	ldi	r31, 0x09	; 9
     c1e:	81 81       	ldd	r24, Z+1	; 0x01
     c20:	86 ff       	sbrs	r24, 6
     c22:	fd cf       	rjmp	.-6      	; 0xc1e <st7565r_init+0x1f6>
     c24:	e0 ea       	ldi	r30, 0xA0	; 160
     c26:	f9 e0       	ldi	r31, 0x09	; 9
     c28:	81 81       	ldd	r24, Z+1	; 0x01
     c2a:	80 64       	ori	r24, 0x40	; 64
     c2c:	81 83       	std	Z+1, r24	; 0x01
     c2e:	80 81       	ld	r24, Z
     c30:	e0 ea       	ldi	r30, 0xA0	; 160
     c32:	f6 e0       	ldi	r31, 0x06	; 6
     c34:	88 e0       	ldi	r24, 0x08	; 8
     c36:	85 83       	std	Z+5, r24	; 0x05
     c38:	86 83       	std	Z+6, r24	; 0x06
     c3a:	81 e0       	ldi	r24, 0x01	; 1
     c3c:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
     c40:	e0 ea       	ldi	r30, 0xA0	; 160
     c42:	f9 e0       	ldi	r31, 0x09	; 9
     c44:	81 81       	ldd	r24, Z+1	; 0x01
     c46:	85 ff       	sbrs	r24, 5
     c48:	fd cf       	rjmp	.-6      	; 0xc44 <st7565r_init+0x21c>
     c4a:	80 e4       	ldi	r24, 0x40	; 64
     c4c:	80 93 a0 09 	sts	0x09A0, r24	; 0x8009a0 <__TEXT_REGION_LENGTH__+0x7009a0>
     c50:	e0 ea       	ldi	r30, 0xA0	; 160
     c52:	f9 e0       	ldi	r31, 0x09	; 9
     c54:	81 81       	ldd	r24, Z+1	; 0x01
     c56:	86 ff       	sbrs	r24, 6
     c58:	fd cf       	rjmp	.-6      	; 0xc54 <st7565r_init+0x22c>
     c5a:	e0 ea       	ldi	r30, 0xA0	; 160
     c5c:	f9 e0       	ldi	r31, 0x09	; 9
     c5e:	81 81       	ldd	r24, Z+1	; 0x01
     c60:	80 64       	ori	r24, 0x40	; 64
     c62:	81 83       	std	Z+1, r24	; 0x01
     c64:	80 81       	ld	r24, Z
     c66:	88 e0       	ldi	r24, 0x08	; 8
     c68:	80 93 a5 06 	sts	0x06A5, r24	; 0x8006a5 <__TEXT_REGION_LENGTH__+0x7006a5>
     c6c:	df 91       	pop	r29
     c6e:	cf 91       	pop	r28
     c70:	1f 91       	pop	r17
     c72:	08 95       	ret

00000c74 <st7565r_put_framebuffer>:
     c74:	6f 92       	push	r6
     c76:	7f 92       	push	r7
     c78:	8f 92       	push	r8
     c7a:	9f 92       	push	r9
     c7c:	af 92       	push	r10
     c7e:	bf 92       	push	r11
     c80:	cf 92       	push	r12
     c82:	df 92       	push	r13
     c84:	ef 92       	push	r14
     c86:	ff 92       	push	r15
     c88:	0f 93       	push	r16
     c8a:	1f 93       	push	r17
     c8c:	cf 93       	push	r28
     c8e:	df 93       	push	r29
     c90:	b8 2e       	mov	r11, r24
     c92:	a6 2e       	mov	r10, r22
     c94:	68 17       	cp	r22, r24
     c96:	08 f4       	brcc	.+2      	; 0xc9a <st7565r_put_framebuffer+0x26>
     c98:	86 c0       	rjmp	.+268    	; 0xda6 <st7565r_put_framebuffer+0x132>
     c9a:	84 2f       	mov	r24, r20
     c9c:	8f 77       	andi	r24, 0x7F	; 127
     c9e:	82 95       	swap	r24
     ca0:	8f 70       	andi	r24, 0x0F	; 15
     ca2:	80 61       	ori	r24, 0x10	; 16
     ca4:	88 2e       	mov	r8, r24
     ca6:	a0 ea       	ldi	r26, 0xA0	; 160
     ca8:	b6 e0       	ldi	r27, 0x06	; 6
     caa:	88 e0       	ldi	r24, 0x08	; 8
     cac:	0f 2e       	mov	r0, r31
     cae:	f0 e6       	ldi	r31, 0x60	; 96
     cb0:	6f 2e       	mov	r6, r31
     cb2:	f6 e0       	ldi	r31, 0x06	; 6
     cb4:	7f 2e       	mov	r7, r31
     cb6:	f0 2d       	mov	r31, r0
     cb8:	dd 24       	eor	r13, r13
     cba:	d3 94       	inc	r13
     cbc:	e0 ea       	ldi	r30, 0xA0	; 160
     cbe:	f9 e0       	ldi	r31, 0x09	; 9
     cc0:	94 2f       	mov	r25, r20
     cc2:	9f 70       	andi	r25, 0x0F	; 15
     cc4:	99 2e       	mov	r9, r25
     cc6:	04 2f       	mov	r16, r20
     cc8:	10 e0       	ldi	r17, 0x00	; 0
     cca:	e2 2e       	mov	r14, r18
     ccc:	f1 2c       	mov	r15, r1
     cce:	2b 2d       	mov	r18, r11
     cd0:	2f 70       	andi	r18, 0x0F	; 15
     cd2:	20 6b       	ori	r18, 0xB0	; 176
     cd4:	16 96       	adiw	r26, 0x06	; 6
     cd6:	8c 93       	st	X, r24
     cd8:	16 97       	sbiw	r26, 0x06	; 6
     cda:	e3 01       	movw	r28, r6
     cdc:	de 82       	std	Y+6, r13	; 0x06
     cde:	91 81       	ldd	r25, Z+1	; 0x01
     ce0:	95 ff       	sbrs	r25, 5
     ce2:	fd cf       	rjmp	.-6      	; 0xcde <st7565r_put_framebuffer+0x6a>
     ce4:	20 83       	st	Z, r18
     ce6:	91 81       	ldd	r25, Z+1	; 0x01
     ce8:	96 ff       	sbrs	r25, 6
     cea:	fd cf       	rjmp	.-6      	; 0xce6 <st7565r_put_framebuffer+0x72>
     cec:	91 81       	ldd	r25, Z+1	; 0x01
     cee:	90 64       	ori	r25, 0x40	; 64
     cf0:	91 83       	std	Z+1, r25	; 0x01
     cf2:	90 81       	ld	r25, Z
     cf4:	15 96       	adiw	r26, 0x05	; 5
     cf6:	8c 93       	st	X, r24
     cf8:	15 97       	sbiw	r26, 0x05	; 5
     cfa:	16 96       	adiw	r26, 0x06	; 6
     cfc:	8c 93       	st	X, r24
     cfe:	16 97       	sbiw	r26, 0x06	; 6
     d00:	e3 01       	movw	r28, r6
     d02:	de 82       	std	Y+6, r13	; 0x06
     d04:	91 81       	ldd	r25, Z+1	; 0x01
     d06:	95 ff       	sbrs	r25, 5
     d08:	fd cf       	rjmp	.-6      	; 0xd04 <st7565r_put_framebuffer+0x90>
     d0a:	80 82       	st	Z, r8
     d0c:	91 81       	ldd	r25, Z+1	; 0x01
     d0e:	96 ff       	sbrs	r25, 6
     d10:	fd cf       	rjmp	.-6      	; 0xd0c <st7565r_put_framebuffer+0x98>
     d12:	91 81       	ldd	r25, Z+1	; 0x01
     d14:	90 64       	ori	r25, 0x40	; 64
     d16:	91 83       	std	Z+1, r25	; 0x01
     d18:	90 81       	ld	r25, Z
     d1a:	15 96       	adiw	r26, 0x05	; 5
     d1c:	8c 93       	st	X, r24
     d1e:	15 97       	sbiw	r26, 0x05	; 5
     d20:	16 96       	adiw	r26, 0x06	; 6
     d22:	8c 93       	st	X, r24
     d24:	16 97       	sbiw	r26, 0x06	; 6
     d26:	e3 01       	movw	r28, r6
     d28:	de 82       	std	Y+6, r13	; 0x06
     d2a:	91 81       	ldd	r25, Z+1	; 0x01
     d2c:	95 ff       	sbrs	r25, 5
     d2e:	fd cf       	rjmp	.-6      	; 0xd2a <st7565r_put_framebuffer+0xb6>
     d30:	90 82       	st	Z, r9
     d32:	91 81       	ldd	r25, Z+1	; 0x01
     d34:	96 ff       	sbrs	r25, 6
     d36:	fd cf       	rjmp	.-6      	; 0xd32 <st7565r_put_framebuffer+0xbe>
     d38:	91 81       	ldd	r25, Z+1	; 0x01
     d3a:	90 64       	ori	r25, 0x40	; 64
     d3c:	91 83       	std	Z+1, r25	; 0x01
     d3e:	90 81       	ld	r25, Z
     d40:	15 96       	adiw	r26, 0x05	; 5
     d42:	8c 93       	st	X, r24
     d44:	15 97       	sbiw	r26, 0x05	; 5
     d46:	98 01       	movw	r18, r16
     d48:	d0 e8       	ldi	r29, 0x80	; 128
     d4a:	bd 9e       	mul	r11, r29
     d4c:	20 0d       	add	r18, r0
     d4e:	31 1d       	adc	r19, r1
     d50:	11 24       	eor	r1, r1
     d52:	b7 01       	movw	r22, r14
     d54:	62 0f       	add	r22, r18
     d56:	73 1f       	adc	r23, r19
     d58:	62 17       	cp	r22, r18
     d5a:	73 07       	cpc	r23, r19
     d5c:	00 f1       	brcs	.+64     	; 0xd9e <st7565r_put_framebuffer+0x12a>
     d5e:	a9 01       	movw	r20, r18
     d60:	48 52       	subi	r20, 0x28	; 40
     d62:	51 4d       	sbci	r21, 0xD1	; 209
     d64:	ea 01       	movw	r28, r20
     d66:	c9 90       	ld	r12, Y+
     d68:	ae 01       	movw	r20, r28
     d6a:	16 96       	adiw	r26, 0x06	; 6
     d6c:	8c 93       	st	X, r24
     d6e:	16 97       	sbiw	r26, 0x06	; 6
     d70:	e3 01       	movw	r28, r6
     d72:	dd 82       	std	Y+5, r13	; 0x05
     d74:	91 81       	ldd	r25, Z+1	; 0x01
     d76:	95 ff       	sbrs	r25, 5
     d78:	fd cf       	rjmp	.-6      	; 0xd74 <st7565r_put_framebuffer+0x100>
     d7a:	c0 82       	st	Z, r12
     d7c:	91 81       	ldd	r25, Z+1	; 0x01
     d7e:	96 ff       	sbrs	r25, 6
     d80:	fd cf       	rjmp	.-6      	; 0xd7c <st7565r_put_framebuffer+0x108>
     d82:	91 81       	ldd	r25, Z+1	; 0x01
     d84:	90 64       	ori	r25, 0x40	; 64
     d86:	91 83       	std	Z+1, r25	; 0x01
     d88:	90 81       	ld	r25, Z
     d8a:	e3 01       	movw	r28, r6
     d8c:	de 82       	std	Y+6, r13	; 0x06
     d8e:	15 96       	adiw	r26, 0x05	; 5
     d90:	8c 93       	st	X, r24
     d92:	15 97       	sbiw	r26, 0x05	; 5
     d94:	2f 5f       	subi	r18, 0xFF	; 255
     d96:	3f 4f       	sbci	r19, 0xFF	; 255
     d98:	62 17       	cp	r22, r18
     d9a:	73 07       	cpc	r23, r19
     d9c:	18 f7       	brcc	.-58     	; 0xd64 <st7565r_put_framebuffer+0xf0>
     d9e:	b3 94       	inc	r11
     da0:	ab 14       	cp	r10, r11
     da2:	08 f0       	brcs	.+2      	; 0xda6 <st7565r_put_framebuffer+0x132>
     da4:	94 cf       	rjmp	.-216    	; 0xcce <st7565r_put_framebuffer+0x5a>
     da6:	df 91       	pop	r29
     da8:	cf 91       	pop	r28
     daa:	1f 91       	pop	r17
     dac:	0f 91       	pop	r16
     dae:	ff 90       	pop	r15
     db0:	ef 90       	pop	r14
     db2:	df 90       	pop	r13
     db4:	cf 90       	pop	r12
     db6:	bf 90       	pop	r11
     db8:	af 90       	pop	r10
     dba:	9f 90       	pop	r9
     dbc:	8f 90       	pop	r8
     dbe:	7f 90       	pop	r7
     dc0:	6f 90       	pop	r6
     dc2:	08 95       	ret

00000dc4 <st7565r_read_column>:

//-----------------------------------------------------------------------------

uint32_t st7565r_read_column( uint8_t page0, uint8_t page1, uint8_t x )
{
     dc4:	cf 92       	push	r12
     dc6:	df 92       	push	r13
     dc8:	ef 92       	push	r14
     dca:	ff 92       	push	r15
     dcc:	96 2f       	mov	r25, r22
	uint16_t	byte_idx;
	uint8_t		shift_cnt;

	col_value = 0;
	shift_cnt = 0;
	byte_idx = (uint16_t)page0 * LCD_WIDTH + (uint16_t)x;
     dce:	e4 2f       	mov	r30, r20
     dd0:	f0 e0       	ldi	r31, 0x00	; 0
     dd2:	20 e8       	ldi	r18, 0x80	; 128
     dd4:	82 9f       	mul	r24, r18
     dd6:	e0 0d       	add	r30, r0
     dd8:	f1 1d       	adc	r31, r1
     dda:	11 24       	eor	r1, r1

	while( page0 <= page1 )
     ddc:	68 17       	cp	r22, r24
     dde:	f8 f0       	brcs	.+62     	; 0xe1e <st7565r_read_column+0x5a>
     de0:	e8 52       	subi	r30, 0x28	; 40
     de2:	f1 4d       	sbci	r31, 0xD1	; 209
     de4:	20 e0       	ldi	r18, 0x00	; 0
     de6:	30 e0       	ldi	r19, 0x00	; 0
     de8:	c1 2c       	mov	r12, r1
     dea:	d1 2c       	mov	r13, r1
     dec:	76 01       	movw	r14, r12
	{
		col_value |= (uint32_t)(st7565r_FrameBuffer[byte_idx]) << shift_cnt;
     dee:	40 81       	ld	r20, Z
     df0:	50 e0       	ldi	r21, 0x00	; 0
     df2:	60 e0       	ldi	r22, 0x00	; 0
     df4:	70 e0       	ldi	r23, 0x00	; 0
     df6:	02 2e       	mov	r0, r18
     df8:	04 c0       	rjmp	.+8      	; 0xe02 <st7565r_read_column+0x3e>
     dfa:	44 0f       	add	r20, r20
     dfc:	55 1f       	adc	r21, r21
     dfe:	66 1f       	adc	r22, r22
     e00:	77 1f       	adc	r23, r23
     e02:	0a 94       	dec	r0
     e04:	d2 f7       	brpl	.-12     	; 0xdfa <st7565r_read_column+0x36>
     e06:	c4 2a       	or	r12, r20
     e08:	d5 2a       	or	r13, r21
     e0a:	e6 2a       	or	r14, r22
     e0c:	f7 2a       	or	r15, r23
		byte_idx += LCD_WIDTH;
		shift_cnt += 8;
		page0++;
     e0e:	8f 5f       	subi	r24, 0xFF	; 255
     e10:	e0 58       	subi	r30, 0x80	; 128
     e12:	ff 4f       	sbci	r31, 0xFF	; 255
     e14:	28 5f       	subi	r18, 0xF8	; 248
     e16:	3f 4f       	sbci	r19, 0xFF	; 255

	col_value = 0;
	shift_cnt = 0;
	byte_idx = (uint16_t)page0 * LCD_WIDTH + (uint16_t)x;

	while( page0 <= page1 )
     e18:	98 17       	cp	r25, r24
     e1a:	48 f7       	brcc	.-46     	; 0xdee <st7565r_read_column+0x2a>
     e1c:	03 c0       	rjmp	.+6      	; 0xe24 <st7565r_read_column+0x60>
{
	uint32_t	col_value;
	uint16_t	byte_idx;
	uint8_t		shift_cnt;

	col_value = 0;
     e1e:	c1 2c       	mov	r12, r1
     e20:	d1 2c       	mov	r13, r1
     e22:	76 01       	movw	r14, r12
		shift_cnt += 8;
		page0++;
	}

	return col_value;
}
     e24:	c7 01       	movw	r24, r14
     e26:	b6 01       	movw	r22, r12
     e28:	ff 90       	pop	r15
     e2a:	ef 90       	pop	r14
     e2c:	df 90       	pop	r13
     e2e:	cf 90       	pop	r12
     e30:	08 95       	ret

00000e32 <st7565r_write_column>:

//-----------------------------------------------------------------------------

void st7565r_write_column( uint8_t page0, uint8_t page1, uint8_t x, uint32_t column )
{
     e32:	0f 93       	push	r16
     e34:	1f 93       	push	r17
	uint16_t	byte_idx;

	byte_idx = (uint16_t)page0 * LCD_WIDTH + (uint16_t)x;
     e36:	e4 2f       	mov	r30, r20
     e38:	f0 e0       	ldi	r31, 0x00	; 0
     e3a:	90 e8       	ldi	r25, 0x80	; 128
     e3c:	89 9f       	mul	r24, r25
     e3e:	e0 0d       	add	r30, r0
     e40:	f1 1d       	adc	r31, r1
     e42:	11 24       	eor	r1, r1

	while( page0 <= page1 )
     e44:	68 17       	cp	r22, r24
     e46:	60 f0       	brcs	.+24     	; 0xe60 <st7565r_write_column+0x2e>
     e48:	e8 52       	subi	r30, 0x28	; 40
     e4a:	f1 4d       	sbci	r31, 0xD1	; 209
	{
		st7565r_FrameBuffer[byte_idx] = (uint8_t)(column & 0xFF);
     e4c:	00 83       	st	Z, r16
		byte_idx += LCD_WIDTH;
		column >>= 8;
     e4e:	01 2f       	mov	r16, r17
     e50:	12 2f       	mov	r17, r18
     e52:	23 2f       	mov	r18, r19
     e54:	33 27       	eor	r19, r19
		page0++;
     e56:	8f 5f       	subi	r24, 0xFF	; 255
     e58:	e0 58       	subi	r30, 0x80	; 128
     e5a:	ff 4f       	sbci	r31, 0xFF	; 255
{
	uint16_t	byte_idx;

	byte_idx = (uint16_t)page0 * LCD_WIDTH + (uint16_t)x;

	while( page0 <= page1 )
     e5c:	68 17       	cp	r22, r24
     e5e:	b0 f7       	brcc	.-20     	; 0xe4c <st7565r_write_column+0x1a>
		st7565r_FrameBuffer[byte_idx] = (uint8_t)(column & 0xFF);
		byte_idx += LCD_WIDTH;
		column >>= 8;
		page0++;
	}
}
     e60:	1f 91       	pop	r17
     e62:	0f 91       	pop	r16
     e64:	08 95       	ret

00000e66 <__vector_43>:

void DispResult( uint8_t row, const char *s )
{
	lcd_st7565r_GotoTextXY( 0, 10 * row );
	lcd_st7565r_DrawText( s, LCD_PIXEL_SET );
}
     e66:	1f 92       	push	r1
     e68:	0f 92       	push	r0
     e6a:	0f b6       	in	r0, 0x3f	; 63
     e6c:	0f 92       	push	r0
     e6e:	11 24       	eor	r1, r1
     e70:	8f 93       	push	r24
     e72:	81 e0       	ldi	r24, 0x01	; 1
     e74:	80 93 fc 30 	sts	0x30FC, r24	; 0x8030fc <butPressed>
     e78:	8f 91       	pop	r24
     e7a:	0f 90       	pop	r0
     e7c:	0f be       	out	0x3f, r0	; 63
     e7e:	0f 90       	pop	r0
     e80:	1f 90       	pop	r1
     e82:	18 95       	reti

00000e84 <__vector_14>:
     e84:	1f 92       	push	r1
     e86:	0f 92       	push	r0
     e88:	0f b6       	in	r0, 0x3f	; 63
     e8a:	0f 92       	push	r0
     e8c:	11 24       	eor	r1, r1
     e8e:	8f 93       	push	r24
     e90:	9f 93       	push	r25
     e92:	80 91 da 30 	lds	r24, 0x30DA	; 0x8030da <tcc0Ovf>
     e96:	90 91 db 30 	lds	r25, 0x30DB	; 0x8030db <tcc0Ovf+0x1>
     e9a:	01 96       	adiw	r24, 0x01	; 1
     e9c:	80 93 da 30 	sts	0x30DA, r24	; 0x8030da <tcc0Ovf>
     ea0:	90 93 db 30 	sts	0x30DB, r25	; 0x8030db <tcc0Ovf+0x1>
     ea4:	9f 91       	pop	r25
     ea6:	8f 91       	pop	r24
     ea8:	0f 90       	pop	r0
     eaa:	0f be       	out	0x3f, r0	; 63
     eac:	0f 90       	pop	r0
     eae:	1f 90       	pop	r1
     eb0:	18 95       	reti

00000eb2 <__vector_16>:
     eb2:	1f 92       	push	r1
     eb4:	0f 92       	push	r0
     eb6:	0f b6       	in	r0, 0x3f	; 63
     eb8:	0f 92       	push	r0
     eba:	11 24       	eor	r1, r1
     ebc:	0b b6       	in	r0, 0x3b	; 59
     ebe:	0f 92       	push	r0
     ec0:	8f 93       	push	r24
     ec2:	9f 93       	push	r25
     ec4:	af 93       	push	r26
     ec6:	bf 93       	push	r27
     ec8:	ef 93       	push	r30
     eca:	ff 93       	push	r31
     ecc:	80 91 da 30 	lds	r24, 0x30DA	; 0x8030da <tcc0Ovf>
     ed0:	90 91 db 30 	lds	r25, 0x30DB	; 0x8030db <tcc0Ovf+0x1>
     ed4:	ed ef       	ldi	r30, 0xFD	; 253
     ed6:	f0 e3       	ldi	r31, 0x30	; 48
     ed8:	86 83       	std	Z+6, r24	; 0x06
     eda:	97 83       	std	Z+7, r25	; 0x07
     edc:	80 91 28 08 	lds	r24, 0x0828	; 0x800828 <__TEXT_REGION_LENGTH__+0x700828>
     ee0:	90 91 29 08 	lds	r25, 0x0829	; 0x800829 <__TEXT_REGION_LENGTH__+0x700829>
     ee4:	84 83       	std	Z+4, r24	; 0x04
     ee6:	95 83       	std	Z+5, r25	; 0x05
     ee8:	80 81       	ld	r24, Z
     eea:	91 81       	ldd	r25, Z+1	; 0x01
     eec:	a2 81       	ldd	r26, Z+2	; 0x02
     eee:	b3 81       	ldd	r27, Z+3	; 0x03
     ef0:	01 96       	adiw	r24, 0x01	; 1
     ef2:	a1 1d       	adc	r26, r1
     ef4:	b1 1d       	adc	r27, r1
     ef6:	80 83       	st	Z, r24
     ef8:	91 83       	std	Z+1, r25	; 0x01
     efa:	a2 83       	std	Z+2, r26	; 0x02
     efc:	b3 83       	std	Z+3, r27	; 0x03
     efe:	80 91 2d 31 	lds	r24, 0x312D	; 0x80312d <capFlag>
     f02:	81 60       	ori	r24, 0x01	; 1
     f04:	80 93 2d 31 	sts	0x312D, r24	; 0x80312d <capFlag>
     f08:	ff 91       	pop	r31
     f0a:	ef 91       	pop	r30
     f0c:	bf 91       	pop	r27
     f0e:	af 91       	pop	r26
     f10:	9f 91       	pop	r25
     f12:	8f 91       	pop	r24
     f14:	0f 90       	pop	r0
     f16:	0b be       	out	0x3b, r0	; 59
     f18:	0f 90       	pop	r0
     f1a:	0f be       	out	0x3f, r0	; 63
     f1c:	0f 90       	pop	r0
     f1e:	1f 90       	pop	r1
     f20:	18 95       	reti

00000f22 <__vector_17>:
     f22:	1f 92       	push	r1
     f24:	0f 92       	push	r0
     f26:	0f b6       	in	r0, 0x3f	; 63
     f28:	0f 92       	push	r0
     f2a:	11 24       	eor	r1, r1
     f2c:	0b b6       	in	r0, 0x3b	; 59
     f2e:	0f 92       	push	r0
     f30:	8f 93       	push	r24
     f32:	9f 93       	push	r25
     f34:	af 93       	push	r26
     f36:	bf 93       	push	r27
     f38:	ef 93       	push	r30
     f3a:	ff 93       	push	r31
     f3c:	80 91 da 30 	lds	r24, 0x30DA	; 0x8030da <tcc0Ovf>
     f40:	90 91 db 30 	lds	r25, 0x30DB	; 0x8030db <tcc0Ovf+0x1>
     f44:	ed ef       	ldi	r30, 0xFD	; 253
     f46:	f0 e3       	ldi	r31, 0x30	; 48
     f48:	86 87       	std	Z+14, r24	; 0x0e
     f4a:	97 87       	std	Z+15, r25	; 0x0f
     f4c:	80 91 2a 08 	lds	r24, 0x082A	; 0x80082a <__TEXT_REGION_LENGTH__+0x70082a>
     f50:	90 91 2b 08 	lds	r25, 0x082B	; 0x80082b <__TEXT_REGION_LENGTH__+0x70082b>
     f54:	84 87       	std	Z+12, r24	; 0x0c
     f56:	95 87       	std	Z+13, r25	; 0x0d
     f58:	80 85       	ldd	r24, Z+8	; 0x08
     f5a:	91 85       	ldd	r25, Z+9	; 0x09
     f5c:	a2 85       	ldd	r26, Z+10	; 0x0a
     f5e:	b3 85       	ldd	r27, Z+11	; 0x0b
     f60:	01 96       	adiw	r24, 0x01	; 1
     f62:	a1 1d       	adc	r26, r1
     f64:	b1 1d       	adc	r27, r1
     f66:	80 87       	std	Z+8, r24	; 0x08
     f68:	91 87       	std	Z+9, r25	; 0x09
     f6a:	a2 87       	std	Z+10, r26	; 0x0a
     f6c:	b3 87       	std	Z+11, r27	; 0x0b
     f6e:	80 91 2d 31 	lds	r24, 0x312D	; 0x80312d <capFlag>
     f72:	82 60       	ori	r24, 0x02	; 2
     f74:	80 93 2d 31 	sts	0x312D, r24	; 0x80312d <capFlag>
     f78:	ff 91       	pop	r31
     f7a:	ef 91       	pop	r30
     f7c:	bf 91       	pop	r27
     f7e:	af 91       	pop	r26
     f80:	9f 91       	pop	r25
     f82:	8f 91       	pop	r24
     f84:	0f 90       	pop	r0
     f86:	0b be       	out	0x3b, r0	; 59
     f88:	0f 90       	pop	r0
     f8a:	0f be       	out	0x3f, r0	; 63
     f8c:	0f 90       	pop	r0
     f8e:	1f 90       	pop	r1
     f90:	18 95       	reti

00000f92 <__vector_18>:
     f92:	1f 92       	push	r1
     f94:	0f 92       	push	r0
     f96:	0f b6       	in	r0, 0x3f	; 63
     f98:	0f 92       	push	r0
     f9a:	11 24       	eor	r1, r1
     f9c:	0b b6       	in	r0, 0x3b	; 59
     f9e:	0f 92       	push	r0
     fa0:	8f 93       	push	r24
     fa2:	9f 93       	push	r25
     fa4:	af 93       	push	r26
     fa6:	bf 93       	push	r27
     fa8:	ef 93       	push	r30
     faa:	ff 93       	push	r31
     fac:	80 91 da 30 	lds	r24, 0x30DA	; 0x8030da <tcc0Ovf>
     fb0:	90 91 db 30 	lds	r25, 0x30DB	; 0x8030db <tcc0Ovf+0x1>
     fb4:	ed ef       	ldi	r30, 0xFD	; 253
     fb6:	f0 e3       	ldi	r31, 0x30	; 48
     fb8:	86 8b       	std	Z+22, r24	; 0x16
     fba:	97 8b       	std	Z+23, r25	; 0x17
     fbc:	80 91 2c 08 	lds	r24, 0x082C	; 0x80082c <__TEXT_REGION_LENGTH__+0x70082c>
     fc0:	90 91 2d 08 	lds	r25, 0x082D	; 0x80082d <__TEXT_REGION_LENGTH__+0x70082d>
     fc4:	84 8b       	std	Z+20, r24	; 0x14
     fc6:	95 8b       	std	Z+21, r25	; 0x15
     fc8:	80 89       	ldd	r24, Z+16	; 0x10
     fca:	91 89       	ldd	r25, Z+17	; 0x11
     fcc:	a2 89       	ldd	r26, Z+18	; 0x12
     fce:	b3 89       	ldd	r27, Z+19	; 0x13
     fd0:	01 96       	adiw	r24, 0x01	; 1
     fd2:	a1 1d       	adc	r26, r1
     fd4:	b1 1d       	adc	r27, r1
     fd6:	80 8b       	std	Z+16, r24	; 0x10
     fd8:	91 8b       	std	Z+17, r25	; 0x11
     fda:	a2 8b       	std	Z+18, r26	; 0x12
     fdc:	b3 8b       	std	Z+19, r27	; 0x13
     fde:	80 91 2d 31 	lds	r24, 0x312D	; 0x80312d <capFlag>
     fe2:	84 60       	ori	r24, 0x04	; 4
     fe4:	80 93 2d 31 	sts	0x312D, r24	; 0x80312d <capFlag>
     fe8:	ff 91       	pop	r31
     fea:	ef 91       	pop	r30
     fec:	bf 91       	pop	r27
     fee:	af 91       	pop	r26
     ff0:	9f 91       	pop	r25
     ff2:	8f 91       	pop	r24
     ff4:	0f 90       	pop	r0
     ff6:	0b be       	out	0x3b, r0	; 59
     ff8:	0f 90       	pop	r0
     ffa:	0f be       	out	0x3f, r0	; 63
     ffc:	0f 90       	pop	r0
     ffe:	1f 90       	pop	r1
    1000:	18 95       	reti

00001002 <__vector_19>:
    1002:	1f 92       	push	r1
    1004:	0f 92       	push	r0
    1006:	0f b6       	in	r0, 0x3f	; 63
    1008:	0f 92       	push	r0
    100a:	11 24       	eor	r1, r1
    100c:	0b b6       	in	r0, 0x3b	; 59
    100e:	0f 92       	push	r0
    1010:	8f 93       	push	r24
    1012:	9f 93       	push	r25
    1014:	af 93       	push	r26
    1016:	bf 93       	push	r27
    1018:	ef 93       	push	r30
    101a:	ff 93       	push	r31
    101c:	80 91 da 30 	lds	r24, 0x30DA	; 0x8030da <tcc0Ovf>
    1020:	90 91 db 30 	lds	r25, 0x30DB	; 0x8030db <tcc0Ovf+0x1>
    1024:	ed ef       	ldi	r30, 0xFD	; 253
    1026:	f0 e3       	ldi	r31, 0x30	; 48
    1028:	86 8f       	std	Z+30, r24	; 0x1e
    102a:	97 8f       	std	Z+31, r25	; 0x1f
    102c:	80 91 2e 08 	lds	r24, 0x082E	; 0x80082e <__TEXT_REGION_LENGTH__+0x70082e>
    1030:	90 91 2f 08 	lds	r25, 0x082F	; 0x80082f <__TEXT_REGION_LENGTH__+0x70082f>
    1034:	84 8f       	std	Z+28, r24	; 0x1c
    1036:	95 8f       	std	Z+29, r25	; 0x1d
    1038:	80 8d       	ldd	r24, Z+24	; 0x18
    103a:	91 8d       	ldd	r25, Z+25	; 0x19
    103c:	a2 8d       	ldd	r26, Z+26	; 0x1a
    103e:	b3 8d       	ldd	r27, Z+27	; 0x1b
    1040:	01 96       	adiw	r24, 0x01	; 1
    1042:	a1 1d       	adc	r26, r1
    1044:	b1 1d       	adc	r27, r1
    1046:	80 8f       	std	Z+24, r24	; 0x18
    1048:	91 8f       	std	Z+25, r25	; 0x19
    104a:	a2 8f       	std	Z+26, r26	; 0x1a
    104c:	b3 8f       	std	Z+27, r27	; 0x1b
    104e:	80 91 2d 31 	lds	r24, 0x312D	; 0x80312d <capFlag>
    1052:	88 60       	ori	r24, 0x08	; 8
    1054:	80 93 2d 31 	sts	0x312D, r24	; 0x80312d <capFlag>
    1058:	ff 91       	pop	r31
    105a:	ef 91       	pop	r30
    105c:	bf 91       	pop	r27
    105e:	af 91       	pop	r26
    1060:	9f 91       	pop	r25
    1062:	8f 91       	pop	r24
    1064:	0f 90       	pop	r0
    1066:	0b be       	out	0x3b, r0	; 59
    1068:	0f 90       	pop	r0
    106a:	0f be       	out	0x3f, r0	; 63
    106c:	0f 90       	pop	r0
    106e:	1f 90       	pop	r1
    1070:	18 95       	reti

00001072 <__vector_77>:
    1072:	1f 92       	push	r1
    1074:	0f 92       	push	r0
    1076:	0f b6       	in	r0, 0x3f	; 63
    1078:	0f 92       	push	r0
    107a:	11 24       	eor	r1, r1
    107c:	8f 93       	push	r24
    107e:	9f 93       	push	r25
    1080:	80 91 d8 30 	lds	r24, 0x30D8	; 0x8030d8 <tcd0Ovf>
    1084:	90 91 d9 30 	lds	r25, 0x30D9	; 0x8030d9 <tcd0Ovf+0x1>
    1088:	01 96       	adiw	r24, 0x01	; 1
    108a:	80 93 d8 30 	sts	0x30D8, r24	; 0x8030d8 <tcd0Ovf>
    108e:	90 93 d9 30 	sts	0x30D9, r25	; 0x8030d9 <tcd0Ovf+0x1>
    1092:	9f 91       	pop	r25
    1094:	8f 91       	pop	r24
    1096:	0f 90       	pop	r0
    1098:	0f be       	out	0x3f, r0	; 63
    109a:	0f 90       	pop	r0
    109c:	1f 90       	pop	r1
    109e:	18 95       	reti

000010a0 <__vector_79>:
    10a0:	1f 92       	push	r1
    10a2:	0f 92       	push	r0
    10a4:	0f b6       	in	r0, 0x3f	; 63
    10a6:	0f 92       	push	r0
    10a8:	11 24       	eor	r1, r1
    10aa:	0b b6       	in	r0, 0x3b	; 59
    10ac:	0f 92       	push	r0
    10ae:	8f 93       	push	r24
    10b0:	9f 93       	push	r25
    10b2:	af 93       	push	r26
    10b4:	bf 93       	push	r27
    10b6:	ef 93       	push	r30
    10b8:	ff 93       	push	r31
    10ba:	80 91 d8 30 	lds	r24, 0x30D8	; 0x8030d8 <tcd0Ovf>
    10be:	90 91 d9 30 	lds	r25, 0x30D9	; 0x8030d9 <tcd0Ovf+0x1>
    10c2:	ed ef       	ldi	r30, 0xFD	; 253
    10c4:	f0 e3       	ldi	r31, 0x30	; 48
    10c6:	86 a3       	std	Z+38, r24	; 0x26
    10c8:	97 a3       	std	Z+39, r25	; 0x27
    10ca:	80 91 28 09 	lds	r24, 0x0928	; 0x800928 <__TEXT_REGION_LENGTH__+0x700928>
    10ce:	90 91 29 09 	lds	r25, 0x0929	; 0x800929 <__TEXT_REGION_LENGTH__+0x700929>
    10d2:	84 a3       	std	Z+36, r24	; 0x24
    10d4:	95 a3       	std	Z+37, r25	; 0x25
    10d6:	80 a1       	ldd	r24, Z+32	; 0x20
    10d8:	91 a1       	ldd	r25, Z+33	; 0x21
    10da:	a2 a1       	ldd	r26, Z+34	; 0x22
    10dc:	b3 a1       	ldd	r27, Z+35	; 0x23
    10de:	01 96       	adiw	r24, 0x01	; 1
    10e0:	a1 1d       	adc	r26, r1
    10e2:	b1 1d       	adc	r27, r1
    10e4:	80 a3       	std	Z+32, r24	; 0x20
    10e6:	91 a3       	std	Z+33, r25	; 0x21
    10e8:	a2 a3       	std	Z+34, r26	; 0x22
    10ea:	b3 a3       	std	Z+35, r27	; 0x23
    10ec:	80 91 2d 31 	lds	r24, 0x312D	; 0x80312d <capFlag>
    10f0:	80 61       	ori	r24, 0x10	; 16
    10f2:	80 93 2d 31 	sts	0x312D, r24	; 0x80312d <capFlag>
    10f6:	ff 91       	pop	r31
    10f8:	ef 91       	pop	r30
    10fa:	bf 91       	pop	r27
    10fc:	af 91       	pop	r26
    10fe:	9f 91       	pop	r25
    1100:	8f 91       	pop	r24
    1102:	0f 90       	pop	r0
    1104:	0b be       	out	0x3b, r0	; 59
    1106:	0f 90       	pop	r0
    1108:	0f be       	out	0x3f, r0	; 63
    110a:	0f 90       	pop	r0
    110c:	1f 90       	pop	r1
    110e:	18 95       	reti

00001110 <__vector_80>:
    1110:	1f 92       	push	r1
    1112:	0f 92       	push	r0
    1114:	0f b6       	in	r0, 0x3f	; 63
    1116:	0f 92       	push	r0
    1118:	11 24       	eor	r1, r1
    111a:	0b b6       	in	r0, 0x3b	; 59
    111c:	0f 92       	push	r0
    111e:	8f 93       	push	r24
    1120:	9f 93       	push	r25
    1122:	af 93       	push	r26
    1124:	bf 93       	push	r27
    1126:	ef 93       	push	r30
    1128:	ff 93       	push	r31
    112a:	80 91 d8 30 	lds	r24, 0x30D8	; 0x8030d8 <tcd0Ovf>
    112e:	90 91 d9 30 	lds	r25, 0x30D9	; 0x8030d9 <tcd0Ovf+0x1>
    1132:	ed ef       	ldi	r30, 0xFD	; 253
    1134:	f0 e3       	ldi	r31, 0x30	; 48
    1136:	86 a7       	std	Z+46, r24	; 0x2e
    1138:	97 a7       	std	Z+47, r25	; 0x2f
    113a:	80 91 2a 09 	lds	r24, 0x092A	; 0x80092a <__TEXT_REGION_LENGTH__+0x70092a>
    113e:	90 91 2b 09 	lds	r25, 0x092B	; 0x80092b <__TEXT_REGION_LENGTH__+0x70092b>
    1142:	84 a7       	std	Z+44, r24	; 0x2c
    1144:	95 a7       	std	Z+45, r25	; 0x2d
    1146:	80 a5       	ldd	r24, Z+40	; 0x28
    1148:	91 a5       	ldd	r25, Z+41	; 0x29
    114a:	a2 a5       	ldd	r26, Z+42	; 0x2a
    114c:	b3 a5       	ldd	r27, Z+43	; 0x2b
    114e:	01 96       	adiw	r24, 0x01	; 1
    1150:	a1 1d       	adc	r26, r1
    1152:	b1 1d       	adc	r27, r1
    1154:	80 a7       	std	Z+40, r24	; 0x28
    1156:	91 a7       	std	Z+41, r25	; 0x29
    1158:	a2 a7       	std	Z+42, r26	; 0x2a
    115a:	b3 a7       	std	Z+43, r27	; 0x2b
    115c:	80 91 2d 31 	lds	r24, 0x312D	; 0x80312d <capFlag>
    1160:	80 62       	ori	r24, 0x20	; 32
    1162:	80 93 2d 31 	sts	0x312D, r24	; 0x80312d <capFlag>
    1166:	ff 91       	pop	r31
    1168:	ef 91       	pop	r30
    116a:	bf 91       	pop	r27
    116c:	af 91       	pop	r26
    116e:	9f 91       	pop	r25
    1170:	8f 91       	pop	r24
    1172:	0f 90       	pop	r0
    1174:	0b be       	out	0x3b, r0	; 59
    1176:	0f 90       	pop	r0
    1178:	0f be       	out	0x3f, r0	; 63
    117a:	0f 90       	pop	r0
    117c:	1f 90       	pop	r1
    117e:	18 95       	reti

00001180 <main>:
//=============================================================================

int main(void)
{
    1180:	cf 93       	push	r28
    1182:	df 93       	push	r29
    1184:	cd b7       	in	r28, 0x3d	; 61
    1186:	de b7       	in	r29, 0x3e	; 62
    1188:	c3 56       	subi	r28, 0x63	; 99
    118a:	d1 09       	sbc	r29, r1
    118c:	cd bf       	out	0x3d, r28	; 61
    118e:	de bf       	out	0x3e, r29	; 62
	uint32_t		dCnt, dTime;
	float			dE, p;

	char			txt[32];

	sei();
    1190:	78 94       	sei

//=============================================================================

static inline void OSC_Enable( uint8_t oscMask )
{
	OSC.CTRL |= oscMask;
    1192:	e0 e5       	ldi	r30, 0x50	; 80
    1194:	f0 e0       	ldi	r31, 0x00	; 0
    1196:	80 81       	ld	r24, Z
    1198:	82 60       	ori	r24, 0x02	; 2
    119a:	80 83       	st	Z, r24
}
//----------------------------------------------------------------------------

static inline uint8_t OSC_Ready( uint8_t oscMask )
{
	return (OSC.STATUS & oscMask);
    119c:	81 81       	ldd	r24, Z+1	; 0x01
#endif

#ifdef OSC_RC32M_SELECT

	OSC_Enable( OSC_RC32MEN_bm );							// Enable 32 MHz RC oscillator
	while( OSC_Ready( OSC_RC32MRDY_bm ) == 0 );
    119e:	81 ff       	sbrs	r24, 1
    11a0:	fd cf       	rjmp	.-6      	; 0x119c <main+0x1c>

	CLK_PerClkCfg( CLK_PSADIV_2_gc, CLK_PSBCDIV_1_1_gc );	// CPU, PER, PER2, PER4 clock = 16 MHz
    11a2:	60 e0       	ldi	r22, 0x00	; 0
    11a4:	84 e0       	ldi	r24, 0x04	; 4
    11a6:	0e 94 f1 0d 	call	0x1be2	; 0x1be2 <CLK_PerClkCfg>
	CLK_SysClkSel( CLK_SCLKSEL_RC32M_gc );
    11aa:	81 e0       	ldi	r24, 0x01	; 1
    11ac:	0e 94 eb 0d 	call	0x1bd6	; 0x1bd6 <CLK_SysClkSel>
	DFLL_RC32M_RefClkSel( OSC_RC32MCREF_RC32K_gc );			// Select 32 kHz internal clock as DFLL reference
	DFLL_Enable( &DFLLRC32M );								// Enable DFLL

#elif defined(DFLL_TOSC32K_ENABLE)

	OSC_TOSC32K_Start( );
    11b0:	0e 94 00 0e 	call	0x1c00	; 0x1c00 <OSC_TOSC32K_Start>
}
//----------------------------------------------------------------------------

static inline void OSC_XOsc_TOSC32K_Sel( uint8_t lowPowerMode )
{
	OSC.XOSCCTRL = OSC_XOSCSEL_32KHz_gc | ((lowPowerMode != 0) ? OSC_X32KLPM_bm : 0);
    11b4:	e0 e5       	ldi	r30, 0x50	; 80
    11b6:	f0 e0       	ldi	r31, 0x00	; 0
    11b8:	82 e0       	ldi	r24, 0x02	; 2
    11ba:	82 83       	std	Z+2, r24	; 0x02

//=============================================================================

static inline void OSC_Enable( uint8_t oscMask )
{
	OSC.CTRL |= oscMask;
    11bc:	80 81       	ld	r24, Z
    11be:	88 60       	ori	r24, 0x08	; 8
    11c0:	80 83       	st	Z, r24
}
//----------------------------------------------------------------------------

static inline uint8_t OSC_Ready( uint8_t oscMask )
{
	return (OSC.STATUS & oscMask);
    11c2:	81 81       	ldd	r24, Z+1	; 0x01

	OSC_XOsc_TOSC32K_Sel( 0 );								// Select 32 kHz TOSC as external clock
	OSC_Enable( OSC_XOSCEN_bm );							// Enable external oscillator
	while( OSC_Ready( OSC_XOSCRDY_bm ) == 0 );
    11c4:	83 ff       	sbrs	r24, 3
    11c6:	fd cf       	rjmp	.-6      	; 0x11c2 <main+0x42>

	DFLL_Cfg( &DFLLRC32M, DFLLRC32M_RATIO );				// Load DFLL ratio
    11c8:	62 e1       	ldi	r22, 0x12	; 18
    11ca:	7a e7       	ldi	r23, 0x7A	; 122
    11cc:	80 e6       	ldi	r24, 0x60	; 96
    11ce:	90 e0       	ldi	r25, 0x00	; 0
    11d0:	0e 94 19 0e 	call	0x1c32	; 0x1c32 <DFLL_Cfg>
	DFLL_RC32M_RefClkSel( OSC_RC32MCREF_XOSC32K_gc );		// Select 32 kHz external clock as DFLL reference
    11d4:	82 e0       	ldi	r24, 0x02	; 2
    11d6:	0e 94 f9 0d 	call	0x1bf2	; 0x1bf2 <DFLL_RC32M_RefClkSel>

//----------------------------------------------------------------------------

static inline void DFLL_Enable( DFLL_t *pDfll )
{
	pDfll->CTRL = DFLL_ENABLE_bm;
    11da:	81 e0       	ldi	r24, 0x01	; 1
    11dc:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__TEXT_REGION_LENGTH__+0x700060>
}
//----------------------------------------------------------------------------

static inline void OSC_Disable( uint8_t oscMask )
{
	OSC.CTRL &= (~oscMask);
    11e0:	e0 e5       	ldi	r30, 0x50	; 80
    11e2:	f0 e0       	ldi	r31, 0x00	; 0
    11e4:	80 81       	ld	r24, Z
    11e6:	8e 7f       	andi	r24, 0xFE	; 254
    11e8:	80 83       	st	Z, r24

//--------------------------------------------------------------

// Konfiguracja moduu KAmodCOMBO

	STLED316_Initialize( );
    11ea:	0e 94 09 02 	call	0x412	; 0x412 <STLED316_Initialize>
	STLED316_InitializeInt( 0 );
    11ee:	80 e0       	ldi	r24, 0x00	; 0
    11f0:	0e 94 1e 02 	call	0x43c	; 0x43c <STLED316_InitializeInt>
	STLED316_DisplayOn( );
    11f4:	0e 94 21 01 	call	0x242	; 0x242 <STLED316_DisplayOn>

	STLED316_SetBrghtCtrlModeAndDigitCnt(STLED316_BRGHT_MODE_VAR, 0, 6);
    11f8:	46 e0       	ldi	r20, 0x06	; 6
    11fa:	60 e0       	ldi	r22, 0x00	; 0
    11fc:	80 e0       	ldi	r24, 0x00	; 0
    11fe:	0e 94 44 01 	call	0x288	; 0x288 <STLED316_SetBrghtCtrlModeAndDigitCnt>

	STLED316_7Seg_SetBrght( 4 );
    1202:	84 e0       	ldi	r24, 0x04	; 4
    1204:	0e 94 ed 01 	call	0x3da	; 0x3da <STLED316_7Seg_SetBrght>
	STLED316_LEDs_SetBrght( 2 );
    1208:	82 e0       	ldi	r24, 0x02	; 2
    120a:	0e 94 cf 01 	call	0x39e	; 0x39e <STLED316_LEDs_SetBrght>
	STLED316_7Seg_WriteTxt( 5, "      " );
    120e:	67 e5       	ldi	r22, 0x57	; 87
    1210:	7e e2       	ldi	r23, 0x2E	; 46
    1212:	85 e0       	ldi	r24, 0x05	; 5
    1214:	0e 94 75 01 	call	0x2ea	; 0x2ea <STLED316_7Seg_WriteTxt>

//-----------------------------------------------------------------------------

static inline void LCD_Backlight_CfgPin( void )
{
	GPIO_CfgPins( &LCD_BACKLIGHT_PORT, LCD_BACKLIGHT_PIN, PORT_OPC_TOTEM_gc, 1, 0, 0 );
    1218:	e1 2c       	mov	r14, r1
    121a:	00 e0       	ldi	r16, 0x00	; 0
    121c:	21 e0       	ldi	r18, 0x01	; 1
    121e:	40 e0       	ldi	r20, 0x00	; 0
    1220:	60 e1       	ldi	r22, 0x10	; 16
    1222:	80 e8       	ldi	r24, 0x80	; 128
    1224:	96 e0       	ldi	r25, 0x06	; 6
    1226:	0e 94 d7 0d 	call	0x1bae	; 0x1bae <GPIO_CfgPins>
}
//-----------------------------------------------------------------------------

static inline void GPIO_SetPinsHigh( PORT_t *pPort, uint8_t pinMask )
{
	pPort->OUTSET = pinMask;
    122a:	80 e1       	ldi	r24, 0x10	; 16
    122c:	80 93 85 06 	sts	0x0685, r24	; 0x800685 <__TEXT_REGION_LENGTH__+0x700685>

	LCD_Backlight_CfgPin( );
//	LCD_Backlight_CfgPWM( );
	LCD_Backlight_On( );

	lcd_st7565r_InitInterface( );
    1230:	0e 94 de 02 	call	0x5bc	; 0x5bc <lcd_st7565r_InitInterface>

	lcd_st7565r_InitCtrl( );
    1234:	0e 94 49 03 	call	0x692	; 0x692 <lcd_st7565r_InitCtrl>

	lcd_st7565r_ClrScr( LCD_PIXEL_CLR );
    1238:	80 e0       	ldi	r24, 0x00	; 0
    123a:	0e 94 29 03 	call	0x652	; 0x652 <lcd_st7565r_ClrScr>

//=============================================================================

static inline uint8_t lcd_st7565r_SetContrast( uint8_t contrast )
{
	return st7565r_set_contrast( contrast );
    123e:	8e e1       	ldi	r24, 0x1E	; 30
    1240:	0e 94 d4 04 	call	0x9a8	; 0x9a8 <st7565r_set_contrast>
	lcd_st7565r_SetContrast( ST7565R_DISPLAY_CONTRAST_MIN );

	lcd_st7565r_SelectFont( lcd_st7565r_font_medium );
    1244:	81 e0       	ldi	r24, 0x01	; 1
    1246:	0e 94 4e 03 	call	0x69c	; 0x69c <lcd_st7565r_SelectFont>
	lcd_st7565r_GotoTextXY( 0, 0 );
    124a:	60 e0       	ldi	r22, 0x00	; 0
    124c:	80 e0       	ldi	r24, 0x00	; 0
    124e:	0e 94 6e 03 	call	0x6dc	; 0x6dc <lcd_st7565r_GotoTextXY>

//--------------------------------------------------------------
	
	PIT_Cfg( TC_CLKSEL_DIV8_gc, 40000,	5 );			// TCF0 Clk = 2 MHz, OVF Int period - 20 ms, Loop period - 5*20 ms
    1252:	45 e0       	ldi	r20, 0x05	; 5
    1254:	60 e4       	ldi	r22, 0x40	; 64
    1256:	7c e9       	ldi	r23, 0x9C	; 156
    1258:	84 e0       	ldi	r24, 0x04	; 4
    125a:	0e 94 1d 0e 	call	0x1c3a	; 0x1c3a <PIT_Cfg>
	PIT_Start( );
    125e:	0e 94 39 0e 	call	0x1c72	; 0x1c72 <PIT_Start>
}
//-----------------------------------------------------------------------------

static inline void TC_WGMode_Normal( void *pTC )
{
	((TC0_t*)pTC)->CTRLB = TC_WGMODE_NORMAL_gc;
    1262:	e0 e4       	ldi	r30, 0x40	; 64
    1264:	f9 e0       	ldi	r31, 0x09	; 9
    1266:	11 82       	std	Z+1, r1	; 0x01
}
//-----------------------------------------------------------------------------

static inline void TC_InitPER( void *pTC, uint16_t period )
{
	((TC0_t*)pTC)->PERBUF = period;
    1268:	8f e9       	ldi	r24, 0x9F	; 159
    126a:	9f e0       	ldi	r25, 0x0F	; 15
    126c:	86 ab       	std	Z+54, r24	; 0x36
    126e:	97 ab       	std	Z+55, r25	; 0x37
	((TC0_t*)pTC)->PER = period;
    1270:	86 a3       	std	Z+38, r24	; 0x26
    1272:	97 a3       	std	Z+39, r25	; 0x27

//=============================================================================

static inline void EVSYS_ChMux( uint8_t chNum, uint8_t evSrc )
{
	*(&EVSYS.CH0MUX + chNum) = evSrc;
    1274:	88 ed       	ldi	r24, 0xD8	; 216
    1276:	80 93 80 01 	sts	0x0180, r24	; 0x800180 <__TEXT_REGION_LENGTH__+0x700180>

//--------------------------------------------------------------

// Konfiguracja wej od licznikw i skojarzenie z EVSYS

	GPIO_CfgPins( &PORTB, (GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 ), (PORT_OPC_TOTEM_gc | PORT_ISC_RISING_gc), 0, 0, 0 );
    127a:	20 e0       	ldi	r18, 0x00	; 0
    127c:	41 e0       	ldi	r20, 0x01	; 1
    127e:	6f e0       	ldi	r22, 0x0F	; 15
    1280:	80 e2       	ldi	r24, 0x20	; 32
    1282:	96 e0       	ldi	r25, 0x06	; 6
    1284:	0e 94 d7 0d 	call	0x1bae	; 0x1bae <GPIO_CfgPins>
	GPIO_CfgPins( &PORTA, (GPIO_PIN_4 | GPIO_PIN_5), (PORT_OPC_TOTEM_gc | PORT_ISC_RISING_gc), 0, 0, 0 );
    1288:	20 e0       	ldi	r18, 0x00	; 0
    128a:	41 e0       	ldi	r20, 0x01	; 1
    128c:	60 e3       	ldi	r22, 0x30	; 48
    128e:	80 e0       	ldi	r24, 0x00	; 0
    1290:	96 e0       	ldi	r25, 0x06	; 6
    1292:	0e 94 d7 0d 	call	0x1bae	; 0x1bae <GPIO_CfgPins>
    1296:	88 e5       	ldi	r24, 0x58	; 88
    1298:	80 93 81 01 	sts	0x0181, r24	; 0x800181 <__TEXT_REGION_LENGTH__+0x700181>
    129c:	89 e5       	ldi	r24, 0x59	; 89
    129e:	80 93 82 01 	sts	0x0182, r24	; 0x800182 <__TEXT_REGION_LENGTH__+0x700182>
    12a2:	8a e5       	ldi	r24, 0x5A	; 90
    12a4:	80 93 83 01 	sts	0x0183, r24	; 0x800183 <__TEXT_REGION_LENGTH__+0x700183>
    12a8:	8b e5       	ldi	r24, 0x5B	; 91
    12aa:	80 93 84 01 	sts	0x0184, r24	; 0x800184 <__TEXT_REGION_LENGTH__+0x700184>
    12ae:	84 e5       	ldi	r24, 0x54	; 84
    12b0:	80 93 85 01 	sts	0x0185, r24	; 0x800185 <__TEXT_REGION_LENGTH__+0x700185>
    12b4:	85 e5       	ldi	r24, 0x55	; 85
    12b6:	80 93 86 01 	sts	0x0186, r24	; 0x800186 <__TEXT_REGION_LENGTH__+0x700186>
}
//-----------------------------------------------------------------------------

static inline void TC_WGMode_Normal( void *pTC )
{
	((TC0_t*)pTC)->CTRLB = TC_WGMODE_NORMAL_gc;
    12ba:	e0 e0       	ldi	r30, 0x00	; 0
    12bc:	f8 e0       	ldi	r31, 0x08	; 8
    12be:	11 82       	std	Z+1, r1	; 0x01
}
//-----------------------------------------------------------------------------

static inline void TC_CfgOvfInt( void *pTC, uint8_t intLevel )
{
	((TC0_t*)pTC)->INTCTRLA = (((TC0_t*)pTC)->INTCTRLA & ~TC0_OVFINTLVL_gm) | intLevel;
    12c0:	86 81       	ldd	r24, Z+6	; 0x06
    12c2:	8c 7f       	andi	r24, 0xFC	; 252
    12c4:	82 60       	ori	r24, 0x02	; 2
    12c6:	86 83       	std	Z+6, r24	; 0x06
}
//-----------------------------------------------------------------------------

static inline void TC_CfgCCInt( void *pTC, uint8_t CCAIntLevel, uint8_t CCBIntLevel, uint8_t CCCIntLevel, uint8_t CCDIntLevel )
{
	((TC0_t*)pTC)->INTCTRLB = CCAIntLevel | (CCBIntLevel << 2) | (CCCIntLevel << 4) | (CCDIntLevel << 6);
    12c8:	8a ea       	ldi	r24, 0xAA	; 170
    12ca:	87 83       	std	Z+7, r24	; 0x07
}
//-----------------------------------------------------------------------------

static inline void TC_CfgEvents( void *pTC, uint8_t evSel, uint8_t evAct, uint8_t evDly )
{
	((TC0_t*)pTC)->CTRLD = evSel | evAct | ((evDly != 0) ? TC0_EVDLY_bm : 0);
    12cc:	89 e2       	ldi	r24, 0x29	; 41
    12ce:	83 83       	std	Z+3, r24	; 0x03

//=============================================================================

static inline void TC_EnableClk( void *pTC, uint8_t clkSel )
{
	((TC0_t*)pTC)->CTRLA = clkSel;
    12d0:	98 e0       	ldi	r25, 0x08	; 8
    12d2:	90 83       	st	Z, r25
}
//-----------------------------------------------------------------------------

static inline void TC_WGMode_Normal( void *pTC )
{
	((TC0_t*)pTC)->CTRLB = TC_WGMODE_NORMAL_gc;
    12d4:	e0 e0       	ldi	r30, 0x00	; 0
    12d6:	f9 e0       	ldi	r31, 0x09	; 9
    12d8:	11 82       	std	Z+1, r1	; 0x01
}
//-----------------------------------------------------------------------------

static inline void TC_CfgOvfInt( void *pTC, uint8_t intLevel )
{
	((TC0_t*)pTC)->INTCTRLA = (((TC0_t*)pTC)->INTCTRLA & ~TC0_OVFINTLVL_gm) | intLevel;
    12da:	86 81       	ldd	r24, Z+6	; 0x06
    12dc:	8c 7f       	andi	r24, 0xFC	; 252
    12de:	82 60       	ori	r24, 0x02	; 2
    12e0:	86 83       	std	Z+6, r24	; 0x06
}
//-----------------------------------------------------------------------------

static inline void TC_CfgCCInt( void *pTC, uint8_t CCAIntLevel, uint8_t CCBIntLevel, uint8_t CCCIntLevel, uint8_t CCDIntLevel )
{
	((TC0_t*)pTC)->INTCTRLB = CCAIntLevel | (CCBIntLevel << 2) | (CCCIntLevel << 4) | (CCDIntLevel << 6);
    12e2:	8a e0       	ldi	r24, 0x0A	; 10
    12e4:	87 83       	std	Z+7, r24	; 0x07
}
//-----------------------------------------------------------------------------

static inline void TC_CfgEvents( void *pTC, uint8_t evSel, uint8_t evAct, uint8_t evDly )
{
	((TC0_t*)pTC)->CTRLD = evSel | evAct | ((evDly != 0) ? TC0_EVDLY_bm : 0);
    12e6:	8d e2       	ldi	r24, 0x2D	; 45
    12e8:	83 83       	std	Z+3, r24	; 0x03

//=============================================================================

static inline void TC_EnableClk( void *pTC, uint8_t clkSel )
{
	((TC0_t*)pTC)->CTRLA = clkSel;
    12ea:	90 83       	st	Z, r25
}
//----------------------------------------------------------------------------

static inline void PMIC_MedLvlIntEnable( void )
{
	PMIC.CTRL |= PMIC_MEDLVLEN_bm;
    12ec:	e0 ea       	ldi	r30, 0xA0	; 160
    12ee:	f0 e0       	ldi	r31, 0x00	; 0
    12f0:	82 81       	ldd	r24, Z+2	; 0x02
    12f2:	82 60       	ori	r24, 0x02	; 2
    12f4:	82 83       	std	Z+2, r24	; 0x02

//--------------------------------------------------------------

// Konfiguracja linii Tx interfejsu USART (USARTC0)

	 USART_CfgUsartTxDPin( &USART_PORT, USART_TX_PIN );
    12f6:	68 e0       	ldi	r22, 0x08	; 8
    12f8:	80 e4       	ldi	r24, 0x40	; 64
    12fa:	96 e0       	ldi	r25, 0x06	; 6
    12fc:	0e 94 6b 0e 	call	0x1cd6	; 0x1cd6 <USART_CfgUsartTxDPin>
//--------------------------------------------------------------

// Konfiguracja USART (USARTC0)

	USART_SelectMode( &USART, USART_CMODE_ASYNCHRONOUS_gc );
    1300:	60 e0       	ldi	r22, 0x00	; 0
    1302:	80 ea       	ldi	r24, 0xA0	; 160
    1304:	98 e0       	ldi	r25, 0x08	; 8
    1306:	0e 94 66 0e 	call	0x1ccc	; 0x1ccc <USART_SelectMode>
	USART_CfgUsartParam( &USART, USART_CHARSIZE, USART_STOPBITS, USART_PARITY );
    130a:	25 e4       	ldi	r18, 0x45	; 69
    130c:	41 e0       	ldi	r20, 0x01	; 1
    130e:	68 e0       	ldi	r22, 0x08	; 8
    1310:	80 ea       	ldi	r24, 0xA0	; 160
    1312:	98 e0       	ldi	r25, 0x08	; 8
    1314:	0e 94 72 0e 	call	0x1ce4	; 0x1ce4 <USART_CfgUsartParam>
	USART_SetBaudRate( &USART, 0, USART_BAUDRATE, F_CPU );
    1318:	e1 2c       	mov	r14, r1
    131a:	14 e2       	ldi	r17, 0x24	; 36
    131c:	f1 2e       	mov	r15, r17
    131e:	04 ef       	ldi	r16, 0xF4	; 244
    1320:	10 e0       	ldi	r17, 0x00	; 0
    1322:	20 e0       	ldi	r18, 0x00	; 0
    1324:	3b e4       	ldi	r19, 0x4B	; 75
    1326:	40 e0       	ldi	r20, 0x00	; 0
    1328:	50 e0       	ldi	r21, 0x00	; 0
    132a:	60 e0       	ldi	r22, 0x00	; 0
    132c:	80 ea       	ldi	r24, 0xA0	; 160
    132e:	98 e0       	ldi	r25, 0x08	; 8
    1330:	0e 94 10 10 	call	0x2020	; 0x2020 <USART_SetBaudRate>
}
//----------------------------------------------------------------------------

static inline void USART_TxEnable( USART_t *pUSART )
{
	pUSART->CTRLB |= USART_TXEN_bm;
    1334:	e0 ea       	ldi	r30, 0xA0	; 160
    1336:	f8 e0       	ldi	r31, 0x08	; 8
    1338:	84 81       	ldd	r24, Z+4	; 0x04
    133a:	88 60       	ori	r24, 0x08	; 8
    133c:	84 83       	std	Z+4, r24	; 0x04
	USART_TxEnable( &USART );

//--------------------------------------------------------------

	but0 = 0;
	butPressed = 0;
    133e:	10 92 fc 30 	sts	0x30FC, r1	; 0x8030fc <butPressed>
	loopCnt = LOOP_CNT_READ;
	
	capChActive = 0;
	STLED316_LEDs_Write( capChActive );
    1342:	80 e0       	ldi	r24, 0x00	; 0
    1344:	0e 94 31 01 	call	0x262	; 0x262 <STLED316_LEDs_Write>
    1348:	0f 2e       	mov	r0, r31
    134a:	ff e3       	ldi	r31, 0x3F	; 63
    134c:	ef 2e       	mov	r14, r31
    134e:	fe e2       	ldi	r31, 0x2E	; 46
    1350:	ff 2e       	mov	r15, r31
    1352:	f0 2d       	mov	r31, r0
    1354:	00 e0       	ldi	r16, 0x00	; 0
    1356:	10 e0       	ldi	r17, 0x00	; 0
	dispMode = dispIdx0 = 0;
	lcdX = lcdY = 0;

	for( i = 0; i < CH_N_MAX; i++ )
	{
		meterConst[i] = 3.6E9 / meterConst[i];
    1358:	d7 01       	movw	r26, r14
    135a:	2d 91       	ld	r18, X+
    135c:	3d 91       	ld	r19, X+
    135e:	4d 91       	ld	r20, X+
    1360:	5c 91       	ld	r21, X
    1362:	64 ea       	ldi	r22, 0xA4	; 164
    1364:	73 e9       	ldi	r23, 0x93	; 147
    1366:	86 e5       	ldi	r24, 0x56	; 86
    1368:	9f e4       	ldi	r25, 0x4F	; 79
    136a:	0e 94 6e 10 	call	0x20dc	; 0x20dc <__divsf3>
    136e:	f7 01       	movw	r30, r14
    1370:	61 93       	st	Z+, r22
    1372:	71 93       	st	Z+, r23
    1374:	81 93       	st	Z+, r24
    1376:	91 93       	st	Z+, r25
    1378:	7f 01       	movw	r14, r30
		capCh1[i] = capCh[i];
    137a:	c8 01       	movw	r24, r16
    137c:	88 0f       	add	r24, r24
    137e:	99 1f       	adc	r25, r25
    1380:	88 0f       	add	r24, r24
    1382:	99 1f       	adc	r25, r25
    1384:	88 0f       	add	r24, r24
    1386:	99 1f       	adc	r25, r25
    1388:	a1 e0       	ldi	r26, 0x01	; 1
    138a:	b0 e0       	ldi	r27, 0x00	; 0
    138c:	ac 0f       	add	r26, r28
    138e:	bd 1f       	adc	r27, r29
    1390:	a8 0f       	add	r26, r24
    1392:	b9 1f       	adc	r27, r25
    1394:	fc 01       	movw	r30, r24
    1396:	e3 50       	subi	r30, 0x03	; 3
    1398:	ff 4c       	sbci	r31, 0xCF	; 207
    139a:	88 e0       	ldi	r24, 0x08	; 8
    139c:	01 90       	ld	r0, Z+
    139e:	0d 92       	st	X+, r0
    13a0:	8a 95       	dec	r24
    13a2:	e1 f7       	brne	.-8      	; 0x139c <main+0x21c>
    13a4:	0f 5f       	subi	r16, 0xFF	; 255
    13a6:	1f 4f       	sbci	r17, 0xFF	; 255
	
	capChToSend = 0;
	dispMode = dispIdx0 = 0;
	lcdX = lcdY = 0;

	for( i = 0; i < CH_N_MAX; i++ )
    13a8:	06 30       	cpi	r16, 0x06	; 6
    13aa:	11 05       	cpc	r17, r1
    13ac:	a9 f6       	brne	.-86     	; 0x1358 <main+0x1d8>
    13ae:	0f 2e       	mov	r0, r31
    13b0:	f2 e3       	ldi	r31, 0x32	; 50
    13b2:	ef 2e       	mov	r14, r31
    13b4:	f1 2c       	mov	r15, r1
    13b6:	f0 2d       	mov	r31, r0
    13b8:	71 2c       	mov	r7, r1
    13ba:	61 2c       	mov	r6, r1
    13bc:	6a 96       	adiw	r28, 0x1a	; 26
    13be:	1f ae       	std	Y+63, r1	; 0x3f
    13c0:	6a 97       	sbiw	r28, 0x1a	; 26
    13c2:	65 96       	adiw	r28, 0x15	; 21
    13c4:	1f ae       	std	Y+63, r1	; 0x3f
    13c6:	65 97       	sbiw	r28, 0x15	; 21
    13c8:	d1 2c       	mov	r13, r1
    13ca:	67 96       	adiw	r28, 0x17	; 23
    13cc:	1f ae       	std	Y+63, r1	; 0x3f
    13ce:	67 97       	sbiw	r28, 0x17	; 23
							lcdY = (i - dispIdx0) * 10;
						}
						break;
					}
					lcd_st7565r_GotoTextXY( lcdX, lcdY );
					lcd_st7565r_DrawText( txt, LCD_PIXEL_SET );
    13d0:	9e 01       	movw	r18, r28
    13d2:	2f 5c       	subi	r18, 0xCF	; 207
    13d4:	3f 4f       	sbci	r19, 0xFF	; 255
    13d6:	63 96       	adiw	r28, 0x13	; 19
    13d8:	2e af       	std	Y+62, r18	; 0x3e
    13da:	3f af       	std	Y+63, r19	; 0x3f
    13dc:	63 97       	sbiw	r28, 0x13	; 19
    13de:	62 96       	adiw	r28, 0x12	; 18
    13e0:	3f ad       	ldd	r19, Y+63	; 0x3f
    13e2:	62 97       	sbiw	r28, 0x12	; 18
    13e4:	68 96       	adiw	r28, 0x18	; 24
    13e6:	3f af       	std	Y+63, r19	; 0x3f
    13e8:	68 97       	sbiw	r28, 0x18	; 24
    13ea:	63 96       	adiw	r28, 0x13	; 19
    13ec:	4f ad       	ldd	r20, Y+63	; 0x3f
    13ee:	63 97       	sbiw	r28, 0x13	; 19
    13f0:	69 96       	adiw	r28, 0x19	; 25
    13f2:	4f af       	std	Y+63, r20	; 0x3f
    13f4:	69 97       	sbiw	r28, 0x19	; 25
	}
//--------------------------------------------------------------

	while(1)
	{
		if( butPressed )
    13f6:	80 91 fc 30 	lds	r24, 0x30FC	; 0x8030fc <butPressed>
    13fa:	88 23       	and	r24, r24
    13fc:	09 f4       	brne	.+2      	; 0x1400 <main+0x280>
    13fe:	c7 c3       	rjmp	.+1934   	; 0x1b8e <main+0xa0e>
		{
			but0 = STLED316_Buts_Read( );
    1400:	0e 94 bb 01 	call	0x376	; 0x376 <STLED316_Buts_Read>
    1404:	8c 01       	movw	r16, r24
			butPressed = 0;
    1406:	10 92 fc 30 	sts	0x30FC, r1	; 0x8030fc <butPressed>

			if( (but0 & 0x3F) != 0 )					// zezwolono / zabroniono kana
    140a:	8f 73       	andi	r24, 0x3F	; 63
    140c:	99 27       	eor	r25, r25
    140e:	89 2b       	or	r24, r25
    1410:	21 f1       	breq	.+72     	; 0x145a <main+0x2da>
			{
				capChActive ^= (uint8_t)but0 & 0x3F;
    1412:	80 2f       	mov	r24, r16
    1414:	8f 73       	andi	r24, 0x3F	; 63
    1416:	67 96       	adiw	r28, 0x17	; 23
    1418:	9f ad       	ldd	r25, Y+63	; 0x3f
    141a:	67 97       	sbiw	r28, 0x17	; 23
    141c:	98 27       	eor	r25, r24
    141e:	67 96       	adiw	r28, 0x17	; 23
    1420:	9f af       	std	Y+63, r25	; 0x3f
    1422:	67 97       	sbiw	r28, 0x17	; 23
				if( (capChActive & 0x80) != 0 )
    1424:	99 23       	and	r25, r25
    1426:	cc f4       	brge	.+50     	; 0x145a <main+0x2da>
				{
					mask = (capChActive & 0x0F) << 4;
					TC_DisableCC( &TCC0, ~mask );
    1428:	a0 e1       	ldi	r26, 0x10	; 16
    142a:	9a 9f       	mul	r25, r26
    142c:	c0 01       	movw	r24, r0
    142e:	11 24       	eor	r1, r1
}
//-----------------------------------------------------------------------------

static inline void TC_DisableCC( void *pTC, uint8_t ccMask )
{
	((TC0_t*)pTC)->CTRLB &= ~ccMask;
    1430:	e0 e0       	ldi	r30, 0x00	; 0
    1432:	f8 e0       	ldi	r31, 0x08	; 8
    1434:	21 81       	ldd	r18, Z+1	; 0x01
    1436:	92 2f       	mov	r25, r18
    1438:	98 23       	and	r25, r24
    143a:	91 83       	std	Z+1, r25	; 0x01
}
//-----------------------------------------------------------------------------

static inline void TC_EnableCC( void *pTC, uint8_t ccMask )
{
	((TC0_t*)pTC)->CTRLB |= ccMask;
    143c:	91 81       	ldd	r25, Z+1	; 0x01
    143e:	89 2b       	or	r24, r25
    1440:	81 83       	std	Z+1, r24	; 0x01
}
//-----------------------------------------------------------------------------

static inline void TC_DisableCC( void *pTC, uint8_t ccMask )
{
	((TC0_t*)pTC)->CTRLB &= ~ccMask;
    1442:	e0 e0       	ldi	r30, 0x00	; 0
    1444:	f9 e0       	ldi	r31, 0x09	; 9
    1446:	91 81       	ldd	r25, Z+1	; 0x01
    1448:	67 96       	adiw	r28, 0x17	; 23
    144a:	8f ad       	ldd	r24, Y+63	; 0x3f
    144c:	67 97       	sbiw	r28, 0x17	; 23
    144e:	80 73       	andi	r24, 0x30	; 48
    1450:	98 23       	and	r25, r24
    1452:	91 83       	std	Z+1, r25	; 0x01
}
//-----------------------------------------------------------------------------

static inline void TC_EnableCC( void *pTC, uint8_t ccMask )
{
	((TC0_t*)pTC)->CTRLB |= ccMask;
    1454:	91 81       	ldd	r25, Z+1	; 0x01
    1456:	89 2b       	or	r24, r25
    1458:	81 83       	std	Z+1, r24	; 0x01
					TC_DisableCC( &TCD0, ~mask );
					TC_EnableCC( &TCD0, mask );
				}
			}

			if( (but0 & 0x80) != 0 )
    145a:	07 ff       	sbrs	r16, 7
    145c:	37 c0       	rjmp	.+110    	; 0x14cc <main+0x34c>
			{
				capChActive ^= 0x80;
    145e:	67 96       	adiw	r28, 0x17	; 23
    1460:	bf ad       	ldd	r27, Y+63	; 0x3f
    1462:	67 97       	sbiw	r28, 0x17	; 23
    1464:	b0 58       	subi	r27, 0x80	; 128
    1466:	67 96       	adiw	r28, 0x17	; 23
    1468:	bf af       	std	Y+63, r27	; 0x3f
    146a:	67 97       	sbiw	r28, 0x17	; 23
				if( (capChActive & 0x80) != 0 )
    146c:	bb 23       	and	r27, r27
    146e:	cc f4       	brge	.+50     	; 0x14a2 <main+0x322>
    1470:	e0 e0       	ldi	r30, 0x00	; 0
    1472:	f8 e0       	ldi	r31, 0x08	; 8
    1474:	21 81       	ldd	r18, Z+1	; 0x01
    1476:	30 e1       	ldi	r19, 0x10	; 16
    1478:	b3 9f       	mul	r27, r19
    147a:	c0 01       	movw	r24, r0
    147c:	11 24       	eor	r1, r1
    147e:	82 2b       	or	r24, r18
    1480:	81 83       	std	Z+1, r24	; 0x01
    1482:	e0 e0       	ldi	r30, 0x00	; 0
    1484:	f9 e0       	ldi	r31, 0x09	; 9
    1486:	81 81       	ldd	r24, Z+1	; 0x01
    1488:	9b 2f       	mov	r25, r27
    148a:	90 73       	andi	r25, 0x30	; 48
    148c:	89 2b       	or	r24, r25
    148e:	81 83       	std	Z+1, r24	; 0x01

//=============================================================================

static inline void TC_EnableClk( void *pTC, uint8_t clkSel )
{
	((TC0_t*)pTC)->CTRLA = clkSel;
    1490:	83 e0       	ldi	r24, 0x03	; 3
    1492:	80 93 40 09 	sts	0x0940, r24	; 0x800940 <__TEXT_REGION_LENGTH__+0x700940>
					TC_DisableCC( &TCC0, (TC_CCAEN_bm | TC_CCBEN_bm | TC_CCCEN_bm | TC_CCDEN_bm) );
					TC_DisableCC( &TCD0, (TC_CCAEN_bm | TC_CCBEN_bm) );
				}
			}

			STLED316_LEDs_Write( capChActive );
    1496:	67 96       	adiw	r28, 0x17	; 23
    1498:	8f ad       	ldd	r24, Y+63	; 0x3f
    149a:	67 97       	sbiw	r28, 0x17	; 23
    149c:	0e 94 31 01 	call	0x262	; 0x262 <STLED316_LEDs_Write>
    14a0:	54 c0       	rjmp	.+168    	; 0x154a <main+0x3ca>
}
//-----------------------------------------------------------------------------
static inline void TC_DisableClk( void *pTC )
{
	((TC0_t*)pTC)->CTRLA = TC_CLKSEL_OFF_gc;
    14a2:	10 92 40 09 	sts	0x0940, r1	; 0x800940 <__TEXT_REGION_LENGTH__+0x700940>
}
//-----------------------------------------------------------------------------

static inline void TC_DisableCC( void *pTC, uint8_t ccMask )
{
	((TC0_t*)pTC)->CTRLB &= ~ccMask;
    14a6:	e0 e0       	ldi	r30, 0x00	; 0
    14a8:	f8 e0       	ldi	r31, 0x08	; 8
    14aa:	81 81       	ldd	r24, Z+1	; 0x01
    14ac:	8f 70       	andi	r24, 0x0F	; 15
    14ae:	81 83       	std	Z+1, r24	; 0x01
    14b0:	e0 e0       	ldi	r30, 0x00	; 0
    14b2:	f9 e0       	ldi	r31, 0x09	; 9
    14b4:	81 81       	ldd	r24, Z+1	; 0x01
    14b6:	8f 7c       	andi	r24, 0xCF	; 207
    14b8:	81 83       	std	Z+1, r24	; 0x01
    14ba:	67 96       	adiw	r28, 0x17	; 23
    14bc:	8f ad       	ldd	r24, Y+63	; 0x3f
    14be:	67 97       	sbiw	r28, 0x17	; 23
    14c0:	0e 94 31 01 	call	0x262	; 0x262 <STLED316_LEDs_Write>

			if( (but0 & 0x8000) != 0 && (capChActive & 0x80) == 0 )
    14c4:	11 23       	and	r17, r17
    14c6:	0c f0       	brlt	.+2      	; 0x14ca <main+0x34a>
    14c8:	40 c0       	rjmp	.+128    	; 0x154a <main+0x3ca>
    14ca:	0c c0       	rjmp	.+24     	; 0x14e4 <main+0x364>
					TC_DisableCC( &TCC0, (TC_CCAEN_bm | TC_CCBEN_bm | TC_CCCEN_bm | TC_CCDEN_bm) );
					TC_DisableCC( &TCD0, (TC_CCAEN_bm | TC_CCBEN_bm) );
				}
			}

			STLED316_LEDs_Write( capChActive );
    14cc:	67 96       	adiw	r28, 0x17	; 23
    14ce:	8f ad       	ldd	r24, Y+63	; 0x3f
    14d0:	67 97       	sbiw	r28, 0x17	; 23
    14d2:	0e 94 31 01 	call	0x262	; 0x262 <STLED316_LEDs_Write>

			if( (but0 & 0x8000) != 0 && (capChActive & 0x80) == 0 )
    14d6:	11 23       	and	r17, r17
    14d8:	c4 f5       	brge	.+112    	; 0x154a <main+0x3ca>
    14da:	67 96       	adiw	r28, 0x17	; 23
    14dc:	4f ad       	ldd	r20, Y+63	; 0x3f
    14de:	67 97       	sbiw	r28, 0x17	; 23
    14e0:	44 23       	and	r20, r20
    14e2:	9c f1       	brlt	.+102    	; 0x154a <main+0x3ca>
}
//-----------------------------------------------------------------------------

static inline void TC_ClrCNT( void *pTC )
{
	((TC0_t*)pTC)->CNT = 0;
    14e4:	10 92 20 08 	sts	0x0820, r1	; 0x800820 <__TEXT_REGION_LENGTH__+0x700820>
    14e8:	10 92 21 08 	sts	0x0821, r1	; 0x800821 <__TEXT_REGION_LENGTH__+0x700821>
    14ec:	10 92 20 09 	sts	0x0920, r1	; 0x800920 <__TEXT_REGION_LENGTH__+0x700920>
    14f0:	10 92 21 09 	sts	0x0921, r1	; 0x800921 <__TEXT_REGION_LENGTH__+0x700921>
			{
				TC_ClrCNT( &TCC0 );
				TC_ClrCNT( &TCD0 );
				tcc0Ovf = 0;
    14f4:	10 92 da 30 	sts	0x30DA, r1	; 0x8030da <tcc0Ovf>
    14f8:	10 92 db 30 	sts	0x30DB, r1	; 0x8030db <tcc0Ovf+0x1>
				tcd0Ovf = 0;
    14fc:	10 92 d8 30 	sts	0x30D8, r1	; 0x8030d8 <tcd0Ovf>
    1500:	10 92 d9 30 	sts	0x30D9, r1	; 0x8030d9 <tcd0Ovf+0x1>
    1504:	80 e0       	ldi	r24, 0x00	; 0
    1506:	90 e0       	ldi	r25, 0x00	; 0
				for( i = 0; i < CH_N_MAX; i++ )
				{
					capCh[i].capCnt = 0;
    1508:	dc 01       	movw	r26, r24
    150a:	aa 0f       	add	r26, r26
    150c:	bb 1f       	adc	r27, r27
    150e:	aa 0f       	add	r26, r26
    1510:	bb 1f       	adc	r27, r27
    1512:	aa 0f       	add	r26, r26
    1514:	bb 1f       	adc	r27, r27
    1516:	fd 01       	movw	r30, r26
    1518:	e3 50       	subi	r30, 0x03	; 3
    151a:	ff 4c       	sbci	r31, 0xCF	; 207
    151c:	10 82       	st	Z, r1
    151e:	11 82       	std	Z+1, r1	; 0x01
    1520:	12 82       	std	Z+2, r1	; 0x02
    1522:	13 82       	std	Z+3, r1	; 0x03
					capCh[i].capTime = 0;
    1524:	14 82       	std	Z+4, r1	; 0x04
    1526:	15 82       	std	Z+5, r1	; 0x05
    1528:	16 82       	std	Z+6, r1	; 0x06
    152a:	17 82       	std	Z+7, r1	; 0x07
					capCh1[i] = capCh[i];
    152c:	21 e0       	ldi	r18, 0x01	; 1
    152e:	30 e0       	ldi	r19, 0x00	; 0
    1530:	2c 0f       	add	r18, r28
    1532:	3d 1f       	adc	r19, r29
    1534:	a2 0f       	add	r26, r18
    1536:	b3 1f       	adc	r27, r19
    1538:	28 e0       	ldi	r18, 0x08	; 8
    153a:	01 90       	ld	r0, Z+
    153c:	0d 92       	st	X+, r0
    153e:	2a 95       	dec	r18
    1540:	e1 f7       	brne	.-8      	; 0x153a <main+0x3ba>
    1542:	01 96       	adiw	r24, 0x01	; 1
			{
				TC_ClrCNT( &TCC0 );
				TC_ClrCNT( &TCD0 );
				tcc0Ovf = 0;
				tcd0Ovf = 0;
				for( i = 0; i < CH_N_MAX; i++ )
    1544:	86 30       	cpi	r24, 0x06	; 6
    1546:	91 05       	cpc	r25, r1
    1548:	f9 f6       	brne	.-66     	; 0x1508 <main+0x388>
					capCh[i].capTime = 0;
					capCh1[i] = capCh[i];
				}
			}

			if( (but0 & 0x0100) != 0 )
    154a:	10 ff       	sbrs	r17, 0
    154c:	06 c0       	rjmp	.+12     	; 0x155a <main+0x3da>
			{
				dispMode = 0;
				lcd_st7565r_ClrScr( LCD_PIXEL_CLR );
    154e:	80 e0       	ldi	r24, 0x00	; 0
    1550:	0e 94 29 03 	call	0x652	; 0x652 <lcd_st7565r_ClrScr>
				}
			}

			if( (but0 & 0x0100) != 0 )
			{
				dispMode = 0;
    1554:	65 96       	adiw	r28, 0x15	; 21
    1556:	1f ae       	std	Y+63, r1	; 0x3f
    1558:	65 97       	sbiw	r28, 0x15	; 21
				lcd_st7565r_ClrScr( LCD_PIXEL_CLR );
			}
			
			if( (but0 & 0x0200) != 0 )
    155a:	11 ff       	sbrs	r17, 1
    155c:	07 c0       	rjmp	.+14     	; 0x156c <main+0x3ec>
			{
				dispMode = 1;
				lcd_st7565r_ClrScr( LCD_PIXEL_CLR );
    155e:	80 e0       	ldi	r24, 0x00	; 0
    1560:	0e 94 29 03 	call	0x652	; 0x652 <lcd_st7565r_ClrScr>
				lcd_st7565r_ClrScr( LCD_PIXEL_CLR );
			}
			
			if( (but0 & 0x0200) != 0 )
			{
				dispMode = 1;
    1564:	31 e0       	ldi	r19, 0x01	; 1
    1566:	65 96       	adiw	r28, 0x15	; 21
    1568:	3f af       	std	Y+63, r19	; 0x3f
    156a:	65 97       	sbiw	r28, 0x15	; 21
				lcd_st7565r_ClrScr( LCD_PIXEL_CLR );
			}

			if( (but0 & 0x0400) != 0 )
    156c:	12 ff       	sbrs	r17, 2
    156e:	06 c0       	rjmp	.+12     	; 0x157c <main+0x3fc>
			{
				dispMode = 2;
				lcd_st7565r_ClrScr( LCD_PIXEL_CLR );
    1570:	80 e0       	ldi	r24, 0x00	; 0
    1572:	0e 94 29 03 	call	0x652	; 0x652 <lcd_st7565r_ClrScr>
			}
			
			if( ((but0 & 0x0800) != 0) && (dispMode != 0) )
    1576:	13 fd       	sbrc	r17, 3
    1578:	0a c0       	rjmp	.+20     	; 0x158e <main+0x40e>
    157a:	1d c0       	rjmp	.+58     	; 0x15b6 <main+0x436>
    157c:	13 ff       	sbrs	r17, 3
    157e:	07 c3       	rjmp	.+1550   	; 0x1b8e <main+0xa0e>
    1580:	65 96       	adiw	r28, 0x15	; 21
    1582:	4f ad       	ldd	r20, Y+63	; 0x3f
    1584:	65 97       	sbiw	r28, 0x15	; 21
    1586:	44 23       	and	r20, r20
    1588:	09 f4       	brne	.+2      	; 0x158c <main+0x40c>
    158a:	01 c3       	rjmp	.+1538   	; 0x1b8e <main+0xa0e>
    158c:	04 c0       	rjmp	.+8      	; 0x1596 <main+0x416>
				lcd_st7565r_ClrScr( LCD_PIXEL_CLR );
			}

			if( (but0 & 0x0400) != 0 )
			{
				dispMode = 2;
    158e:	82 e0       	ldi	r24, 0x02	; 2
    1590:	65 96       	adiw	r28, 0x15	; 21
    1592:	8f af       	std	Y+63, r24	; 0x3f
    1594:	65 97       	sbiw	r28, 0x15	; 21
				lcd_st7565r_ClrScr( LCD_PIXEL_CLR );
			}
			
			if( ((but0 & 0x0800) != 0) && (dispMode != 0) )
			{
				dispIdx0 += 3;
    1596:	6a 96       	adiw	r28, 0x1a	; 26
    1598:	9f ad       	ldd	r25, Y+63	; 0x3f
    159a:	6a 97       	sbiw	r28, 0x1a	; 26
    159c:	9d 5f       	subi	r25, 0xFD	; 253
    159e:	6a 96       	adiw	r28, 0x1a	; 26
    15a0:	9f af       	std	Y+63, r25	; 0x3f
    15a2:	6a 97       	sbiw	r28, 0x1a	; 26
				dispIdx0 = (dispIdx0 > 3) ? 0 : dispIdx0;
    15a4:	94 30       	cpi	r25, 0x04	; 4
    15a6:	18 f0       	brcs	.+6      	; 0x15ae <main+0x42e>
    15a8:	6a 96       	adiw	r28, 0x1a	; 26
    15aa:	1f ae       	std	Y+63, r1	; 0x3f
    15ac:	6a 97       	sbiw	r28, 0x1a	; 26
				lcd_st7565r_ClrScr( LCD_PIXEL_CLR );
    15ae:	80 e0       	ldi	r24, 0x00	; 0
    15b0:	0e 94 29 03 	call	0x652	; 0x652 <lcd_st7565r_ClrScr>
    15b4:	ec c2       	rjmp	.+1496   	; 0x1b8e <main+0xa0e>
			}
		}

		if( ++loopCnt >= LOOP_CNT_READ )
    15b6:	af ef       	ldi	r26, 0xFF	; 255
    15b8:	ea 1a       	sub	r14, r26
    15ba:	fa 0a       	sbc	r15, r26
    15bc:	b2 e3       	ldi	r27, 0x32	; 50
    15be:	eb 16       	cp	r14, r27
    15c0:	f1 04       	cpc	r15, r1
    15c2:	0c f4       	brge	.+2      	; 0x15c6 <main+0x446>
    15c4:	ed c2       	rjmp	.+1498   	; 0x1ba0 <main+0xa20>
				lcd_st7565r_ClrScr( LCD_PIXEL_CLR );
			}

			if( (but0 & 0x0400) != 0 )
			{
				dispMode = 2;
    15c6:	e2 e0       	ldi	r30, 0x02	; 2
    15c8:	65 96       	adiw	r28, 0x15	; 21
    15ca:	ef af       	std	Y+63, r30	; 0x3f
    15cc:	65 97       	sbiw	r28, 0x15	; 21
    15ce:	6a 96       	adiw	r28, 0x1a	; 26
    15d0:	df ac       	ldd	r13, Y+63	; 0x3f
    15d2:	6a 97       	sbiw	r28, 0x1a	; 26
    15d4:	dd 0c       	add	r13, r13
    15d6:	d1 94       	neg	r13
    15d8:	8d 2d       	mov	r24, r13
    15da:	88 0f       	add	r24, r24
    15dc:	88 0f       	add	r24, r24
    15de:	9e 01       	movw	r18, r28
    15e0:	2f 5f       	subi	r18, 0xFF	; 255
    15e2:	3f 4f       	sbci	r19, 0xFF	; 255
    15e4:	19 01       	movw	r2, r18
    15e6:	0f 2e       	mov	r0, r31
    15e8:	ff e3       	ldi	r31, 0x3F	; 63
    15ea:	af 2e       	mov	r10, r31
    15ec:	fe e2       	ldi	r31, 0x2E	; 46
    15ee:	bf 2e       	mov	r11, r31
    15f0:	f0 2d       	mov	r31, r0
    15f2:	d8 0e       	add	r13, r24
    15f4:	64 96       	adiw	r28, 0x14	; 20
    15f6:	df ae       	std	Y+63, r13	; 0x3f
    15f8:	64 97       	sbiw	r28, 0x14	; 20
    15fa:	88 24       	eor	r8, r8
    15fc:	83 94       	inc	r8
    15fe:	91 2c       	mov	r9, r1
    1600:	e1 2c       	mov	r14, r1
    1602:	f1 2c       	mov	r15, r1
    1604:	01 e0       	ldi	r16, 0x01	; 1
		if( ++loopCnt >= LOOP_CNT_READ )
		{
			mask = 0x01;
			for( i = 0; i < CH_N_MAX; i++ )
			{
				if( (capChActive & mask) != 0 )
    1606:	67 96       	adiw	r28, 0x17	; 23
    1608:	3f ad       	ldd	r19, Y+63	; 0x3f
    160a:	67 97       	sbiw	r28, 0x17	; 23
    160c:	43 2e       	mov	r4, r19
    160e:	51 2c       	mov	r5, r1
						sprintf( txt, "%d.------ W", (int16_t)(i + 1) );
						lcdX = (i % 2) * 64;
						lcdY = (i / 2) * 10;
						break;
					case 1:
						if( i >= dispIdx0 && i < (dispIdx0 + 3) )
    1610:	6a 96       	adiw	r28, 0x1a	; 26
    1612:	4f ad       	ldd	r20, Y+63	; 0x3f
    1614:	6a 97       	sbiw	r28, 0x1a	; 26
    1616:	c4 2e       	mov	r12, r20
    1618:	d1 2c       	mov	r13, r1
    161a:	c6 01       	movw	r24, r12
    161c:	03 96       	adiw	r24, 0x03	; 3
    161e:	6c 96       	adiw	r28, 0x1c	; 28
    1620:	8e af       	std	Y+62, r24	; 0x3e
    1622:	9f af       	std	Y+63, r25	; 0x3f
    1624:	6c 97       	sbiw	r28, 0x1c	; 28
    1626:	66 96       	adiw	r28, 0x16	; 22
    1628:	ef ae       	std	Y+63, r14	; 0x3f
    162a:	66 97       	sbiw	r28, 0x16	; 22
		if( ++loopCnt >= LOOP_CNT_READ )
		{
			mask = 0x01;
			for( i = 0; i < CH_N_MAX; i++ )
			{
				if( (capChActive & mask) != 0 )
    162c:	00 2e       	mov	r0, r16
    162e:	00 0c       	add	r0, r0
    1630:	11 0b       	sbc	r17, r17
    1632:	c2 01       	movw	r24, r4
    1634:	80 23       	and	r24, r16
    1636:	91 23       	and	r25, r17
    1638:	89 2b       	or	r24, r25
    163a:	09 f4       	brne	.+2      	; 0x163e <main+0x4be>
    163c:	70 c1       	rjmp	.+736    	; 0x191e <main+0x79e>
				{
					if( (capFlag & mask) != 0 )
    163e:	80 91 2d 31 	lds	r24, 0x312D	; 0x80312d <capFlag>
    1642:	90 e0       	ldi	r25, 0x00	; 0
    1644:	80 23       	and	r24, r16
    1646:	91 23       	and	r25, r17
    1648:	89 2b       	or	r24, r25
    164a:	09 f4       	brne	.+2      	; 0x164e <main+0x4ce>
    164c:	fc c1       	rjmp	.+1016   	; 0x1a46 <main+0x8c6>
					{
						switch( dispMode )
    164e:	65 96       	adiw	r28, 0x15	; 21
    1650:	9f ad       	ldd	r25, Y+63	; 0x3f
    1652:	65 97       	sbiw	r28, 0x15	; 21
    1654:	91 30       	cpi	r25, 0x01	; 1
    1656:	09 f4       	brne	.+2      	; 0x165a <main+0x4da>
    1658:	d7 c0       	rjmp	.+430    	; 0x1808 <main+0x688>
    165a:	20 f0       	brcs	.+8      	; 0x1664 <main+0x4e4>
    165c:	92 30       	cpi	r25, 0x02	; 2
    165e:	09 f4       	brne	.+2      	; 0x1662 <main+0x4e2>
    1660:	08 c1       	rjmp	.+528    	; 0x1872 <main+0x6f2>
    1662:	3b c1       	rjmp	.+630    	; 0x18da <main+0x75a>
						{
						case 0:
							dCnt = capCh[i].capCnt - capCh1[i].capCnt;
    1664:	f7 01       	movw	r30, r14
    1666:	ee 0f       	add	r30, r30
    1668:	ff 1f       	adc	r31, r31
    166a:	ee 0f       	add	r30, r30
    166c:	ff 1f       	adc	r31, r31
    166e:	ee 0f       	add	r30, r30
    1670:	ff 1f       	adc	r31, r31
    1672:	e3 50       	subi	r30, 0x03	; 3
    1674:	ff 4c       	sbci	r31, 0xCF	; 207
    1676:	80 81       	ld	r24, Z
    1678:	91 81       	ldd	r25, Z+1	; 0x01
    167a:	a2 81       	ldd	r26, Z+2	; 0x02
    167c:	b3 81       	ldd	r27, Z+3	; 0x03
    167e:	a4 96       	adiw	r28, 0x24	; 36
    1680:	8c af       	std	Y+60, r24	; 0x3c
    1682:	9d af       	std	Y+61, r25	; 0x3d
    1684:	ae af       	std	Y+62, r26	; 0x3e
    1686:	bf af       	std	Y+63, r27	; 0x3f
    1688:	a4 97       	sbiw	r28, 0x24	; 36
							dTime = capCh[i].capTime - capCh1[i].capTime;
    168a:	84 81       	ldd	r24, Z+4	; 0x04
    168c:	95 81       	ldd	r25, Z+5	; 0x05
    168e:	a6 81       	ldd	r26, Z+6	; 0x06
    1690:	b7 81       	ldd	r27, Z+7	; 0x07
    1692:	a0 96       	adiw	r28, 0x20	; 32
    1694:	8c af       	std	Y+60, r24	; 0x3c
    1696:	9d af       	std	Y+61, r25	; 0x3d
    1698:	ae af       	std	Y+62, r26	; 0x3e
    169a:	bf af       	std	Y+63, r27	; 0x3f
    169c:	a0 97       	sbiw	r28, 0x20	; 32
    169e:	d1 01       	movw	r26, r2
    16a0:	14 96       	adiw	r26, 0x04	; 4
    16a2:	4d 91       	ld	r20, X+
    16a4:	5d 91       	ld	r21, X+
    16a6:	6d 91       	ld	r22, X+
    16a8:	7c 91       	ld	r23, X
    16aa:	17 97       	sbiw	r26, 0x07	; 7
    16ac:	a0 96       	adiw	r28, 0x20	; 32
    16ae:	8c ad       	ldd	r24, Y+60	; 0x3c
    16b0:	9d ad       	ldd	r25, Y+61	; 0x3d
    16b2:	ae ad       	ldd	r26, Y+62	; 0x3e
    16b4:	bf ad       	ldd	r27, Y+63	; 0x3f
    16b6:	a0 97       	sbiw	r28, 0x20	; 32
    16b8:	84 1b       	sub	r24, r20
    16ba:	95 0b       	sbc	r25, r21
    16bc:	a6 0b       	sbc	r26, r22
    16be:	b7 0b       	sbc	r27, r23
    16c0:	a0 96       	adiw	r28, 0x20	; 32
    16c2:	8c af       	std	Y+60, r24	; 0x3c
    16c4:	9d af       	std	Y+61, r25	; 0x3d
    16c6:	ae af       	std	Y+62, r26	; 0x3e
    16c8:	bf af       	std	Y+63, r27	; 0x3f
    16ca:	a0 97       	sbiw	r28, 0x20	; 32
							dE = dCnt * meterConst[i];
							if( dTime != 0 )
    16cc:	89 2b       	or	r24, r25
    16ce:	8a 2b       	or	r24, r26
    16d0:	8b 2b       	or	r24, r27
    16d2:	09 f4       	brne	.+2      	; 0x16d6 <main+0x556>
    16d4:	67 c0       	rjmp	.+206    	; 0x17a4 <main+0x624>
							{
								p = dE / dTime;
    16d6:	d1 01       	movw	r26, r2
    16d8:	2d 91       	ld	r18, X+
    16da:	3d 91       	ld	r19, X+
    16dc:	4d 91       	ld	r20, X+
    16de:	5c 91       	ld	r21, X
    16e0:	a4 96       	adiw	r28, 0x24	; 36
    16e2:	6c ad       	ldd	r22, Y+60	; 0x3c
    16e4:	7d ad       	ldd	r23, Y+61	; 0x3d
    16e6:	8e ad       	ldd	r24, Y+62	; 0x3e
    16e8:	9f ad       	ldd	r25, Y+63	; 0x3f
    16ea:	a4 97       	sbiw	r28, 0x24	; 36
    16ec:	62 1b       	sub	r22, r18
    16ee:	73 0b       	sbc	r23, r19
    16f0:	84 0b       	sbc	r24, r20
    16f2:	95 0b       	sbc	r25, r21
    16f4:	0e 94 16 11 	call	0x222c	; 0x222c <__floatunsisf>
    16f8:	f5 01       	movw	r30, r10
    16fa:	20 81       	ld	r18, Z
    16fc:	31 81       	ldd	r19, Z+1	; 0x01
    16fe:	42 81       	ldd	r20, Z+2	; 0x02
    1700:	53 81       	ldd	r21, Z+3	; 0x03
    1702:	0e 94 a4 11 	call	0x2348	; 0x2348 <__mulsf3>
    1706:	a4 96       	adiw	r28, 0x24	; 36
    1708:	6c af       	std	Y+60, r22	; 0x3c
    170a:	7d af       	std	Y+61, r23	; 0x3d
    170c:	8e af       	std	Y+62, r24	; 0x3e
    170e:	9f af       	std	Y+63, r25	; 0x3f
    1710:	a4 97       	sbiw	r28, 0x24	; 36
    1712:	a0 96       	adiw	r28, 0x20	; 32
    1714:	6c ad       	ldd	r22, Y+60	; 0x3c
    1716:	7d ad       	ldd	r23, Y+61	; 0x3d
    1718:	8e ad       	ldd	r24, Y+62	; 0x3e
    171a:	9f ad       	ldd	r25, Y+63	; 0x3f
    171c:	a0 97       	sbiw	r28, 0x20	; 32
    171e:	0e 94 16 11 	call	0x222c	; 0x222c <__floatunsisf>
    1722:	9b 01       	movw	r18, r22
    1724:	ac 01       	movw	r20, r24
    1726:	a4 96       	adiw	r28, 0x24	; 36
    1728:	6c ad       	ldd	r22, Y+60	; 0x3c
    172a:	7d ad       	ldd	r23, Y+61	; 0x3d
    172c:	8e ad       	ldd	r24, Y+62	; 0x3e
    172e:	9f ad       	ldd	r25, Y+63	; 0x3f
    1730:	a4 97       	sbiw	r28, 0x24	; 36
    1732:	0e 94 6e 10 	call	0x20dc	; 0x20dc <__divsf3>
    1736:	a0 96       	adiw	r28, 0x20	; 32
    1738:	6c af       	std	Y+60, r22	; 0x3c
    173a:	7d af       	std	Y+61, r23	; 0x3d
    173c:	8e af       	std	Y+62, r24	; 0x3e
    173e:	9f af       	std	Y+63, r25	; 0x3f
    1740:	a0 97       	sbiw	r28, 0x20	; 32
								sprintf( txt, "%d.%4ld.%1ld W", (int16_t)(i + 1), (int32_t)p, ((int32_t)(p * 10)) % 10 );
    1742:	20 e0       	ldi	r18, 0x00	; 0
    1744:	30 e0       	ldi	r19, 0x00	; 0
    1746:	40 e2       	ldi	r20, 0x20	; 32
    1748:	51 e4       	ldi	r21, 0x41	; 65
    174a:	0e 94 a4 11 	call	0x2348	; 0x2348 <__mulsf3>
    174e:	0e 94 e0 10 	call	0x21c0	; 0x21c0 <__fixsfsi>
    1752:	2a e0       	ldi	r18, 0x0A	; 10
    1754:	30 e0       	ldi	r19, 0x00	; 0
    1756:	40 e0       	ldi	r20, 0x00	; 0
    1758:	50 e0       	ldi	r21, 0x00	; 0
    175a:	0e 94 33 12 	call	0x2466	; 0x2466 <__divmodsi4>
    175e:	9f 93       	push	r25
    1760:	8f 93       	push	r24
    1762:	7f 93       	push	r23
    1764:	6f 93       	push	r22
    1766:	a0 96       	adiw	r28, 0x20	; 32
    1768:	6c ad       	ldd	r22, Y+60	; 0x3c
    176a:	7d ad       	ldd	r23, Y+61	; 0x3d
    176c:	8e ad       	ldd	r24, Y+62	; 0x3e
    176e:	9f ad       	ldd	r25, Y+63	; 0x3f
    1770:	a0 97       	sbiw	r28, 0x20	; 32
    1772:	0e 94 e0 10 	call	0x21c0	; 0x21c0 <__fixsfsi>
    1776:	9f 93       	push	r25
    1778:	8f 93       	push	r24
    177a:	7f 93       	push	r23
    177c:	6f 93       	push	r22
    177e:	9f 92       	push	r9
    1780:	8f 92       	push	r8
    1782:	2e e5       	ldi	r18, 0x5E	; 94
    1784:	3e e2       	ldi	r19, 0x2E	; 46
    1786:	3f 93       	push	r19
    1788:	2f 93       	push	r18
    178a:	63 96       	adiw	r28, 0x13	; 19
    178c:	8f ad       	ldd	r24, Y+63	; 0x3f
    178e:	63 97       	sbiw	r28, 0x13	; 19
    1790:	8f 93       	push	r24
    1792:	62 96       	adiw	r28, 0x12	; 18
    1794:	9f ad       	ldd	r25, Y+63	; 0x3f
    1796:	62 97       	sbiw	r28, 0x12	; 18
    1798:	9f 93       	push	r25
    179a:	0e 94 52 12 	call	0x24a4	; 0x24a4 <sprintf>
    179e:	cd bf       	out	0x3d, r28	; 61
    17a0:	de bf       	out	0x3e, r29	; 62
    17a2:	16 c0       	rjmp	.+44     	; 0x17d0 <main+0x650>
							}
							else
							{
								sprintf( txt, "%d.?????? W", (int16_t)(i + 1) );
    17a4:	9f 92       	push	r9
    17a6:	8f 92       	push	r8
    17a8:	ed e6       	ldi	r30, 0x6D	; 109
    17aa:	fe e2       	ldi	r31, 0x2E	; 46
    17ac:	ff 93       	push	r31
    17ae:	ef 93       	push	r30
    17b0:	63 96       	adiw	r28, 0x13	; 19
    17b2:	3f ad       	ldd	r19, Y+63	; 0x3f
    17b4:	63 97       	sbiw	r28, 0x13	; 19
    17b6:	3f 93       	push	r19
    17b8:	62 96       	adiw	r28, 0x12	; 18
    17ba:	4f ad       	ldd	r20, Y+63	; 0x3f
    17bc:	62 97       	sbiw	r28, 0x12	; 18
    17be:	4f 93       	push	r20
    17c0:	0e 94 52 12 	call	0x24a4	; 0x24a4 <sprintf>
    17c4:	0f 90       	pop	r0
    17c6:	0f 90       	pop	r0
    17c8:	0f 90       	pop	r0
    17ca:	0f 90       	pop	r0
    17cc:	0f 90       	pop	r0
    17ce:	0f 90       	pop	r0
							}
							lcdX = (i % 2) * 64;
    17d0:	66 96       	adiw	r28, 0x16	; 22
    17d2:	8f ad       	ldd	r24, Y+63	; 0x3f
    17d4:	66 97       	sbiw	r28, 0x16	; 22
    17d6:	81 78       	andi	r24, 0x81	; 129
    17d8:	1c f4       	brge	.+6      	; 0x17e0 <main+0x660>
    17da:	81 50       	subi	r24, 0x01	; 1
    17dc:	8e 6f       	ori	r24, 0xFE	; 254
    17de:	8f 5f       	subi	r24, 0xFF	; 255
    17e0:	68 2e       	mov	r6, r24
    17e2:	66 0c       	add	r6, r6
    17e4:	66 0c       	add	r6, r6
    17e6:	66 0c       	add	r6, r6
    17e8:	66 0c       	add	r6, r6
    17ea:	66 0c       	add	r6, r6
    17ec:	66 0c       	add	r6, r6
							lcdY = (i / 2) * 10;
    17ee:	66 96       	adiw	r28, 0x16	; 22
    17f0:	8f ad       	ldd	r24, Y+63	; 0x3f
    17f2:	66 97       	sbiw	r28, 0x16	; 22
    17f4:	88 23       	and	r24, r24
    17f6:	0c f4       	brge	.+2      	; 0x17fa <main+0x67a>
    17f8:	8f 5f       	subi	r24, 0xFF	; 255
    17fa:	8e 7f       	andi	r24, 0xFE	; 254
    17fc:	98 2f       	mov	r25, r24
    17fe:	99 0f       	add	r25, r25
    1800:	99 0f       	add	r25, r25
    1802:	78 2e       	mov	r7, r24
    1804:	79 0e       	add	r7, r25
							break;
    1806:	69 c0       	rjmp	.+210    	; 0x18da <main+0x75a>
						case 1:
							if( i >= dispIdx0 && i < (dispIdx0 + 3) )
    1808:	c7 01       	movw	r24, r14
    180a:	ec 14       	cp	r14, r12
    180c:	fd 04       	cpc	r15, r13
    180e:	5c f1       	brlt	.+86     	; 0x1866 <main+0x6e6>
    1810:	6c 96       	adiw	r28, 0x1c	; 28
    1812:	ae ad       	ldd	r26, Y+62	; 0x3e
    1814:	bf ad       	ldd	r27, Y+63	; 0x3f
    1816:	6c 97       	sbiw	r28, 0x1c	; 28
    1818:	ea 16       	cp	r14, r26
    181a:	fb 06       	cpc	r15, r27
    181c:	24 f5       	brge	.+72     	; 0x1866 <main+0x6e6>
								sprintf( txt, "%d.%10lu ms", (int16_t)(i + 1), capCh[i].capTime );
    181e:	88 0f       	add	r24, r24
    1820:	99 1f       	adc	r25, r25
    1822:	88 0f       	add	r24, r24
    1824:	99 1f       	adc	r25, r25
    1826:	88 0f       	add	r24, r24
    1828:	99 1f       	adc	r25, r25
    182a:	fc 01       	movw	r30, r24
    182c:	e3 50       	subi	r30, 0x03	; 3
    182e:	ff 4c       	sbci	r31, 0xCF	; 207
    1830:	84 81       	ldd	r24, Z+4	; 0x04
    1832:	95 81       	ldd	r25, Z+5	; 0x05
    1834:	a6 81       	ldd	r26, Z+6	; 0x06
    1836:	b7 81       	ldd	r27, Z+7	; 0x07
    1838:	bf 93       	push	r27
    183a:	af 93       	push	r26
    183c:	9f 93       	push	r25
    183e:	8f 93       	push	r24
    1840:	9f 92       	push	r9
    1842:	8f 92       	push	r8
    1844:	e9 e7       	ldi	r30, 0x79	; 121
    1846:	fe e2       	ldi	r31, 0x2E	; 46
    1848:	ff 93       	push	r31
    184a:	ef 93       	push	r30
    184c:	63 96       	adiw	r28, 0x13	; 19
    184e:	3f ad       	ldd	r19, Y+63	; 0x3f
    1850:	63 97       	sbiw	r28, 0x13	; 19
    1852:	3f 93       	push	r19
    1854:	62 96       	adiw	r28, 0x12	; 18
    1856:	4f ad       	ldd	r20, Y+63	; 0x3f
    1858:	62 97       	sbiw	r28, 0x12	; 18
    185a:	4f 93       	push	r20
    185c:	0e 94 52 12 	call	0x24a4	; 0x24a4 <sprintf>
    1860:	cd bf       	out	0x3d, r28	; 61
    1862:	de bf       	out	0x3e, r29	; 62
    1864:	01 c0       	rjmp	.+2      	; 0x1868 <main+0x6e8>
							else
								txt[0] = '\0';
    1866:	19 aa       	std	Y+49, r1	; 0x31
							lcdX = 0;
							lcdY = (i - dispIdx0) * 10;
    1868:	64 96       	adiw	r28, 0x14	; 20
    186a:	7f ac       	ldd	r7, Y+63	; 0x3f
    186c:	64 97       	sbiw	r28, 0x14	; 20
						case 1:
							if( i >= dispIdx0 && i < (dispIdx0 + 3) )
								sprintf( txt, "%d.%10lu ms", (int16_t)(i + 1), capCh[i].capTime );
							else
								txt[0] = '\0';
							lcdX = 0;
    186e:	61 2c       	mov	r6, r1
							lcdY = (i - dispIdx0) * 10;
							break;
    1870:	34 c0       	rjmp	.+104    	; 0x18da <main+0x75a>
						case 2:
							if( i >= dispIdx0 && i < (dispIdx0 + 3) )
    1872:	c7 01       	movw	r24, r14
    1874:	ec 14       	cp	r14, r12
    1876:	fd 04       	cpc	r15, r13
    1878:	5c f1       	brlt	.+86     	; 0x18d0 <main+0x750>
    187a:	6c 96       	adiw	r28, 0x1c	; 28
    187c:	ae ad       	ldd	r26, Y+62	; 0x3e
    187e:	bf ad       	ldd	r27, Y+63	; 0x3f
    1880:	6c 97       	sbiw	r28, 0x1c	; 28
    1882:	ea 16       	cp	r14, r26
    1884:	fb 06       	cpc	r15, r27
    1886:	24 f5       	brge	.+72     	; 0x18d0 <main+0x750>
								sprintf( txt, "%d.%10lu imp", (int16_t)(i + 1), capCh[i].capCnt );
    1888:	88 0f       	add	r24, r24
    188a:	99 1f       	adc	r25, r25
    188c:	88 0f       	add	r24, r24
    188e:	99 1f       	adc	r25, r25
    1890:	88 0f       	add	r24, r24
    1892:	99 1f       	adc	r25, r25
    1894:	fc 01       	movw	r30, r24
    1896:	e3 50       	subi	r30, 0x03	; 3
    1898:	ff 4c       	sbci	r31, 0xCF	; 207
    189a:	80 81       	ld	r24, Z
    189c:	91 81       	ldd	r25, Z+1	; 0x01
    189e:	a2 81       	ldd	r26, Z+2	; 0x02
    18a0:	b3 81       	ldd	r27, Z+3	; 0x03
    18a2:	bf 93       	push	r27
    18a4:	af 93       	push	r26
    18a6:	9f 93       	push	r25
    18a8:	8f 93       	push	r24
    18aa:	9f 92       	push	r9
    18ac:	8f 92       	push	r8
    18ae:	e5 e8       	ldi	r30, 0x85	; 133
    18b0:	fe e2       	ldi	r31, 0x2E	; 46
    18b2:	ff 93       	push	r31
    18b4:	ef 93       	push	r30
    18b6:	63 96       	adiw	r28, 0x13	; 19
    18b8:	3f ad       	ldd	r19, Y+63	; 0x3f
    18ba:	63 97       	sbiw	r28, 0x13	; 19
    18bc:	3f 93       	push	r19
    18be:	62 96       	adiw	r28, 0x12	; 18
    18c0:	4f ad       	ldd	r20, Y+63	; 0x3f
    18c2:	62 97       	sbiw	r28, 0x12	; 18
    18c4:	4f 93       	push	r20
    18c6:	0e 94 52 12 	call	0x24a4	; 0x24a4 <sprintf>
    18ca:	cd bf       	out	0x3d, r28	; 61
    18cc:	de bf       	out	0x3e, r29	; 62
    18ce:	01 c0       	rjmp	.+2      	; 0x18d2 <main+0x752>
							else
								txt[0] = '\0';
    18d0:	19 aa       	std	Y+49, r1	; 0x31
							lcdX = 0;
							lcdY = (i - dispIdx0) * 10;
    18d2:	64 96       	adiw	r28, 0x14	; 20
    18d4:	7f ac       	ldd	r7, Y+63	; 0x3f
    18d6:	64 97       	sbiw	r28, 0x14	; 20
						case 2:
							if( i >= dispIdx0 && i < (dispIdx0 + 3) )
								sprintf( txt, "%d.%10lu imp", (int16_t)(i + 1), capCh[i].capCnt );
							else
								txt[0] = '\0';
							lcdX = 0;
    18d8:	61 2c       	mov	r6, r1
							lcdY = (i - dispIdx0) * 10;
							break;
						}
						lcd_st7565r_GotoTextXY( lcdX, lcdY  );
    18da:	67 2d       	mov	r22, r7
    18dc:	86 2d       	mov	r24, r6
    18de:	0e 94 6e 03 	call	0x6dc	; 0x6dc <lcd_st7565r_GotoTextXY>
						lcd_st7565r_DrawText( txt, LCD_PIXEL_SET );
    18e2:	61 e0       	ldi	r22, 0x01	; 1
    18e4:	68 96       	adiw	r28, 0x18	; 24
    18e6:	8f ad       	ldd	r24, Y+63	; 0x3f
    18e8:	68 97       	sbiw	r28, 0x18	; 24
    18ea:	69 96       	adiw	r28, 0x19	; 25
    18ec:	9f ad       	ldd	r25, Y+63	; 0x3f
    18ee:	69 97       	sbiw	r28, 0x19	; 25
    18f0:	0e 94 9a 04 	call	0x934	; 0x934 <lcd_st7565r_DrawText>

						capCh1[i] = capCh[i];
    18f4:	f7 01       	movw	r30, r14
    18f6:	ee 0f       	add	r30, r30
    18f8:	ff 1f       	adc	r31, r31
    18fa:	ee 0f       	add	r30, r30
    18fc:	ff 1f       	adc	r31, r31
    18fe:	ee 0f       	add	r30, r30
    1900:	ff 1f       	adc	r31, r31
    1902:	a1 e0       	ldi	r26, 0x01	; 1
    1904:	b0 e0       	ldi	r27, 0x00	; 0
    1906:	ac 0f       	add	r26, r28
    1908:	bd 1f       	adc	r27, r29
    190a:	ae 0f       	add	r26, r30
    190c:	bf 1f       	adc	r27, r31
    190e:	e3 50       	subi	r30, 0x03	; 3
    1910:	ff 4c       	sbci	r31, 0xCF	; 207
    1912:	88 e0       	ldi	r24, 0x08	; 8
    1914:	01 90       	ld	r0, Z+
    1916:	0d 92       	st	X+, r0
    1918:	8a 95       	dec	r24
    191a:	e1 f7       	brne	.-8      	; 0x1914 <main+0x794>
    191c:	94 c0       	rjmp	.+296    	; 0x1a46 <main+0x8c6>
					}
				}
				else
				{
					switch( dispMode )
    191e:	65 96       	adiw	r28, 0x15	; 21
    1920:	9f ad       	ldd	r25, Y+63	; 0x3f
    1922:	65 97       	sbiw	r28, 0x15	; 21
    1924:	91 30       	cpi	r25, 0x01	; 1
    1926:	b9 f1       	breq	.+110    	; 0x1996 <main+0x816>
    1928:	20 f0       	brcs	.+8      	; 0x1932 <main+0x7b2>
    192a:	92 30       	cpi	r25, 0x02	; 2
    192c:	09 f4       	brne	.+2      	; 0x1930 <main+0x7b0>
    192e:	5a c0       	rjmp	.+180    	; 0x19e4 <main+0x864>
    1930:	7d c0       	rjmp	.+250    	; 0x1a2c <main+0x8ac>
					{
					case 0:
						sprintf( txt, "%d.------ W", (int16_t)(i + 1) );
    1932:	9f 92       	push	r9
    1934:	8f 92       	push	r8
    1936:	a2 e9       	ldi	r26, 0x92	; 146
    1938:	be e2       	ldi	r27, 0x2E	; 46
    193a:	bf 93       	push	r27
    193c:	af 93       	push	r26
    193e:	63 96       	adiw	r28, 0x13	; 19
    1940:	ff ad       	ldd	r31, Y+63	; 0x3f
    1942:	63 97       	sbiw	r28, 0x13	; 19
    1944:	ff 93       	push	r31
    1946:	62 96       	adiw	r28, 0x12	; 18
    1948:	2f ad       	ldd	r18, Y+63	; 0x3f
    194a:	62 97       	sbiw	r28, 0x12	; 18
    194c:	2f 93       	push	r18
    194e:	0e 94 52 12 	call	0x24a4	; 0x24a4 <sprintf>
						lcdX = (i % 2) * 64;
    1952:	66 96       	adiw	r28, 0x16	; 22
    1954:	8f ad       	ldd	r24, Y+63	; 0x3f
    1956:	66 97       	sbiw	r28, 0x16	; 22
    1958:	81 78       	andi	r24, 0x81	; 129
    195a:	0f 90       	pop	r0
    195c:	0f 90       	pop	r0
    195e:	0f 90       	pop	r0
    1960:	0f 90       	pop	r0
    1962:	0f 90       	pop	r0
    1964:	0f 90       	pop	r0
    1966:	1c f4       	brge	.+6      	; 0x196e <main+0x7ee>
    1968:	81 50       	subi	r24, 0x01	; 1
    196a:	8e 6f       	ori	r24, 0xFE	; 254
    196c:	8f 5f       	subi	r24, 0xFF	; 255
    196e:	68 2e       	mov	r6, r24
    1970:	66 0c       	add	r6, r6
    1972:	66 0c       	add	r6, r6
    1974:	66 0c       	add	r6, r6
    1976:	66 0c       	add	r6, r6
    1978:	66 0c       	add	r6, r6
    197a:	66 0c       	add	r6, r6
						lcdY = (i / 2) * 10;
    197c:	66 96       	adiw	r28, 0x16	; 22
    197e:	8f ad       	ldd	r24, Y+63	; 0x3f
    1980:	66 97       	sbiw	r28, 0x16	; 22
    1982:	88 23       	and	r24, r24
    1984:	0c f4       	brge	.+2      	; 0x1988 <main+0x808>
    1986:	8f 5f       	subi	r24, 0xFF	; 255
    1988:	8e 7f       	andi	r24, 0xFE	; 254
    198a:	98 2f       	mov	r25, r24
    198c:	99 0f       	add	r25, r25
    198e:	99 0f       	add	r25, r25
    1990:	78 2e       	mov	r7, r24
    1992:	79 0e       	add	r7, r25
						break;
    1994:	4b c0       	rjmp	.+150    	; 0x1a2c <main+0x8ac>
					case 1:
						if( i >= dispIdx0 && i < (dispIdx0 + 3) )
    1996:	ec 14       	cp	r14, r12
    1998:	fd 04       	cpc	r15, r13
    199a:	0c f4       	brge	.+2      	; 0x199e <main+0x81e>
    199c:	47 c0       	rjmp	.+142    	; 0x1a2c <main+0x8ac>
    199e:	6c 96       	adiw	r28, 0x1c	; 28
    19a0:	ae ad       	ldd	r26, Y+62	; 0x3e
    19a2:	bf ad       	ldd	r27, Y+63	; 0x3f
    19a4:	6c 97       	sbiw	r28, 0x1c	; 28
    19a6:	ea 16       	cp	r14, r26
    19a8:	fb 06       	cpc	r15, r27
    19aa:	0c f0       	brlt	.+2      	; 0x19ae <main+0x82e>
    19ac:	3f c0       	rjmp	.+126    	; 0x1a2c <main+0x8ac>
						{
							sprintf( txt, "%d.---------- ms", (int16_t)(i + 1) );
    19ae:	9f 92       	push	r9
    19b0:	8f 92       	push	r8
    19b2:	ee e9       	ldi	r30, 0x9E	; 158
    19b4:	fe e2       	ldi	r31, 0x2E	; 46
    19b6:	ff 93       	push	r31
    19b8:	ef 93       	push	r30
    19ba:	63 96       	adiw	r28, 0x13	; 19
    19bc:	3f ad       	ldd	r19, Y+63	; 0x3f
    19be:	63 97       	sbiw	r28, 0x13	; 19
    19c0:	3f 93       	push	r19
    19c2:	62 96       	adiw	r28, 0x12	; 18
    19c4:	4f ad       	ldd	r20, Y+63	; 0x3f
    19c6:	62 97       	sbiw	r28, 0x12	; 18
    19c8:	4f 93       	push	r20
    19ca:	0e 94 52 12 	call	0x24a4	; 0x24a4 <sprintf>
    19ce:	0f 90       	pop	r0
    19d0:	0f 90       	pop	r0
    19d2:	0f 90       	pop	r0
    19d4:	0f 90       	pop	r0
    19d6:	0f 90       	pop	r0
    19d8:	0f 90       	pop	r0
							lcdX = 0;
							lcdY = (i - dispIdx0) * 10;
    19da:	64 96       	adiw	r28, 0x14	; 20
    19dc:	7f ac       	ldd	r7, Y+63	; 0x3f
    19de:	64 97       	sbiw	r28, 0x14	; 20
						break;
					case 1:
						if( i >= dispIdx0 && i < (dispIdx0 + 3) )
						{
							sprintf( txt, "%d.---------- ms", (int16_t)(i + 1) );
							lcdX = 0;
    19e0:	61 2c       	mov	r6, r1
    19e2:	24 c0       	rjmp	.+72     	; 0x1a2c <main+0x8ac>
							lcdY = (i - dispIdx0) * 10;
						}
						break;
					case 2:
						if( i >= dispIdx0 && i < (dispIdx0 + 3) )
    19e4:	ec 14       	cp	r14, r12
    19e6:	fd 04       	cpc	r15, r13
    19e8:	0c f1       	brlt	.+66     	; 0x1a2c <main+0x8ac>
    19ea:	6c 96       	adiw	r28, 0x1c	; 28
    19ec:	ae ad       	ldd	r26, Y+62	; 0x3e
    19ee:	bf ad       	ldd	r27, Y+63	; 0x3f
    19f0:	6c 97       	sbiw	r28, 0x1c	; 28
    19f2:	ea 16       	cp	r14, r26
    19f4:	fb 06       	cpc	r15, r27
    19f6:	d4 f4       	brge	.+52     	; 0x1a2c <main+0x8ac>
						{
							sprintf( txt, "%d.---------- imp", (int16_t)(i + 1) );
    19f8:	9f 92       	push	r9
    19fa:	8f 92       	push	r8
    19fc:	ef ea       	ldi	r30, 0xAF	; 175
    19fe:	fe e2       	ldi	r31, 0x2E	; 46
    1a00:	ff 93       	push	r31
    1a02:	ef 93       	push	r30
    1a04:	63 96       	adiw	r28, 0x13	; 19
    1a06:	3f ad       	ldd	r19, Y+63	; 0x3f
    1a08:	63 97       	sbiw	r28, 0x13	; 19
    1a0a:	3f 93       	push	r19
    1a0c:	62 96       	adiw	r28, 0x12	; 18
    1a0e:	4f ad       	ldd	r20, Y+63	; 0x3f
    1a10:	62 97       	sbiw	r28, 0x12	; 18
    1a12:	4f 93       	push	r20
    1a14:	0e 94 52 12 	call	0x24a4	; 0x24a4 <sprintf>
    1a18:	0f 90       	pop	r0
    1a1a:	0f 90       	pop	r0
    1a1c:	0f 90       	pop	r0
    1a1e:	0f 90       	pop	r0
    1a20:	0f 90       	pop	r0
    1a22:	0f 90       	pop	r0
							lcdX = 0;
							lcdY = (i - dispIdx0) * 10;
    1a24:	64 96       	adiw	r28, 0x14	; 20
    1a26:	7f ac       	ldd	r7, Y+63	; 0x3f
    1a28:	64 97       	sbiw	r28, 0x14	; 20
						break;
					case 2:
						if( i >= dispIdx0 && i < (dispIdx0 + 3) )
						{
							sprintf( txt, "%d.---------- imp", (int16_t)(i + 1) );
							lcdX = 0;
    1a2a:	61 2c       	mov	r6, r1
							lcdY = (i - dispIdx0) * 10;
						}
						break;
					}
					lcd_st7565r_GotoTextXY( lcdX, lcdY );
    1a2c:	67 2d       	mov	r22, r7
    1a2e:	86 2d       	mov	r24, r6
    1a30:	0e 94 6e 03 	call	0x6dc	; 0x6dc <lcd_st7565r_GotoTextXY>
					lcd_st7565r_DrawText( txt, LCD_PIXEL_SET );
    1a34:	61 e0       	ldi	r22, 0x01	; 1
    1a36:	68 96       	adiw	r28, 0x18	; 24
    1a38:	8f ad       	ldd	r24, Y+63	; 0x3f
    1a3a:	68 97       	sbiw	r28, 0x18	; 24
    1a3c:	69 96       	adiw	r28, 0x19	; 25
    1a3e:	9f ad       	ldd	r25, Y+63	; 0x3f
    1a40:	69 97       	sbiw	r28, 0x19	; 25
    1a42:	0e 94 9a 04 	call	0x934	; 0x934 <lcd_st7565r_DrawText>
				}
				mask <<= 1;				
    1a46:	00 0f       	add	r16, r16
    1a48:	8f ef       	ldi	r24, 0xFF	; 255
    1a4a:	e8 1a       	sub	r14, r24
    1a4c:	f8 0a       	sbc	r15, r24
    1a4e:	9f ef       	ldi	r25, 0xFF	; 255
    1a50:	89 1a       	sub	r8, r25
    1a52:	99 0a       	sbc	r9, r25
    1a54:	a8 e0       	ldi	r26, 0x08	; 8
    1a56:	2a 0e       	add	r2, r26
    1a58:	31 1c       	adc	r3, r1
    1a5a:	b4 e0       	ldi	r27, 0x04	; 4
    1a5c:	ab 0e       	add	r10, r27
    1a5e:	b1 1c       	adc	r11, r1
    1a60:	64 96       	adiw	r28, 0x14	; 20
    1a62:	ef ad       	ldd	r30, Y+63	; 0x3f
    1a64:	64 97       	sbiw	r28, 0x14	; 20
    1a66:	e6 5f       	subi	r30, 0xF6	; 246
    1a68:	64 96       	adiw	r28, 0x14	; 20
    1a6a:	ef af       	std	Y+63, r30	; 0x3f
    1a6c:	64 97       	sbiw	r28, 0x14	; 20
		}

		if( ++loopCnt >= LOOP_CNT_READ )
		{
			mask = 0x01;
			for( i = 0; i < CH_N_MAX; i++ )
    1a6e:	f6 e0       	ldi	r31, 0x06	; 6
    1a70:	ef 16       	cp	r14, r31
    1a72:	f1 04       	cpc	r15, r1
    1a74:	09 f0       	breq	.+2      	; 0x1a78 <main+0x8f8>
    1a76:	d7 cd       	rjmp	.-1106   	; 0x1626 <main+0x4a6>
					lcd_st7565r_DrawText( txt, LCD_PIXEL_SET );
				}
				mask <<= 1;				
			}

			capChToSend = capFlag;
    1a78:	d0 90 2d 31 	lds	r13, 0x312D	; 0x80312d <capFlag>
			capFlag = 0;
    1a7c:	10 92 2d 31 	sts	0x312D, r1	; 0x80312d <capFlag>
			loopCnt = 0;
    1a80:	e1 2c       	mov	r14, r1
    1a82:	f1 2c       	mov	r15, r1
    1a84:	91 c0       	rjmp	.+290    	; 0x1ba8 <main+0xa28>
		}

		if( capChToSend != 0 )
    1a86:	dd 20       	and	r13, r13
    1a88:	09 f4       	brne	.+2      	; 0x1a8c <main+0x90c>
    1a8a:	7e c0       	rjmp	.+252    	; 0x1b88 <main+0xa08>
    1a8c:	fe 01       	movw	r30, r28
    1a8e:	31 96       	adiw	r30, 0x01	; 1
						break;
					case 2:
						if( i >= dispIdx0 && i < (dispIdx0 + 3) )
						{
							sprintf( txt, "%d.---------- imp", (int16_t)(i + 1) );
							lcdX = 0;
    1a90:	81 e0       	ldi	r24, 0x01	; 1
    1a92:	1f ef       	ldi	r17, 0xFF	; 255
    1a94:	60 e0       	ldi	r22, 0x00	; 0
		{
			rsIdx = -1; mask = 0x01;

			for( i = 0; i < CH_N_MAX; i++ )
			{	
				if( (capChToSend & mask) != 0 )
    1a96:	4d 2d       	mov	r20, r13
    1a98:	50 e0       	ldi	r21, 0x00	; 0
    1a9a:	76 2d       	mov	r23, r6
    1a9c:	07 2d       	mov	r16, r7
    1a9e:	08 2e       	mov	r0, r24
    1aa0:	00 0c       	add	r0, r0
    1aa2:	99 0b       	sbc	r25, r25
    1aa4:	9a 01       	movw	r18, r20
    1aa6:	28 23       	and	r18, r24
    1aa8:	39 23       	and	r19, r25
    1aaa:	23 2b       	or	r18, r19
    1aac:	e9 f0       	breq	.+58     	; 0x1ae8 <main+0x968>
				{	
					if( rsIdx == -1 )
    1aae:	1f 3f       	cpi	r17, 0xFF	; 255
    1ab0:	d1 f0       	breq	.+52     	; 0x1ae6 <main+0x966>
						rsIdx = i;
					else
						if( capCh1[i].capTime < capCh1[rsIdx].capTime )
    1ab2:	44 80       	ldd	r4, Z+4	; 0x04
    1ab4:	55 80       	ldd	r5, Z+5	; 0x05
    1ab6:	66 80       	ldd	r6, Z+6	; 0x06
    1ab8:	77 80       	ldd	r7, Z+7	; 0x07
    1aba:	a1 e0       	ldi	r26, 0x01	; 1
    1abc:	b0 e0       	ldi	r27, 0x00	; 0
    1abe:	ac 0f       	add	r26, r28
    1ac0:	bd 1f       	adc	r27, r29
    1ac2:	28 e0       	ldi	r18, 0x08	; 8
    1ac4:	12 02       	muls	r17, r18
    1ac6:	a0 0d       	add	r26, r0
    1ac8:	b1 1d       	adc	r27, r1
    1aca:	11 24       	eor	r1, r1
    1acc:	14 96       	adiw	r26, 0x04	; 4
    1ace:	8d 90       	ld	r8, X+
    1ad0:	9d 90       	ld	r9, X+
    1ad2:	ad 90       	ld	r10, X+
    1ad4:	bc 90       	ld	r11, X
    1ad6:	17 97       	sbiw	r26, 0x07	; 7
    1ad8:	48 14       	cp	r4, r8
    1ada:	59 04       	cpc	r5, r9
    1adc:	6a 04       	cpc	r6, r10
    1ade:	7b 04       	cpc	r7, r11
    1ae0:	18 f4       	brcc	.+6      	; 0x1ae8 <main+0x968>
    1ae2:	16 2f       	mov	r17, r22
    1ae4:	01 c0       	rjmp	.+2      	; 0x1ae8 <main+0x968>
    1ae6:	16 2f       	mov	r17, r22
							rsIdx = i;
				}
				mask <<= 1;
    1ae8:	88 0f       	add	r24, r24
    1aea:	6f 5f       	subi	r22, 0xFF	; 255
    1aec:	38 96       	adiw	r30, 0x08	; 8

		if( capChToSend != 0 )
		{
			rsIdx = -1; mask = 0x01;

			for( i = 0; i < CH_N_MAX; i++ )
    1aee:	66 30       	cpi	r22, 0x06	; 6
    1af0:	b1 f6       	brne	.-84     	; 0x1a9e <main+0x91e>
    1af2:	67 2e       	mov	r6, r23
    1af4:	70 2e       	mov	r7, r16
							rsIdx = i;
				}
				mask <<= 1;
			}
			
			sprintf( rsMsg, "%d, %10lu, %10lu\r\n", (int16_t)(rsIdx + 1), capCh1[rsIdx].capCnt, capCh1[rsIdx].capTime );
    1af6:	81 2f       	mov	r24, r17
    1af8:	01 2e       	mov	r0, r17
    1afa:	00 0c       	add	r0, r0
    1afc:	99 0b       	sbc	r25, r25
    1afe:	e1 e0       	ldi	r30, 0x01	; 1
    1b00:	f0 e0       	ldi	r31, 0x00	; 0
    1b02:	ec 0f       	add	r30, r28
    1b04:	fd 1f       	adc	r31, r29
    1b06:	38 e0       	ldi	r19, 0x08	; 8
    1b08:	13 02       	muls	r17, r19
    1b0a:	e0 0d       	add	r30, r0
    1b0c:	f1 1d       	adc	r31, r1
    1b0e:	11 24       	eor	r1, r1
    1b10:	df 01       	movw	r26, r30
    1b12:	14 96       	adiw	r26, 0x04	; 4
    1b14:	13 96       	adiw	r26, 0x03	; 3
    1b16:	2c 91       	ld	r18, X
    1b18:	13 97       	sbiw	r26, 0x03	; 3
    1b1a:	2f 93       	push	r18
    1b1c:	12 96       	adiw	r26, 0x02	; 2
    1b1e:	2c 91       	ld	r18, X
    1b20:	12 97       	sbiw	r26, 0x02	; 2
    1b22:	2f 93       	push	r18
    1b24:	11 96       	adiw	r26, 0x01	; 1
    1b26:	2c 91       	ld	r18, X
    1b28:	2f 93       	push	r18
    1b2a:	24 81       	ldd	r18, Z+4	; 0x04
    1b2c:	2f 93       	push	r18
    1b2e:	23 81       	ldd	r18, Z+3	; 0x03
    1b30:	2f 93       	push	r18
    1b32:	22 81       	ldd	r18, Z+2	; 0x02
    1b34:	2f 93       	push	r18
    1b36:	21 81       	ldd	r18, Z+1	; 0x01
    1b38:	2f 93       	push	r18
    1b3a:	20 81       	ld	r18, Z
    1b3c:	2f 93       	push	r18
    1b3e:	01 96       	adiw	r24, 0x01	; 1
    1b40:	9f 93       	push	r25
    1b42:	8f 93       	push	r24
    1b44:	81 ec       	ldi	r24, 0xC1	; 193
    1b46:	9e e2       	ldi	r25, 0x2E	; 46
    1b48:	9f 93       	push	r25
    1b4a:	8f 93       	push	r24
    1b4c:	8c ed       	ldi	r24, 0xDC	; 220
    1b4e:	90 e3       	ldi	r25, 0x30	; 48
    1b50:	9f 93       	push	r25
    1b52:	8f 93       	push	r24
    1b54:	0e 94 52 12 	call	0x24a4	; 0x24a4 <sprintf>
			USART_WriteTxt( &USART, rsMsg );
    1b58:	6c ed       	ldi	r22, 0xDC	; 220
    1b5a:	70 e3       	ldi	r23, 0x30	; 48
    1b5c:	80 ea       	ldi	r24, 0xA0	; 160
    1b5e:	98 e0       	ldi	r25, 0x08	; 8
    1b60:	0e 94 3f 10 	call	0x207e	; 0x207e <USART_WriteTxt>
			
			capChToSend &= ~( 1 << rsIdx );
    1b64:	81 e0       	ldi	r24, 0x01	; 1
    1b66:	90 e0       	ldi	r25, 0x00	; 0
    1b68:	02 c0       	rjmp	.+4      	; 0x1b6e <main+0x9ee>
    1b6a:	88 0f       	add	r24, r24
    1b6c:	99 1f       	adc	r25, r25
    1b6e:	1a 95       	dec	r17
    1b70:	e2 f7       	brpl	.-8      	; 0x1b6a <main+0x9ea>
    1b72:	80 95       	com	r24
    1b74:	d8 22       	and	r13, r24

			if( capChToSend == 0 )
    1b76:	cd bf       	out	0x3d, r28	; 61
    1b78:	de bf       	out	0x3e, r29	; 62
    1b7a:	31 f4       	brne	.+12     	; 0x1b88 <main+0xa08>
				USART_WriteTxt( &USART, "\r\n" );
    1b7c:	61 ed       	ldi	r22, 0xD1	; 209
    1b7e:	7e e2       	ldi	r23, 0x2E	; 46
    1b80:	80 ea       	ldi	r24, 0xA0	; 160
    1b82:	98 e0       	ldi	r25, 0x08	; 8
    1b84:	0e 94 3f 10 	call	0x207e	; 0x207e <USART_WriteTxt>
		}

//---------------------------

		PIT_Wait( );
    1b88:	0e 94 3e 0e 	call	0x1c7c	; 0x1c7c <PIT_Wait>

	}
    1b8c:	34 cc       	rjmp	.-1944   	; 0x13f6 <main+0x276>
				dispIdx0 = (dispIdx0 > 3) ? 0 : dispIdx0;
				lcd_st7565r_ClrScr( LCD_PIXEL_CLR );
			}
		}

		if( ++loopCnt >= LOOP_CNT_READ )
    1b8e:	ff ef       	ldi	r31, 0xFF	; 255
    1b90:	ef 1a       	sub	r14, r31
    1b92:	ff 0a       	sbc	r15, r31
    1b94:	22 e3       	ldi	r18, 0x32	; 50
    1b96:	e2 16       	cp	r14, r18
    1b98:	f1 04       	cpc	r15, r1
    1b9a:	0c f4       	brge	.+2      	; 0x1b9e <main+0xa1e>
    1b9c:	74 cf       	rjmp	.-280    	; 0x1a86 <main+0x906>
    1b9e:	17 cd       	rjmp	.-1490   	; 0x15ce <main+0x44e>
				lcd_st7565r_ClrScr( LCD_PIXEL_CLR );
			}

			if( (but0 & 0x0400) != 0 )
			{
				dispMode = 2;
    1ba0:	32 e0       	ldi	r19, 0x02	; 2
    1ba2:	65 96       	adiw	r28, 0x15	; 21
    1ba4:	3f af       	std	Y+63, r19	; 0x3f
    1ba6:	65 97       	sbiw	r28, 0x15	; 21
			capChToSend = capFlag;
			capFlag = 0;
			loopCnt = 0;
		}

		if( capChToSend != 0 )
    1ba8:	d1 10       	cpse	r13, r1
    1baa:	70 cf       	rjmp	.-288    	; 0x1a8c <main+0x90c>
    1bac:	ed cf       	rjmp	.-38     	; 0x1b88 <main+0xa08>

00001bae <GPIO_CfgPins>:
#include "gpio/gpio.h"

//----------------------------------------------------------------------------

void GPIO_CfgPins( PORT_t *pPort, uint8_t pinMask, uint8_t pinIOMode, uint8_t pinDirOutput, uint8_t pinInitState, uint8_t pinAttr )
{
    1bae:	ef 92       	push	r14
    1bb0:	0f 93       	push	r16
    1bb2:	fc 01       	movw	r30, r24
	PORTCFG.MPCMASK = pinMask;
    1bb4:	60 93 b0 00 	sts	0x00B0, r22	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7000b0>
	pPort->PIN0CTRL = pinIOMode | pinAttr;
    1bb8:	4e 29       	or	r20, r14
    1bba:	40 8b       	std	Z+16, r20	; 0x10
	
	if( pinDirOutput != 0 )				// output
    1bbc:	22 23       	and	r18, r18
    1bbe:	11 f0       	breq	.+4      	; 0x1bc4 <GPIO_CfgPins+0x16>
		pPort->DIRSET = pinMask;
    1bc0:	61 83       	std	Z+1, r22	; 0x01
    1bc2:	01 c0       	rjmp	.+2      	; 0x1bc6 <GPIO_CfgPins+0x18>
	else								// input
		pPort->DIRCLR = pinMask;
    1bc4:	62 83       	std	Z+2, r22	; 0x02

	if( pinInitState != 0 )
    1bc6:	00 23       	and	r16, r16
    1bc8:	11 f0       	breq	.+4      	; 0x1bce <GPIO_CfgPins+0x20>
		pPort->OUTSET = pinMask;
    1bca:	65 83       	std	Z+5, r22	; 0x05
    1bcc:	01 c0       	rjmp	.+2      	; 0x1bd0 <GPIO_CfgPins+0x22>
	else
		pPort->OUTCLR = pinMask;
    1bce:	66 83       	std	Z+6, r22	; 0x06

}
    1bd0:	0f 91       	pop	r16
    1bd2:	ef 90       	pop	r14
    1bd4:	08 95       	ret

00001bd6 <CLK_SysClkSel>:
//----------------------------------------------------------------------------
*/

void DFLL_RC2M_RefClkSel( uint8_t refClkSel )
{
	OSC.DFLLCTRL = (OSC.DFLLCTRL & ~OSC_RC2MCREF_bm) | refClkSel;
    1bd6:	87 70       	andi	r24, 0x07	; 7
    1bd8:	98 ed       	ldi	r25, 0xD8	; 216
    1bda:	94 bf       	out	0x34, r25	; 52
    1bdc:	80 93 40 00 	sts	0x0040, r24	; 0x800040 <__TEXT_REGION_LENGTH__+0x700040>
    1be0:	08 95       	ret

00001be2 <CLK_PerClkCfg>:
    1be2:	8c 77       	andi	r24, 0x7C	; 124
    1be4:	63 70       	andi	r22, 0x03	; 3
    1be6:	68 2b       	or	r22, r24
    1be8:	88 ed       	ldi	r24, 0xD8	; 216
    1bea:	84 bf       	out	0x34, r24	; 52
    1bec:	60 93 41 00 	sts	0x0041, r22	; 0x800041 <__TEXT_REGION_LENGTH__+0x700041>
    1bf0:	08 95       	ret

00001bf2 <DFLL_RC32M_RefClkSel>:
}
//----------------------------------------------------------------------------

void DFLL_RC32M_RefClkSel( uint8_t refClkSel )
{
	OSC.DFLLCTRL = (OSC.DFLLCTRL & ~OSC_RC32MCREF_gm) | refClkSel;
    1bf2:	e0 e5       	ldi	r30, 0x50	; 80
    1bf4:	f0 e0       	ldi	r31, 0x00	; 0
    1bf6:	96 81       	ldd	r25, Z+6	; 0x06
    1bf8:	99 7f       	andi	r25, 0xF9	; 249
    1bfa:	89 2b       	or	r24, r25
    1bfc:	86 83       	std	Z+6, r24	; 0x06
    1bfe:	08 95       	ret

00001c00 <OSC_TOSC32K_Start>:
}
//----------------------------------------------------------------------------

void OSC_TOSC32K_Start( void )
{
	VBAT.CTRL |= VBAT_ACCEN_bm;
    1c00:	e0 ef       	ldi	r30, 0xF0	; 240
    1c02:	f0 e0       	ldi	r31, 0x00	; 0
    1c04:	80 81       	ld	r24, Z
    1c06:	82 60       	ori	r24, 0x02	; 2
    1c08:	80 83       	st	Z, r24

	CCP = CCP_IOREG_gc;
    1c0a:	88 ed       	ldi	r24, 0xD8	; 216
    1c0c:	84 bf       	out	0x34, r24	; 52
	VBAT.CTRL = VBAT_RESET_bm;
    1c0e:	81 e0       	ldi	r24, 0x01	; 1
    1c10:	80 83       	st	Z, r24
	
	VBAT.CTRL |= VBAT_XOSCFDEN_bm;
    1c12:	80 81       	ld	r24, Z
    1c14:	84 60       	ori	r24, 0x04	; 4
    1c16:	80 83       	st	Z, r24
    1c18:	8f e1       	ldi	r24, 0x1F	; 31
    1c1a:	93 e0       	ldi	r25, 0x03	; 3
    1c1c:	01 97       	sbiw	r24, 0x01	; 1
    1c1e:	f1 f7       	brne	.-4      	; 0x1c1c <OSC_TOSC32K_Start+0x1c>
    1c20:	00 c0       	rjmp	.+0      	; 0x1c22 <OSC_TOSC32K_Start+0x22>
    1c22:	00 00       	nop
	_delay_us( 200 );

	VBAT.CTRL |= VBAT_XOSCEN_bm;
    1c24:	80 81       	ld	r24, Z
    1c26:	88 60       	ori	r24, 0x08	; 8
    1c28:	80 83       	st	Z, r24
	while( (VBAT.STATUS & VBAT_XOSCRDY_bm) == 0 );
    1c2a:	81 81       	ldd	r24, Z+1	; 0x01
    1c2c:	83 ff       	sbrs	r24, 3
    1c2e:	fd cf       	rjmp	.-6      	; 0x1c2a <OSC_TOSC32K_Start+0x2a>
}
    1c30:	08 95       	ret

00001c32 <DFLL_Cfg>:
//----------------------------------------------------------------------------

void DFLL_Cfg( DFLL_t *pDfll, uint16_t ratio )
{
	pDfll->COMP1 = (uint8_t)(ratio & 0x00FF);
    1c32:	fc 01       	movw	r30, r24
    1c34:	65 83       	std	Z+5, r22	; 0x05
	pDfll->COMP2 = (uint8_t)(ratio >> 8);
    1c36:	76 83       	std	Z+6, r23	; 0x06
    1c38:	08 95       	ret

00001c3a <PIT_Cfg>:
	tmp = pit_Tick;
	pit_Tick = 0;
	sei( );

	return tmp;
}
    1c3a:	80 93 31 31 	sts	0x3131, r24	; 0x803131 <pit_ClkSel>
    1c3e:	40 93 30 31 	sts	0x3130, r20	; 0x803130 <pit_IntCntMax>
    1c42:	10 92 2f 31 	sts	0x312F, r1	; 0x80312f <pit_IntCnt>
    1c46:	e0 e0       	ldi	r30, 0x00	; 0
    1c48:	fb e0       	ldi	r31, 0x0B	; 11
    1c4a:	10 82       	st	Z, r1
    1c4c:	11 82       	std	Z+1, r1	; 0x01
    1c4e:	13 82       	std	Z+3, r1	; 0x03
    1c50:	14 82       	std	Z+4, r1	; 0x04
    1c52:	81 e0       	ldi	r24, 0x01	; 1
    1c54:	80 87       	std	Z+8, r24	; 0x08
    1c56:	10 a2       	std	Z+32, r1	; 0x20
    1c58:	11 a2       	std	Z+33, r1	; 0x21
    1c5a:	66 a3       	std	Z+38, r22	; 0x26
    1c5c:	77 a3       	std	Z+39, r23	; 0x27
    1c5e:	66 ab       	std	Z+54, r22	; 0x36
    1c60:	77 ab       	std	Z+55, r23	; 0x37
    1c62:	86 83       	std	Z+6, r24	; 0x06
    1c64:	17 82       	std	Z+7, r1	; 0x07
    1c66:	e0 ea       	ldi	r30, 0xA0	; 160
    1c68:	f0 e0       	ldi	r31, 0x00	; 0
    1c6a:	82 81       	ldd	r24, Z+2	; 0x02
    1c6c:	81 60       	ori	r24, 0x01	; 1
    1c6e:	82 83       	std	Z+2, r24	; 0x02
    1c70:	08 95       	ret

00001c72 <PIT_Start>:
    1c72:	80 91 31 31 	lds	r24, 0x3131	; 0x803131 <pit_ClkSel>
    1c76:	80 93 00 0b 	sts	0x0B00, r24	; 0x800b00 <__TEXT_REGION_LENGTH__+0x700b00>
    1c7a:	08 95       	ret

00001c7c <PIT_Wait>:
    1c7c:	80 91 2e 31 	lds	r24, 0x312E	; 0x80312e <pit_Tick>
    1c80:	88 23       	and	r24, r24
    1c82:	e1 f3       	breq	.-8      	; 0x1c7c <PIT_Wait>
    1c84:	80 91 2e 31 	lds	r24, 0x312E	; 0x80312e <pit_Tick>
    1c88:	81 50       	subi	r24, 0x01	; 1
    1c8a:	80 93 2e 31 	sts	0x312E, r24	; 0x80312e <pit_Tick>
    1c8e:	08 95       	ret

00001c90 <__vector_108>:
//----------------------------------------------------------------------------

ISR( TCF0_OVF_vect )
{
    1c90:	1f 92       	push	r1
    1c92:	0f 92       	push	r0
    1c94:	0f b6       	in	r0, 0x3f	; 63
    1c96:	0f 92       	push	r0
    1c98:	11 24       	eor	r1, r1
    1c9a:	8f 93       	push	r24
    1c9c:	9f 93       	push	r25
	if( ++pit_IntCnt >= pit_IntCntMax )
    1c9e:	80 91 2f 31 	lds	r24, 0x312F	; 0x80312f <pit_IntCnt>
    1ca2:	8f 5f       	subi	r24, 0xFF	; 255
    1ca4:	80 93 2f 31 	sts	0x312F, r24	; 0x80312f <pit_IntCnt>
    1ca8:	90 91 30 31 	lds	r25, 0x3130	; 0x803130 <pit_IntCntMax>
    1cac:	89 17       	cp	r24, r25
    1cae:	38 f0       	brcs	.+14     	; 0x1cbe <__vector_108+0x2e>
	{
		pit_IntCnt = 0;
    1cb0:	10 92 2f 31 	sts	0x312F, r1	; 0x80312f <pit_IntCnt>
		pit_Tick++;
    1cb4:	80 91 2e 31 	lds	r24, 0x312E	; 0x80312e <pit_Tick>
    1cb8:	8f 5f       	subi	r24, 0xFF	; 255
    1cba:	80 93 2e 31 	sts	0x312E, r24	; 0x80312e <pit_Tick>
	}
}
    1cbe:	9f 91       	pop	r25
    1cc0:	8f 91       	pop	r24
    1cc2:	0f 90       	pop	r0
    1cc4:	0f be       	out	0x3f, r0	; 63
    1cc6:	0f 90       	pop	r0
    1cc8:	1f 90       	pop	r1
    1cca:	18 95       	reti

00001ccc <USART_SelectMode>:

void USART_WriteBuf( USART_t *pUSART, uint8_t *buf, uint16_t nBytes )
{
	uint16_t	i;
	
	for( i = 0; i < nBytes; i++ )
    1ccc:	60 7c       	andi	r22, 0xC0	; 192
    1cce:	fc 01       	movw	r30, r24
    1cd0:	65 83       	std	Z+5, r22	; 0x05
    1cd2:	86 2f       	mov	r24, r22
    1cd4:	08 95       	ret

00001cd6 <USART_CfgUsartTxDPin>:
    1cd6:	fc 01       	movw	r30, r24
    1cd8:	60 93 b0 00 	sts	0x00B0, r22	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7000b0>
    1cdc:	10 8a       	std	Z+16, r1	; 0x10
    1cde:	61 83       	std	Z+1, r22	; 0x01
    1ce0:	65 83       	std	Z+5, r22	; 0x05
    1ce2:	08 95       	ret

00001ce4 <USART_CfgUsartParam>:
    1ce4:	fc 01       	movw	r30, r24
    1ce6:	67 30       	cpi	r22, 0x07	; 7
    1ce8:	69 f0       	breq	.+26     	; 0x1d04 <USART_CfgUsartParam+0x20>
    1cea:	28 f4       	brcc	.+10     	; 0x1cf6 <USART_CfgUsartParam+0x12>
    1cec:	65 30       	cpi	r22, 0x05	; 5
    1cee:	81 f0       	breq	.+32     	; 0x1d10 <USART_CfgUsartParam+0x2c>
    1cf0:	66 30       	cpi	r22, 0x06	; 6
    1cf2:	31 f0       	breq	.+12     	; 0x1d00 <USART_CfgUsartParam+0x1c>
    1cf4:	31 c0       	rjmp	.+98     	; 0x1d58 <USART_CfgUsartParam+0x74>
    1cf6:	68 30       	cpi	r22, 0x08	; 8
    1cf8:	39 f0       	breq	.+14     	; 0x1d08 <USART_CfgUsartParam+0x24>
    1cfa:	69 30       	cpi	r22, 0x09	; 9
    1cfc:	39 f0       	breq	.+14     	; 0x1d0c <USART_CfgUsartParam+0x28>
    1cfe:	2c c0       	rjmp	.+88     	; 0x1d58 <USART_CfgUsartParam+0x74>
    1d00:	31 e0       	ldi	r19, 0x01	; 1
    1d02:	07 c0       	rjmp	.+14     	; 0x1d12 <USART_CfgUsartParam+0x2e>
    1d04:	32 e0       	ldi	r19, 0x02	; 2
    1d06:	05 c0       	rjmp	.+10     	; 0x1d12 <USART_CfgUsartParam+0x2e>
    1d08:	33 e0       	ldi	r19, 0x03	; 3
    1d0a:	03 c0       	rjmp	.+6      	; 0x1d12 <USART_CfgUsartParam+0x2e>
    1d0c:	37 e0       	ldi	r19, 0x07	; 7
    1d0e:	01 c0       	rjmp	.+2      	; 0x1d12 <USART_CfgUsartParam+0x2e>
    1d10:	30 e0       	ldi	r19, 0x00	; 0
    1d12:	41 30       	cpi	r20, 0x01	; 1
    1d14:	21 f0       	breq	.+8      	; 0x1d1e <USART_CfgUsartParam+0x3a>
    1d16:	42 30       	cpi	r20, 0x02	; 2
    1d18:	09 f5       	brne	.+66     	; 0x1d5c <USART_CfgUsartParam+0x78>
    1d1a:	88 e0       	ldi	r24, 0x08	; 8
    1d1c:	01 c0       	rjmp	.+2      	; 0x1d20 <USART_CfgUsartParam+0x3c>
    1d1e:	80 e0       	ldi	r24, 0x00	; 0
    1d20:	2f 34       	cpi	r18, 0x4F	; 79
    1d22:	71 f0       	breq	.+28     	; 0x1d40 <USART_CfgUsartParam+0x5c>
    1d24:	28 f4       	brcc	.+10     	; 0x1d30 <USART_CfgUsartParam+0x4c>
    1d26:	25 34       	cpi	r18, 0x45	; 69
    1d28:	49 f0       	breq	.+18     	; 0x1d3c <USART_CfgUsartParam+0x58>
    1d2a:	2e 34       	cpi	r18, 0x4E	; 78
    1d2c:	59 f0       	breq	.+22     	; 0x1d44 <USART_CfgUsartParam+0x60>
    1d2e:	18 c0       	rjmp	.+48     	; 0x1d60 <USART_CfgUsartParam+0x7c>
    1d30:	2e 36       	cpi	r18, 0x6E	; 110
    1d32:	41 f0       	breq	.+16     	; 0x1d44 <USART_CfgUsartParam+0x60>
    1d34:	2f 36       	cpi	r18, 0x6F	; 111
    1d36:	21 f0       	breq	.+8      	; 0x1d40 <USART_CfgUsartParam+0x5c>
    1d38:	25 36       	cpi	r18, 0x65	; 101
    1d3a:	91 f4       	brne	.+36     	; 0x1d60 <USART_CfgUsartParam+0x7c>
    1d3c:	90 e2       	ldi	r25, 0x20	; 32
    1d3e:	03 c0       	rjmp	.+6      	; 0x1d46 <USART_CfgUsartParam+0x62>
    1d40:	90 e3       	ldi	r25, 0x30	; 48
    1d42:	01 c0       	rjmp	.+2      	; 0x1d46 <USART_CfgUsartParam+0x62>
    1d44:	90 e0       	ldi	r25, 0x00	; 0
    1d46:	25 81       	ldd	r18, Z+5	; 0x05
    1d48:	83 2b       	or	r24, r19
    1d4a:	89 2b       	or	r24, r25
    1d4c:	20 7c       	andi	r18, 0xC0	; 192
    1d4e:	98 2f       	mov	r25, r24
    1d50:	92 2b       	or	r25, r18
    1d52:	95 83       	std	Z+5, r25	; 0x05
    1d54:	80 e0       	ldi	r24, 0x00	; 0
    1d56:	08 95       	ret
    1d58:	81 e0       	ldi	r24, 0x01	; 1
    1d5a:	08 95       	ret
    1d5c:	82 e0       	ldi	r24, 0x02	; 2
    1d5e:	08 95       	ret
    1d60:	83 e0       	ldi	r24, 0x03	; 3
    1d62:	08 95       	ret

00001d64 <USART_SetAsyncBaudRate>:
    1d64:	4f 92       	push	r4
    1d66:	5f 92       	push	r5
    1d68:	6f 92       	push	r6
    1d6a:	7f 92       	push	r7
    1d6c:	8f 92       	push	r8
    1d6e:	9f 92       	push	r9
    1d70:	af 92       	push	r10
    1d72:	bf 92       	push	r11
    1d74:	cf 92       	push	r12
    1d76:	df 92       	push	r13
    1d78:	ef 92       	push	r14
    1d7a:	ff 92       	push	r15
    1d7c:	0f 93       	push	r16
    1d7e:	1f 93       	push	r17
    1d80:	cf 93       	push	r28
    1d82:	6c 01       	movw	r12, r24
    1d84:	49 01       	movw	r8, r18
    1d86:	5a 01       	movw	r10, r20
    1d88:	66 23       	and	r22, r22
    1d8a:	29 f0       	breq	.+10     	; 0x1d96 <USART_SetAsyncBaudRate+0x32>
    1d8c:	fc 01       	movw	r30, r24
    1d8e:	84 81       	ldd	r24, Z+4	; 0x04
    1d90:	84 60       	ori	r24, 0x04	; 4
    1d92:	84 83       	std	Z+4, r24	; 0x04
    1d94:	04 c0       	rjmp	.+8      	; 0x1d9e <USART_SetAsyncBaudRate+0x3a>
    1d96:	fc 01       	movw	r30, r24
    1d98:	84 81       	ldd	r24, Z+4	; 0x04
    1d9a:	8b 7f       	andi	r24, 0xFB	; 251
    1d9c:	84 83       	std	Z+4, r24	; 0x04
    1d9e:	f6 01       	movw	r30, r12
    1da0:	84 81       	ldd	r24, Z+4	; 0x04
    1da2:	82 ff       	sbrs	r24, 2
    1da4:	16 c0       	rjmp	.+44     	; 0x1dd2 <USART_SetAsyncBaudRate+0x6e>
    1da6:	d8 01       	movw	r26, r16
    1da8:	c7 01       	movw	r24, r14
    1daa:	68 94       	set
    1dac:	12 f8       	bld	r1, 2
    1dae:	b6 95       	lsr	r27
    1db0:	a7 95       	ror	r26
    1db2:	97 95       	ror	r25
    1db4:	87 95       	ror	r24
    1db6:	16 94       	lsr	r1
    1db8:	d1 f7       	brne	.-12     	; 0x1dae <USART_SetAsyncBaudRate+0x4a>
    1dba:	b8 01       	movw	r22, r16
    1dbc:	a7 01       	movw	r20, r14
    1dbe:	03 2e       	mov	r0, r19
    1dc0:	36 e1       	ldi	r19, 0x16	; 22
    1dc2:	76 95       	lsr	r23
    1dc4:	67 95       	ror	r22
    1dc6:	57 95       	ror	r21
    1dc8:	47 95       	ror	r20
    1dca:	3a 95       	dec	r19
    1dcc:	d1 f7       	brne	.-12     	; 0x1dc2 <USART_SetAsyncBaudRate+0x5e>
    1dce:	30 2d       	mov	r19, r0
    1dd0:	15 c0       	rjmp	.+42     	; 0x1dfc <USART_SetAsyncBaudRate+0x98>
    1dd2:	d8 01       	movw	r26, r16
    1dd4:	c7 01       	movw	r24, r14
    1dd6:	68 94       	set
    1dd8:	13 f8       	bld	r1, 3
    1dda:	b6 95       	lsr	r27
    1ddc:	a7 95       	ror	r26
    1dde:	97 95       	ror	r25
    1de0:	87 95       	ror	r24
    1de2:	16 94       	lsr	r1
    1de4:	d1 f7       	brne	.-12     	; 0x1dda <USART_SetAsyncBaudRate+0x76>
    1de6:	b8 01       	movw	r22, r16
    1de8:	a7 01       	movw	r20, r14
    1dea:	03 2e       	mov	r0, r19
    1dec:	37 e1       	ldi	r19, 0x17	; 23
    1dee:	76 95       	lsr	r23
    1df0:	67 95       	ror	r22
    1df2:	57 95       	ror	r21
    1df4:	47 95       	ror	r20
    1df6:	3a 95       	dec	r19
    1df8:	d1 f7       	brne	.-12     	; 0x1dee <USART_SetAsyncBaudRate+0x8a>
    1dfa:	30 2d       	mov	r19, r0
    1dfc:	88 15       	cp	r24, r8
    1dfe:	99 05       	cpc	r25, r9
    1e00:	aa 05       	cpc	r26, r10
    1e02:	bb 05       	cpc	r27, r11
    1e04:	08 f4       	brcc	.+2      	; 0x1e08 <USART_SetAsyncBaudRate+0xa4>
    1e06:	ac c0       	rjmp	.+344    	; 0x1f60 <USART_SetAsyncBaudRate+0x1fc>
    1e08:	84 16       	cp	r8, r20
    1e0a:	95 06       	cpc	r9, r21
    1e0c:	a6 06       	cpc	r10, r22
    1e0e:	b7 06       	cpc	r11, r23
    1e10:	08 f4       	brcc	.+2      	; 0x1e14 <USART_SetAsyncBaudRate+0xb0>
    1e12:	a8 c0       	rjmp	.+336    	; 0x1f64 <USART_SetAsyncBaudRate+0x200>
    1e14:	f6 01       	movw	r30, r12
    1e16:	84 81       	ldd	r24, Z+4	; 0x04
    1e18:	82 fd       	sbrc	r24, 2
    1e1a:	04 c0       	rjmp	.+8      	; 0x1e24 <USART_SetAsyncBaudRate+0xc0>
    1e1c:	88 0c       	add	r8, r8
    1e1e:	99 1c       	adc	r9, r9
    1e20:	aa 1c       	adc	r10, r10
    1e22:	bb 1c       	adc	r11, r11
    1e24:	c8 01       	movw	r24, r16
    1e26:	b7 01       	movw	r22, r14
    1e28:	a5 01       	movw	r20, r10
    1e2a:	94 01       	movw	r18, r8
    1e2c:	0e 94 11 12 	call	0x2422	; 0x2422 <__udivmodsi4>
    1e30:	2f 3f       	cpi	r18, 0xFF	; 255
    1e32:	31 05       	cpc	r19, r1
    1e34:	41 05       	cpc	r20, r1
    1e36:	51 05       	cpc	r21, r1
    1e38:	08 f4       	brcc	.+2      	; 0x1e3c <USART_SetAsyncBaudRate+0xd8>
    1e3a:	96 c0       	rjmp	.+300    	; 0x1f68 <USART_SetAsyncBaudRate+0x204>
    1e3c:	8f ef       	ldi	r24, 0xFF	; 255
    1e3e:	90 e0       	ldi	r25, 0x00	; 0
    1e40:	a0 e0       	ldi	r26, 0x00	; 0
    1e42:	b0 e0       	ldi	r27, 0x00	; 0
    1e44:	c9 ef       	ldi	r28, 0xF9	; 249
    1e46:	05 c0       	rjmp	.+10     	; 0x1e52 <USART_SetAsyncBaudRate+0xee>
    1e48:	28 17       	cp	r18, r24
    1e4a:	39 07       	cpc	r19, r25
    1e4c:	4a 07       	cpc	r20, r26
    1e4e:	5b 07       	cpc	r21, r27
    1e50:	58 f0       	brcs	.+22     	; 0x1e68 <USART_SetAsyncBaudRate+0x104>
    1e52:	88 0f       	add	r24, r24
    1e54:	99 1f       	adc	r25, r25
    1e56:	aa 1f       	adc	r26, r26
    1e58:	bb 1f       	adc	r27, r27
    1e5a:	cd 3f       	cpi	r28, 0xFD	; 253
    1e5c:	0c f4       	brge	.+2      	; 0x1e60 <USART_SetAsyncBaudRate+0xfc>
    1e5e:	81 60       	ori	r24, 0x01	; 1
    1e60:	cf 5f       	subi	r28, 0xFF	; 255
    1e62:	c7 30       	cpi	r28, 0x07	; 7
    1e64:	89 f7       	brne	.-30     	; 0x1e48 <USART_SetAsyncBaudRate+0xe4>
    1e66:	55 c0       	rjmp	.+170    	; 0x1f12 <USART_SetAsyncBaudRate+0x1ae>
    1e68:	cc 23       	and	r28, r28
    1e6a:	0c f0       	brlt	.+2      	; 0x1e6e <USART_SetAsyncBaudRate+0x10a>
    1e6c:	52 c0       	rjmp	.+164    	; 0x1f12 <USART_SetAsyncBaudRate+0x1ae>
    1e6e:	d5 01       	movw	r26, r10
    1e70:	c4 01       	movw	r24, r8
    1e72:	88 0f       	add	r24, r24
    1e74:	99 1f       	adc	r25, r25
    1e76:	aa 1f       	adc	r26, r26
    1e78:	bb 1f       	adc	r27, r27
    1e7a:	88 0f       	add	r24, r24
    1e7c:	99 1f       	adc	r25, r25
    1e7e:	aa 1f       	adc	r26, r26
    1e80:	bb 1f       	adc	r27, r27
    1e82:	88 0f       	add	r24, r24
    1e84:	99 1f       	adc	r25, r25
    1e86:	aa 1f       	adc	r26, r26
    1e88:	bb 1f       	adc	r27, r27
    1e8a:	27 01       	movw	r4, r14
    1e8c:	38 01       	movw	r6, r16
    1e8e:	48 1a       	sub	r4, r24
    1e90:	59 0a       	sbc	r5, r25
    1e92:	6a 0a       	sbc	r6, r26
    1e94:	7b 0a       	sbc	r7, r27
    1e96:	ce 3f       	cpi	r28, 0xFE	; 254
    1e98:	14 f5       	brge	.+68     	; 0x1ede <USART_SetAsyncBaudRate+0x17a>
    1e9a:	8d ef       	ldi	r24, 0xFD	; 253
    1e9c:	9f ef       	ldi	r25, 0xFF	; 255
    1e9e:	8c 1b       	sub	r24, r28
    1ea0:	91 09       	sbc	r25, r1
    1ea2:	c7 fd       	sbrc	r28, 7
    1ea4:	93 95       	inc	r25
    1ea6:	b3 01       	movw	r22, r6
    1ea8:	a2 01       	movw	r20, r4
    1eaa:	04 c0       	rjmp	.+8      	; 0x1eb4 <USART_SetAsyncBaudRate+0x150>
    1eac:	44 0f       	add	r20, r20
    1eae:	55 1f       	adc	r21, r21
    1eb0:	66 1f       	adc	r22, r22
    1eb2:	77 1f       	adc	r23, r23
    1eb4:	8a 95       	dec	r24
    1eb6:	d2 f7       	brpl	.-12     	; 0x1eac <USART_SetAsyncBaudRate+0x148>
    1eb8:	d5 01       	movw	r26, r10
    1eba:	c4 01       	movw	r24, r8
    1ebc:	b6 95       	lsr	r27
    1ebe:	a7 95       	ror	r26
    1ec0:	97 95       	ror	r25
    1ec2:	87 95       	ror	r24
    1ec4:	8a 01       	movw	r16, r20
    1ec6:	9b 01       	movw	r18, r22
    1ec8:	08 0f       	add	r16, r24
    1eca:	19 1f       	adc	r17, r25
    1ecc:	2a 1f       	adc	r18, r26
    1ece:	3b 1f       	adc	r19, r27
    1ed0:	c9 01       	movw	r24, r18
    1ed2:	b8 01       	movw	r22, r16
    1ed4:	a5 01       	movw	r20, r10
    1ed6:	94 01       	movw	r18, r8
    1ed8:	0e 94 11 12 	call	0x2422	; 0x2422 <__udivmodsi4>
    1edc:	37 c0       	rjmp	.+110    	; 0x1f4c <USART_SetAsyncBaudRate+0x1e8>
    1ede:	83 e0       	ldi	r24, 0x03	; 3
    1ee0:	8c 0f       	add	r24, r28
    1ee2:	a5 01       	movw	r20, r10
    1ee4:	94 01       	movw	r18, r8
    1ee6:	04 c0       	rjmp	.+8      	; 0x1ef0 <USART_SetAsyncBaudRate+0x18c>
    1ee8:	22 0f       	add	r18, r18
    1eea:	33 1f       	adc	r19, r19
    1eec:	44 1f       	adc	r20, r20
    1eee:	55 1f       	adc	r21, r21
    1ef0:	8a 95       	dec	r24
    1ef2:	d2 f7       	brpl	.-12     	; 0x1ee8 <USART_SetAsyncBaudRate+0x184>
    1ef4:	da 01       	movw	r26, r20
    1ef6:	c9 01       	movw	r24, r18
    1ef8:	b6 95       	lsr	r27
    1efa:	a7 95       	ror	r26
    1efc:	97 95       	ror	r25
    1efe:	87 95       	ror	r24
    1f00:	bc 01       	movw	r22, r24
    1f02:	cd 01       	movw	r24, r26
    1f04:	64 0d       	add	r22, r4
    1f06:	75 1d       	adc	r23, r5
    1f08:	86 1d       	adc	r24, r6
    1f0a:	97 1d       	adc	r25, r7
    1f0c:	0e 94 11 12 	call	0x2422	; 0x2422 <__udivmodsi4>
    1f10:	1d c0       	rjmp	.+58     	; 0x1f4c <USART_SetAsyncBaudRate+0x1e8>
    1f12:	83 e0       	ldi	r24, 0x03	; 3
    1f14:	8c 0f       	add	r24, r28
    1f16:	a5 01       	movw	r20, r10
    1f18:	94 01       	movw	r18, r8
    1f1a:	04 c0       	rjmp	.+8      	; 0x1f24 <USART_SetAsyncBaudRate+0x1c0>
    1f1c:	22 0f       	add	r18, r18
    1f1e:	33 1f       	adc	r19, r19
    1f20:	44 1f       	adc	r20, r20
    1f22:	55 1f       	adc	r21, r21
    1f24:	8a 95       	dec	r24
    1f26:	d2 f7       	brpl	.-12     	; 0x1f1c <USART_SetAsyncBaudRate+0x1b8>
    1f28:	da 01       	movw	r26, r20
    1f2a:	c9 01       	movw	r24, r18
    1f2c:	b6 95       	lsr	r27
    1f2e:	a7 95       	ror	r26
    1f30:	97 95       	ror	r25
    1f32:	87 95       	ror	r24
    1f34:	bc 01       	movw	r22, r24
    1f36:	cd 01       	movw	r24, r26
    1f38:	6e 0d       	add	r22, r14
    1f3a:	7f 1d       	adc	r23, r15
    1f3c:	80 1f       	adc	r24, r16
    1f3e:	91 1f       	adc	r25, r17
    1f40:	0e 94 11 12 	call	0x2422	; 0x2422 <__udivmodsi4>
    1f44:	21 50       	subi	r18, 0x01	; 1
    1f46:	31 09       	sbc	r19, r1
    1f48:	41 09       	sbc	r20, r1
    1f4a:	51 09       	sbc	r21, r1
    1f4c:	83 2f       	mov	r24, r19
    1f4e:	8f 70       	andi	r24, 0x0F	; 15
    1f50:	c2 95       	swap	r28
    1f52:	c0 7f       	andi	r28, 0xF0	; 240
    1f54:	c8 2b       	or	r28, r24
    1f56:	f6 01       	movw	r30, r12
    1f58:	c7 83       	std	Z+7, r28	; 0x07
    1f5a:	26 83       	std	Z+6, r18	; 0x06
    1f5c:	80 e0       	ldi	r24, 0x00	; 0
    1f5e:	1a c0       	rjmp	.+52     	; 0x1f94 <USART_SetAsyncBaudRate+0x230>
    1f60:	81 e0       	ldi	r24, 0x01	; 1
    1f62:	18 c0       	rjmp	.+48     	; 0x1f94 <USART_SetAsyncBaudRate+0x230>
    1f64:	81 e0       	ldi	r24, 0x01	; 1
    1f66:	16 c0       	rjmp	.+44     	; 0x1f94 <USART_SetAsyncBaudRate+0x230>
    1f68:	d5 01       	movw	r26, r10
    1f6a:	c4 01       	movw	r24, r8
    1f6c:	88 0f       	add	r24, r24
    1f6e:	99 1f       	adc	r25, r25
    1f70:	aa 1f       	adc	r26, r26
    1f72:	bb 1f       	adc	r27, r27
    1f74:	88 0f       	add	r24, r24
    1f76:	99 1f       	adc	r25, r25
    1f78:	aa 1f       	adc	r26, r26
    1f7a:	bb 1f       	adc	r27, r27
    1f7c:	88 0f       	add	r24, r24
    1f7e:	99 1f       	adc	r25, r25
    1f80:	aa 1f       	adc	r26, r26
    1f82:	bb 1f       	adc	r27, r27
    1f84:	27 01       	movw	r4, r14
    1f86:	38 01       	movw	r6, r16
    1f88:	48 1a       	sub	r4, r24
    1f8a:	59 0a       	sbc	r5, r25
    1f8c:	6a 0a       	sbc	r6, r26
    1f8e:	7b 0a       	sbc	r7, r27
    1f90:	c9 ef       	ldi	r28, 0xF9	; 249
    1f92:	83 cf       	rjmp	.-250    	; 0x1e9a <USART_SetAsyncBaudRate+0x136>
    1f94:	cf 91       	pop	r28
    1f96:	1f 91       	pop	r17
    1f98:	0f 91       	pop	r16
    1f9a:	ff 90       	pop	r15
    1f9c:	ef 90       	pop	r14
    1f9e:	df 90       	pop	r13
    1fa0:	cf 90       	pop	r12
    1fa2:	bf 90       	pop	r11
    1fa4:	af 90       	pop	r10
    1fa6:	9f 90       	pop	r9
    1fa8:	8f 90       	pop	r8
    1faa:	7f 90       	pop	r7
    1fac:	6f 90       	pop	r6
    1fae:	5f 90       	pop	r5
    1fb0:	4f 90       	pop	r4
    1fb2:	08 95       	ret

00001fb4 <USART_SetSyncBaudRate>:
    1fb4:	cf 92       	push	r12
    1fb6:	df 92       	push	r13
    1fb8:	ef 92       	push	r14
    1fba:	ff 92       	push	r15
    1fbc:	0f 93       	push	r16
    1fbe:	1f 93       	push	r17
    1fc0:	cf 93       	push	r28
    1fc2:	df 93       	push	r29
    1fc4:	ec 01       	movw	r28, r24
    1fc6:	8c 81       	ldd	r24, Y+4	; 0x04
    1fc8:	8b 7f       	andi	r24, 0xFB	; 251
    1fca:	8c 83       	std	Y+4, r24	; 0x04
    1fcc:	d9 01       	movw	r26, r18
    1fce:	c8 01       	movw	r24, r16
    1fd0:	b6 95       	lsr	r27
    1fd2:	a7 95       	ror	r26
    1fd4:	97 95       	ror	r25
    1fd6:	87 95       	ror	r24
    1fd8:	48 17       	cp	r20, r24
    1fda:	59 07       	cpc	r21, r25
    1fdc:	6a 07       	cpc	r22, r26
    1fde:	7b 07       	cpc	r23, r27
    1fe0:	78 f4       	brcc	.+30     	; 0x2000 <USART_SetSyncBaudRate+0x4c>
    1fe2:	6a 01       	movw	r12, r20
    1fe4:	7b 01       	movw	r14, r22
    1fe6:	cc 0c       	add	r12, r12
    1fe8:	dd 1c       	adc	r13, r13
    1fea:	ee 1c       	adc	r14, r14
    1fec:	ff 1c       	adc	r15, r15
    1fee:	c9 01       	movw	r24, r18
    1ff0:	b8 01       	movw	r22, r16
    1ff2:	a7 01       	movw	r20, r14
    1ff4:	96 01       	movw	r18, r12
    1ff6:	0e 94 11 12 	call	0x2422	; 0x2422 <__udivmodsi4>
    1ffa:	21 50       	subi	r18, 0x01	; 1
    1ffc:	31 09       	sbc	r19, r1
    1ffe:	02 c0       	rjmp	.+4      	; 0x2004 <USART_SetSyncBaudRate+0x50>
    2000:	20 e0       	ldi	r18, 0x00	; 0
    2002:	30 e0       	ldi	r19, 0x00	; 0
    2004:	83 2f       	mov	r24, r19
    2006:	8f 70       	andi	r24, 0x0F	; 15
    2008:	8f 83       	std	Y+7, r24	; 0x07
    200a:	2e 83       	std	Y+6, r18	; 0x06
    200c:	80 e0       	ldi	r24, 0x00	; 0
    200e:	df 91       	pop	r29
    2010:	cf 91       	pop	r28
    2012:	1f 91       	pop	r17
    2014:	0f 91       	pop	r16
    2016:	ff 90       	pop	r15
    2018:	ef 90       	pop	r14
    201a:	df 90       	pop	r13
    201c:	cf 90       	pop	r12
    201e:	08 95       	ret

00002020 <USART_SetBaudRate>:
    2020:	ef 92       	push	r14
    2022:	ff 92       	push	r15
    2024:	0f 93       	push	r16
    2026:	1f 93       	push	r17
    2028:	fc 01       	movw	r30, r24
    202a:	86 2f       	mov	r24, r22
    202c:	ba 01       	movw	r22, r20
    202e:	a9 01       	movw	r20, r18
    2030:	95 81       	ldd	r25, Z+5	; 0x05
    2032:	90 7c       	andi	r25, 0xC0	; 192
    2034:	90 34       	cpi	r25, 0x40	; 64
    2036:	b9 f0       	breq	.+46     	; 0x2066 <USART_SetBaudRate+0x46>
    2038:	18 f4       	brcc	.+6      	; 0x2040 <USART_SetBaudRate+0x20>
    203a:	99 23       	and	r25, r25
    203c:	31 f0       	breq	.+12     	; 0x204a <USART_SetBaudRate+0x2a>
    203e:	19 c0       	rjmp	.+50     	; 0x2072 <USART_SetBaudRate+0x52>
    2040:	90 38       	cpi	r25, 0x80	; 128
    2042:	51 f0       	breq	.+20     	; 0x2058 <USART_SetBaudRate+0x38>
    2044:	90 3c       	cpi	r25, 0xC0	; 192
    2046:	79 f0       	breq	.+30     	; 0x2066 <USART_SetBaudRate+0x46>
    2048:	14 c0       	rjmp	.+40     	; 0x2072 <USART_SetBaudRate+0x52>
    204a:	9a 01       	movw	r18, r20
    204c:	ab 01       	movw	r20, r22
    204e:	68 2f       	mov	r22, r24
    2050:	cf 01       	movw	r24, r30
    2052:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <USART_SetAsyncBaudRate>
    2056:	0e c0       	rjmp	.+28     	; 0x2074 <USART_SetBaudRate+0x54>
    2058:	9a 01       	movw	r18, r20
    205a:	ab 01       	movw	r20, r22
    205c:	60 e0       	ldi	r22, 0x00	; 0
    205e:	cf 01       	movw	r24, r30
    2060:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <USART_SetAsyncBaudRate>
    2064:	07 c0       	rjmp	.+14     	; 0x2074 <USART_SetBaudRate+0x54>
    2066:	98 01       	movw	r18, r16
    2068:	87 01       	movw	r16, r14
    206a:	cf 01       	movw	r24, r30
    206c:	0e 94 da 0f 	call	0x1fb4	; 0x1fb4 <USART_SetSyncBaudRate>
    2070:	01 c0       	rjmp	.+2      	; 0x2074 <USART_SetBaudRate+0x54>
    2072:	81 e0       	ldi	r24, 0x01	; 1
    2074:	1f 91       	pop	r17
    2076:	0f 91       	pop	r16
    2078:	ff 90       	pop	r15
    207a:	ef 90       	pop	r14
    207c:	08 95       	ret

0000207e <USART_WriteTxt>:
	}
}
//----------------------------------------------------------------------------

void USART_WriteTxt( USART_t *pUSART, char *txt )
{
    207e:	fc 01       	movw	r30, r24
	while( *txt != '\0' )
    2080:	db 01       	movw	r26, r22
    2082:	8c 91       	ld	r24, X
    2084:	88 23       	and	r24, r24
    2086:	41 f0       	breq	.+16     	; 0x2098 <USART_WriteTxt+0x1a>
    2088:	11 96       	adiw	r26, 0x01	; 1
}
//----------------------------------------------------------------------------

static inline uint8_t USART_TxDREmpty( USART_t *pUSART )
{
	return (pUSART->STATUS & USART_DREIF_bm);
    208a:	91 81       	ldd	r25, Z+1	; 0x01
	{
		while( !USART_TxDREmpty( pUSART ) );
    208c:	95 ff       	sbrs	r25, 5
    208e:	fd cf       	rjmp	.-6      	; 0x208a <USART_WriteTxt+0xc>
}
//----------------------------------------------------------------------------

static inline void USART_WriteChar( USART_t *pUSART, uint8_t ch )
{
	pUSART->DATA = ch;
    2090:	80 83       	st	Z, r24
}
//----------------------------------------------------------------------------

void USART_WriteTxt( USART_t *pUSART, char *txt )
{
	while( *txt != '\0' )
    2092:	8d 91       	ld	r24, X+
    2094:	81 11       	cpse	r24, r1
    2096:	f9 cf       	rjmp	.-14     	; 0x208a <USART_WriteTxt+0xc>
    2098:	08 95       	ret

0000209a <USART_CfgSpiSCKPin>:
}

//============================================================================

void USART_CfgSpiSCKPin( PORT_t *port, uint8_t pinMask, uint8_t spiSckMode )
{
    209a:	fc 01       	movw	r30, r24
	uint8_t		cpol = 0;

	if( (spiSckMode == USART_SPI_SCK_MODE_2) || (spiSckMode == USART_SPI_SCK_MODE_3))
    209c:	42 50       	subi	r20, 0x02	; 2
    209e:	42 30       	cpi	r20, 0x02	; 2
    20a0:	10 f4       	brcc	.+4      	; 0x20a6 <USART_CfgSpiSCKPin+0xc>
		cpol = PORT_INVEN_bm;
    20a2:	80 e4       	ldi	r24, 0x40	; 64
    20a4:	01 c0       	rjmp	.+2      	; 0x20a8 <USART_CfgSpiSCKPin+0xe>

//============================================================================

void USART_CfgSpiSCKPin( PORT_t *port, uint8_t pinMask, uint8_t spiSckMode )
{
	uint8_t		cpol = 0;
    20a6:	80 e0       	ldi	r24, 0x00	; 0

	if( (spiSckMode == USART_SPI_SCK_MODE_2) || (spiSckMode == USART_SPI_SCK_MODE_3))
		cpol = PORT_INVEN_bm;

	PORTCFG.MPCMASK	= pinMask;
    20a8:	60 93 b0 00 	sts	0x00B0, r22	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7000b0>
	port->PIN0CTRL = PORT_ISC_BOTHEDGES_gc | PORT_OPC_TOTEM_gc | cpol;
    20ac:	80 8b       	std	Z+16, r24	; 0x10
	port->DIRSET = pinMask;
    20ae:	61 83       	std	Z+1, r22	; 0x01
	port->OUTCLR = pinMask;
    20b0:	66 83       	std	Z+6, r22	; 0x06
    20b2:	08 95       	ret

000020b4 <USART_CfgSpiSSPin>:
}
//----------------------------------------------------------------------------

void USART_CfgSpiSSPin( PORT_t *port, uint8_t pinMask )
{
    20b4:	fc 01       	movw	r30, r24
	PORTCFG.MPCMASK	= pinMask;
    20b6:	60 93 b0 00 	sts	0x00B0, r22	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7000b0>
	port->PIN0CTRL = PORT_ISC_BOTHEDGES_gc | PORT_OPC_TOTEM_gc;
    20ba:	10 8a       	std	Z+16, r1	; 0x10
	port->DIRSET = pinMask;
    20bc:	61 83       	std	Z+1, r22	; 0x01
	port->OUTSET = pinMask;
    20be:	65 83       	std	Z+5, r22	; 0x05
    20c0:	08 95       	ret

000020c2 <USART_CfgSpiParam>:
}
//----------------------------------------------------------------------------

void USART_CfgSpiParam( USART_t *pUSART, uint8_t spiSckMode, uint8_t spiDORD )
{
    20c2:	fc 01       	movw	r30, r24
	uint8_t		cpha = 0;

	if( (spiSckMode == USART_SPI_SCK_MODE_1) || (spiSckMode == USART_SPI_SCK_MODE_3))
    20c4:	6d 7f       	andi	r22, 0xFD	; 253
    20c6:	61 30       	cpi	r22, 0x01	; 1
    20c8:	11 f4       	brne	.+4      	; 0x20ce <USART_CfgSpiParam+0xc>
		cpha = USART_UCPHA_bm;
    20ca:	92 e0       	ldi	r25, 0x02	; 2
    20cc:	01 c0       	rjmp	.+2      	; 0x20d0 <USART_CfgSpiParam+0xe>
}
//----------------------------------------------------------------------------

void USART_CfgSpiParam( USART_t *pUSART, uint8_t spiSckMode, uint8_t spiDORD )
{
	uint8_t		cpha = 0;
    20ce:	90 e0       	ldi	r25, 0x00	; 0

	if( (spiSckMode == USART_SPI_SCK_MODE_1) || (spiSckMode == USART_SPI_SCK_MODE_3))
		cpha = USART_UCPHA_bm;

	pUSART->CTRLC = (pUSART->CTRLC & ~(USART_UDORD_bm | USART_UCPHA_bm)) | spiDORD | cpha;
    20d0:	25 81       	ldd	r18, Z+5	; 0x05
    20d2:	29 7f       	andi	r18, 0xF9	; 249
    20d4:	42 2b       	or	r20, r18
    20d6:	49 2b       	or	r20, r25
    20d8:	45 83       	std	Z+5, r20	; 0x05
    20da:	08 95       	ret

000020dc <__divsf3>:
    20dc:	0e 94 82 10 	call	0x2104	; 0x2104 <__divsf3x>
    20e0:	0c 94 6a 11 	jmp	0x22d4	; 0x22d4 <__fp_round>
    20e4:	0e 94 63 11 	call	0x22c6	; 0x22c6 <__fp_pscB>
    20e8:	58 f0       	brcs	.+22     	; 0x2100 <__divsf3+0x24>
    20ea:	0e 94 5c 11 	call	0x22b8	; 0x22b8 <__fp_pscA>
    20ee:	40 f0       	brcs	.+16     	; 0x2100 <__divsf3+0x24>
    20f0:	29 f4       	brne	.+10     	; 0x20fc <__divsf3+0x20>
    20f2:	5f 3f       	cpi	r21, 0xFF	; 255
    20f4:	29 f0       	breq	.+10     	; 0x2100 <__divsf3+0x24>
    20f6:	0c 94 53 11 	jmp	0x22a6	; 0x22a6 <__fp_inf>
    20fa:	51 11       	cpse	r21, r1
    20fc:	0c 94 9e 11 	jmp	0x233c	; 0x233c <__fp_szero>
    2100:	0c 94 59 11 	jmp	0x22b2	; 0x22b2 <__fp_nan>

00002104 <__divsf3x>:
    2104:	0e 94 7b 11 	call	0x22f6	; 0x22f6 <__fp_split3>
    2108:	68 f3       	brcs	.-38     	; 0x20e4 <__divsf3+0x8>

0000210a <__divsf3_pse>:
    210a:	99 23       	and	r25, r25
    210c:	b1 f3       	breq	.-20     	; 0x20fa <__divsf3+0x1e>
    210e:	55 23       	and	r21, r21
    2110:	91 f3       	breq	.-28     	; 0x20f6 <__divsf3+0x1a>
    2112:	95 1b       	sub	r25, r21
    2114:	55 0b       	sbc	r21, r21
    2116:	bb 27       	eor	r27, r27
    2118:	aa 27       	eor	r26, r26
    211a:	62 17       	cp	r22, r18
    211c:	73 07       	cpc	r23, r19
    211e:	84 07       	cpc	r24, r20
    2120:	38 f0       	brcs	.+14     	; 0x2130 <__divsf3_pse+0x26>
    2122:	9f 5f       	subi	r25, 0xFF	; 255
    2124:	5f 4f       	sbci	r21, 0xFF	; 255
    2126:	22 0f       	add	r18, r18
    2128:	33 1f       	adc	r19, r19
    212a:	44 1f       	adc	r20, r20
    212c:	aa 1f       	adc	r26, r26
    212e:	a9 f3       	breq	.-22     	; 0x211a <__divsf3_pse+0x10>
    2130:	35 d0       	rcall	.+106    	; 0x219c <__divsf3_pse+0x92>
    2132:	0e 2e       	mov	r0, r30
    2134:	3a f0       	brmi	.+14     	; 0x2144 <__divsf3_pse+0x3a>
    2136:	e0 e8       	ldi	r30, 0x80	; 128
    2138:	32 d0       	rcall	.+100    	; 0x219e <__divsf3_pse+0x94>
    213a:	91 50       	subi	r25, 0x01	; 1
    213c:	50 40       	sbci	r21, 0x00	; 0
    213e:	e6 95       	lsr	r30
    2140:	00 1c       	adc	r0, r0
    2142:	ca f7       	brpl	.-14     	; 0x2136 <__divsf3_pse+0x2c>
    2144:	2b d0       	rcall	.+86     	; 0x219c <__divsf3_pse+0x92>
    2146:	fe 2f       	mov	r31, r30
    2148:	29 d0       	rcall	.+82     	; 0x219c <__divsf3_pse+0x92>
    214a:	66 0f       	add	r22, r22
    214c:	77 1f       	adc	r23, r23
    214e:	88 1f       	adc	r24, r24
    2150:	bb 1f       	adc	r27, r27
    2152:	26 17       	cp	r18, r22
    2154:	37 07       	cpc	r19, r23
    2156:	48 07       	cpc	r20, r24
    2158:	ab 07       	cpc	r26, r27
    215a:	b0 e8       	ldi	r27, 0x80	; 128
    215c:	09 f0       	breq	.+2      	; 0x2160 <__divsf3_pse+0x56>
    215e:	bb 0b       	sbc	r27, r27
    2160:	80 2d       	mov	r24, r0
    2162:	bf 01       	movw	r22, r30
    2164:	ff 27       	eor	r31, r31
    2166:	93 58       	subi	r25, 0x83	; 131
    2168:	5f 4f       	sbci	r21, 0xFF	; 255
    216a:	3a f0       	brmi	.+14     	; 0x217a <__divsf3_pse+0x70>
    216c:	9e 3f       	cpi	r25, 0xFE	; 254
    216e:	51 05       	cpc	r21, r1
    2170:	78 f0       	brcs	.+30     	; 0x2190 <__divsf3_pse+0x86>
    2172:	0c 94 53 11 	jmp	0x22a6	; 0x22a6 <__fp_inf>
    2176:	0c 94 9e 11 	jmp	0x233c	; 0x233c <__fp_szero>
    217a:	5f 3f       	cpi	r21, 0xFF	; 255
    217c:	e4 f3       	brlt	.-8      	; 0x2176 <__divsf3_pse+0x6c>
    217e:	98 3e       	cpi	r25, 0xE8	; 232
    2180:	d4 f3       	brlt	.-12     	; 0x2176 <__divsf3_pse+0x6c>
    2182:	86 95       	lsr	r24
    2184:	77 95       	ror	r23
    2186:	67 95       	ror	r22
    2188:	b7 95       	ror	r27
    218a:	f7 95       	ror	r31
    218c:	9f 5f       	subi	r25, 0xFF	; 255
    218e:	c9 f7       	brne	.-14     	; 0x2182 <__divsf3_pse+0x78>
    2190:	88 0f       	add	r24, r24
    2192:	91 1d       	adc	r25, r1
    2194:	96 95       	lsr	r25
    2196:	87 95       	ror	r24
    2198:	97 f9       	bld	r25, 7
    219a:	08 95       	ret
    219c:	e1 e0       	ldi	r30, 0x01	; 1
    219e:	66 0f       	add	r22, r22
    21a0:	77 1f       	adc	r23, r23
    21a2:	88 1f       	adc	r24, r24
    21a4:	bb 1f       	adc	r27, r27
    21a6:	62 17       	cp	r22, r18
    21a8:	73 07       	cpc	r23, r19
    21aa:	84 07       	cpc	r24, r20
    21ac:	ba 07       	cpc	r27, r26
    21ae:	20 f0       	brcs	.+8      	; 0x21b8 <__divsf3_pse+0xae>
    21b0:	62 1b       	sub	r22, r18
    21b2:	73 0b       	sbc	r23, r19
    21b4:	84 0b       	sbc	r24, r20
    21b6:	ba 0b       	sbc	r27, r26
    21b8:	ee 1f       	adc	r30, r30
    21ba:	88 f7       	brcc	.-30     	; 0x219e <__divsf3_pse+0x94>
    21bc:	e0 95       	com	r30
    21be:	08 95       	ret

000021c0 <__fixsfsi>:
    21c0:	0e 94 e7 10 	call	0x21ce	; 0x21ce <__fixunssfsi>
    21c4:	68 94       	set
    21c6:	b1 11       	cpse	r27, r1
    21c8:	0c 94 9e 11 	jmp	0x233c	; 0x233c <__fp_szero>
    21cc:	08 95       	ret

000021ce <__fixunssfsi>:
    21ce:	0e 94 83 11 	call	0x2306	; 0x2306 <__fp_splitA>
    21d2:	88 f0       	brcs	.+34     	; 0x21f6 <__fixunssfsi+0x28>
    21d4:	9f 57       	subi	r25, 0x7F	; 127
    21d6:	98 f0       	brcs	.+38     	; 0x21fe <__fixunssfsi+0x30>
    21d8:	b9 2f       	mov	r27, r25
    21da:	99 27       	eor	r25, r25
    21dc:	b7 51       	subi	r27, 0x17	; 23
    21de:	b0 f0       	brcs	.+44     	; 0x220c <__fixunssfsi+0x3e>
    21e0:	e1 f0       	breq	.+56     	; 0x221a <__fixunssfsi+0x4c>
    21e2:	66 0f       	add	r22, r22
    21e4:	77 1f       	adc	r23, r23
    21e6:	88 1f       	adc	r24, r24
    21e8:	99 1f       	adc	r25, r25
    21ea:	1a f0       	brmi	.+6      	; 0x21f2 <__fixunssfsi+0x24>
    21ec:	ba 95       	dec	r27
    21ee:	c9 f7       	brne	.-14     	; 0x21e2 <__fixunssfsi+0x14>
    21f0:	14 c0       	rjmp	.+40     	; 0x221a <__fixunssfsi+0x4c>
    21f2:	b1 30       	cpi	r27, 0x01	; 1
    21f4:	91 f0       	breq	.+36     	; 0x221a <__fixunssfsi+0x4c>
    21f6:	0e 94 9d 11 	call	0x233a	; 0x233a <__fp_zero>
    21fa:	b1 e0       	ldi	r27, 0x01	; 1
    21fc:	08 95       	ret
    21fe:	0c 94 9d 11 	jmp	0x233a	; 0x233a <__fp_zero>
    2202:	67 2f       	mov	r22, r23
    2204:	78 2f       	mov	r23, r24
    2206:	88 27       	eor	r24, r24
    2208:	b8 5f       	subi	r27, 0xF8	; 248
    220a:	39 f0       	breq	.+14     	; 0x221a <__fixunssfsi+0x4c>
    220c:	b9 3f       	cpi	r27, 0xF9	; 249
    220e:	cc f3       	brlt	.-14     	; 0x2202 <__fixunssfsi+0x34>
    2210:	86 95       	lsr	r24
    2212:	77 95       	ror	r23
    2214:	67 95       	ror	r22
    2216:	b3 95       	inc	r27
    2218:	d9 f7       	brne	.-10     	; 0x2210 <__fixunssfsi+0x42>
    221a:	3e f4       	brtc	.+14     	; 0x222a <__fixunssfsi+0x5c>
    221c:	90 95       	com	r25
    221e:	80 95       	com	r24
    2220:	70 95       	com	r23
    2222:	61 95       	neg	r22
    2224:	7f 4f       	sbci	r23, 0xFF	; 255
    2226:	8f 4f       	sbci	r24, 0xFF	; 255
    2228:	9f 4f       	sbci	r25, 0xFF	; 255
    222a:	08 95       	ret

0000222c <__floatunsisf>:
    222c:	e8 94       	clt
    222e:	09 c0       	rjmp	.+18     	; 0x2242 <__floatsisf+0x12>

00002230 <__floatsisf>:
    2230:	97 fb       	bst	r25, 7
    2232:	3e f4       	brtc	.+14     	; 0x2242 <__floatsisf+0x12>
    2234:	90 95       	com	r25
    2236:	80 95       	com	r24
    2238:	70 95       	com	r23
    223a:	61 95       	neg	r22
    223c:	7f 4f       	sbci	r23, 0xFF	; 255
    223e:	8f 4f       	sbci	r24, 0xFF	; 255
    2240:	9f 4f       	sbci	r25, 0xFF	; 255
    2242:	99 23       	and	r25, r25
    2244:	a9 f0       	breq	.+42     	; 0x2270 <__floatsisf+0x40>
    2246:	f9 2f       	mov	r31, r25
    2248:	96 e9       	ldi	r25, 0x96	; 150
    224a:	bb 27       	eor	r27, r27
    224c:	93 95       	inc	r25
    224e:	f6 95       	lsr	r31
    2250:	87 95       	ror	r24
    2252:	77 95       	ror	r23
    2254:	67 95       	ror	r22
    2256:	b7 95       	ror	r27
    2258:	f1 11       	cpse	r31, r1
    225a:	f8 cf       	rjmp	.-16     	; 0x224c <__floatsisf+0x1c>
    225c:	fa f4       	brpl	.+62     	; 0x229c <__floatsisf+0x6c>
    225e:	bb 0f       	add	r27, r27
    2260:	11 f4       	brne	.+4      	; 0x2266 <__floatsisf+0x36>
    2262:	60 ff       	sbrs	r22, 0
    2264:	1b c0       	rjmp	.+54     	; 0x229c <__floatsisf+0x6c>
    2266:	6f 5f       	subi	r22, 0xFF	; 255
    2268:	7f 4f       	sbci	r23, 0xFF	; 255
    226a:	8f 4f       	sbci	r24, 0xFF	; 255
    226c:	9f 4f       	sbci	r25, 0xFF	; 255
    226e:	16 c0       	rjmp	.+44     	; 0x229c <__floatsisf+0x6c>
    2270:	88 23       	and	r24, r24
    2272:	11 f0       	breq	.+4      	; 0x2278 <__floatsisf+0x48>
    2274:	96 e9       	ldi	r25, 0x96	; 150
    2276:	11 c0       	rjmp	.+34     	; 0x229a <__floatsisf+0x6a>
    2278:	77 23       	and	r23, r23
    227a:	21 f0       	breq	.+8      	; 0x2284 <__floatsisf+0x54>
    227c:	9e e8       	ldi	r25, 0x8E	; 142
    227e:	87 2f       	mov	r24, r23
    2280:	76 2f       	mov	r23, r22
    2282:	05 c0       	rjmp	.+10     	; 0x228e <__floatsisf+0x5e>
    2284:	66 23       	and	r22, r22
    2286:	71 f0       	breq	.+28     	; 0x22a4 <__floatsisf+0x74>
    2288:	96 e8       	ldi	r25, 0x86	; 134
    228a:	86 2f       	mov	r24, r22
    228c:	70 e0       	ldi	r23, 0x00	; 0
    228e:	60 e0       	ldi	r22, 0x00	; 0
    2290:	2a f0       	brmi	.+10     	; 0x229c <__floatsisf+0x6c>
    2292:	9a 95       	dec	r25
    2294:	66 0f       	add	r22, r22
    2296:	77 1f       	adc	r23, r23
    2298:	88 1f       	adc	r24, r24
    229a:	da f7       	brpl	.-10     	; 0x2292 <__floatsisf+0x62>
    229c:	88 0f       	add	r24, r24
    229e:	96 95       	lsr	r25
    22a0:	87 95       	ror	r24
    22a2:	97 f9       	bld	r25, 7
    22a4:	08 95       	ret

000022a6 <__fp_inf>:
    22a6:	97 f9       	bld	r25, 7
    22a8:	9f 67       	ori	r25, 0x7F	; 127
    22aa:	80 e8       	ldi	r24, 0x80	; 128
    22ac:	70 e0       	ldi	r23, 0x00	; 0
    22ae:	60 e0       	ldi	r22, 0x00	; 0
    22b0:	08 95       	ret

000022b2 <__fp_nan>:
    22b2:	9f ef       	ldi	r25, 0xFF	; 255
    22b4:	80 ec       	ldi	r24, 0xC0	; 192
    22b6:	08 95       	ret

000022b8 <__fp_pscA>:
    22b8:	00 24       	eor	r0, r0
    22ba:	0a 94       	dec	r0
    22bc:	16 16       	cp	r1, r22
    22be:	17 06       	cpc	r1, r23
    22c0:	18 06       	cpc	r1, r24
    22c2:	09 06       	cpc	r0, r25
    22c4:	08 95       	ret

000022c6 <__fp_pscB>:
    22c6:	00 24       	eor	r0, r0
    22c8:	0a 94       	dec	r0
    22ca:	12 16       	cp	r1, r18
    22cc:	13 06       	cpc	r1, r19
    22ce:	14 06       	cpc	r1, r20
    22d0:	05 06       	cpc	r0, r21
    22d2:	08 95       	ret

000022d4 <__fp_round>:
    22d4:	09 2e       	mov	r0, r25
    22d6:	03 94       	inc	r0
    22d8:	00 0c       	add	r0, r0
    22da:	11 f4       	brne	.+4      	; 0x22e0 <__fp_round+0xc>
    22dc:	88 23       	and	r24, r24
    22de:	52 f0       	brmi	.+20     	; 0x22f4 <__fp_round+0x20>
    22e0:	bb 0f       	add	r27, r27
    22e2:	40 f4       	brcc	.+16     	; 0x22f4 <__fp_round+0x20>
    22e4:	bf 2b       	or	r27, r31
    22e6:	11 f4       	brne	.+4      	; 0x22ec <__fp_round+0x18>
    22e8:	60 ff       	sbrs	r22, 0
    22ea:	04 c0       	rjmp	.+8      	; 0x22f4 <__fp_round+0x20>
    22ec:	6f 5f       	subi	r22, 0xFF	; 255
    22ee:	7f 4f       	sbci	r23, 0xFF	; 255
    22f0:	8f 4f       	sbci	r24, 0xFF	; 255
    22f2:	9f 4f       	sbci	r25, 0xFF	; 255
    22f4:	08 95       	ret

000022f6 <__fp_split3>:
    22f6:	57 fd       	sbrc	r21, 7
    22f8:	90 58       	subi	r25, 0x80	; 128
    22fa:	44 0f       	add	r20, r20
    22fc:	55 1f       	adc	r21, r21
    22fe:	59 f0       	breq	.+22     	; 0x2316 <__fp_splitA+0x10>
    2300:	5f 3f       	cpi	r21, 0xFF	; 255
    2302:	71 f0       	breq	.+28     	; 0x2320 <__fp_splitA+0x1a>
    2304:	47 95       	ror	r20

00002306 <__fp_splitA>:
    2306:	88 0f       	add	r24, r24
    2308:	97 fb       	bst	r25, 7
    230a:	99 1f       	adc	r25, r25
    230c:	61 f0       	breq	.+24     	; 0x2326 <__fp_splitA+0x20>
    230e:	9f 3f       	cpi	r25, 0xFF	; 255
    2310:	79 f0       	breq	.+30     	; 0x2330 <__fp_splitA+0x2a>
    2312:	87 95       	ror	r24
    2314:	08 95       	ret
    2316:	12 16       	cp	r1, r18
    2318:	13 06       	cpc	r1, r19
    231a:	14 06       	cpc	r1, r20
    231c:	55 1f       	adc	r21, r21
    231e:	f2 cf       	rjmp	.-28     	; 0x2304 <__fp_split3+0xe>
    2320:	46 95       	lsr	r20
    2322:	f1 df       	rcall	.-30     	; 0x2306 <__fp_splitA>
    2324:	08 c0       	rjmp	.+16     	; 0x2336 <__fp_splitA+0x30>
    2326:	16 16       	cp	r1, r22
    2328:	17 06       	cpc	r1, r23
    232a:	18 06       	cpc	r1, r24
    232c:	99 1f       	adc	r25, r25
    232e:	f1 cf       	rjmp	.-30     	; 0x2312 <__fp_splitA+0xc>
    2330:	86 95       	lsr	r24
    2332:	71 05       	cpc	r23, r1
    2334:	61 05       	cpc	r22, r1
    2336:	08 94       	sec
    2338:	08 95       	ret

0000233a <__fp_zero>:
    233a:	e8 94       	clt

0000233c <__fp_szero>:
    233c:	bb 27       	eor	r27, r27
    233e:	66 27       	eor	r22, r22
    2340:	77 27       	eor	r23, r23
    2342:	cb 01       	movw	r24, r22
    2344:	97 f9       	bld	r25, 7
    2346:	08 95       	ret

00002348 <__mulsf3>:
    2348:	0e 94 b7 11 	call	0x236e	; 0x236e <__mulsf3x>
    234c:	0c 94 6a 11 	jmp	0x22d4	; 0x22d4 <__fp_round>
    2350:	0e 94 5c 11 	call	0x22b8	; 0x22b8 <__fp_pscA>
    2354:	38 f0       	brcs	.+14     	; 0x2364 <__mulsf3+0x1c>
    2356:	0e 94 63 11 	call	0x22c6	; 0x22c6 <__fp_pscB>
    235a:	20 f0       	brcs	.+8      	; 0x2364 <__mulsf3+0x1c>
    235c:	95 23       	and	r25, r21
    235e:	11 f0       	breq	.+4      	; 0x2364 <__mulsf3+0x1c>
    2360:	0c 94 53 11 	jmp	0x22a6	; 0x22a6 <__fp_inf>
    2364:	0c 94 59 11 	jmp	0x22b2	; 0x22b2 <__fp_nan>
    2368:	11 24       	eor	r1, r1
    236a:	0c 94 9e 11 	jmp	0x233c	; 0x233c <__fp_szero>

0000236e <__mulsf3x>:
    236e:	0e 94 7b 11 	call	0x22f6	; 0x22f6 <__fp_split3>
    2372:	70 f3       	brcs	.-36     	; 0x2350 <__mulsf3+0x8>

00002374 <__mulsf3_pse>:
    2374:	95 9f       	mul	r25, r21
    2376:	c1 f3       	breq	.-16     	; 0x2368 <__mulsf3+0x20>
    2378:	95 0f       	add	r25, r21
    237a:	50 e0       	ldi	r21, 0x00	; 0
    237c:	55 1f       	adc	r21, r21
    237e:	62 9f       	mul	r22, r18
    2380:	f0 01       	movw	r30, r0
    2382:	72 9f       	mul	r23, r18
    2384:	bb 27       	eor	r27, r27
    2386:	f0 0d       	add	r31, r0
    2388:	b1 1d       	adc	r27, r1
    238a:	63 9f       	mul	r22, r19
    238c:	aa 27       	eor	r26, r26
    238e:	f0 0d       	add	r31, r0
    2390:	b1 1d       	adc	r27, r1
    2392:	aa 1f       	adc	r26, r26
    2394:	64 9f       	mul	r22, r20
    2396:	66 27       	eor	r22, r22
    2398:	b0 0d       	add	r27, r0
    239a:	a1 1d       	adc	r26, r1
    239c:	66 1f       	adc	r22, r22
    239e:	82 9f       	mul	r24, r18
    23a0:	22 27       	eor	r18, r18
    23a2:	b0 0d       	add	r27, r0
    23a4:	a1 1d       	adc	r26, r1
    23a6:	62 1f       	adc	r22, r18
    23a8:	73 9f       	mul	r23, r19
    23aa:	b0 0d       	add	r27, r0
    23ac:	a1 1d       	adc	r26, r1
    23ae:	62 1f       	adc	r22, r18
    23b0:	83 9f       	mul	r24, r19
    23b2:	a0 0d       	add	r26, r0
    23b4:	61 1d       	adc	r22, r1
    23b6:	22 1f       	adc	r18, r18
    23b8:	74 9f       	mul	r23, r20
    23ba:	33 27       	eor	r19, r19
    23bc:	a0 0d       	add	r26, r0
    23be:	61 1d       	adc	r22, r1
    23c0:	23 1f       	adc	r18, r19
    23c2:	84 9f       	mul	r24, r20
    23c4:	60 0d       	add	r22, r0
    23c6:	21 1d       	adc	r18, r1
    23c8:	82 2f       	mov	r24, r18
    23ca:	76 2f       	mov	r23, r22
    23cc:	6a 2f       	mov	r22, r26
    23ce:	11 24       	eor	r1, r1
    23d0:	9f 57       	subi	r25, 0x7F	; 127
    23d2:	50 40       	sbci	r21, 0x00	; 0
    23d4:	9a f0       	brmi	.+38     	; 0x23fc <__mulsf3_pse+0x88>
    23d6:	f1 f0       	breq	.+60     	; 0x2414 <__mulsf3_pse+0xa0>
    23d8:	88 23       	and	r24, r24
    23da:	4a f0       	brmi	.+18     	; 0x23ee <__mulsf3_pse+0x7a>
    23dc:	ee 0f       	add	r30, r30
    23de:	ff 1f       	adc	r31, r31
    23e0:	bb 1f       	adc	r27, r27
    23e2:	66 1f       	adc	r22, r22
    23e4:	77 1f       	adc	r23, r23
    23e6:	88 1f       	adc	r24, r24
    23e8:	91 50       	subi	r25, 0x01	; 1
    23ea:	50 40       	sbci	r21, 0x00	; 0
    23ec:	a9 f7       	brne	.-22     	; 0x23d8 <__mulsf3_pse+0x64>
    23ee:	9e 3f       	cpi	r25, 0xFE	; 254
    23f0:	51 05       	cpc	r21, r1
    23f2:	80 f0       	brcs	.+32     	; 0x2414 <__mulsf3_pse+0xa0>
    23f4:	0c 94 53 11 	jmp	0x22a6	; 0x22a6 <__fp_inf>
    23f8:	0c 94 9e 11 	jmp	0x233c	; 0x233c <__fp_szero>
    23fc:	5f 3f       	cpi	r21, 0xFF	; 255
    23fe:	e4 f3       	brlt	.-8      	; 0x23f8 <__mulsf3_pse+0x84>
    2400:	98 3e       	cpi	r25, 0xE8	; 232
    2402:	d4 f3       	brlt	.-12     	; 0x23f8 <__mulsf3_pse+0x84>
    2404:	86 95       	lsr	r24
    2406:	77 95       	ror	r23
    2408:	67 95       	ror	r22
    240a:	b7 95       	ror	r27
    240c:	f7 95       	ror	r31
    240e:	e7 95       	ror	r30
    2410:	9f 5f       	subi	r25, 0xFF	; 255
    2412:	c1 f7       	brne	.-16     	; 0x2404 <__mulsf3_pse+0x90>
    2414:	fe 2b       	or	r31, r30
    2416:	88 0f       	add	r24, r24
    2418:	91 1d       	adc	r25, r1
    241a:	96 95       	lsr	r25
    241c:	87 95       	ror	r24
    241e:	97 f9       	bld	r25, 7
    2420:	08 95       	ret

00002422 <__udivmodsi4>:
    2422:	a1 e2       	ldi	r26, 0x21	; 33
    2424:	1a 2e       	mov	r1, r26
    2426:	aa 1b       	sub	r26, r26
    2428:	bb 1b       	sub	r27, r27
    242a:	fd 01       	movw	r30, r26
    242c:	0d c0       	rjmp	.+26     	; 0x2448 <__udivmodsi4_ep>

0000242e <__udivmodsi4_loop>:
    242e:	aa 1f       	adc	r26, r26
    2430:	bb 1f       	adc	r27, r27
    2432:	ee 1f       	adc	r30, r30
    2434:	ff 1f       	adc	r31, r31
    2436:	a2 17       	cp	r26, r18
    2438:	b3 07       	cpc	r27, r19
    243a:	e4 07       	cpc	r30, r20
    243c:	f5 07       	cpc	r31, r21
    243e:	20 f0       	brcs	.+8      	; 0x2448 <__udivmodsi4_ep>
    2440:	a2 1b       	sub	r26, r18
    2442:	b3 0b       	sbc	r27, r19
    2444:	e4 0b       	sbc	r30, r20
    2446:	f5 0b       	sbc	r31, r21

00002448 <__udivmodsi4_ep>:
    2448:	66 1f       	adc	r22, r22
    244a:	77 1f       	adc	r23, r23
    244c:	88 1f       	adc	r24, r24
    244e:	99 1f       	adc	r25, r25
    2450:	1a 94       	dec	r1
    2452:	69 f7       	brne	.-38     	; 0x242e <__udivmodsi4_loop>
    2454:	60 95       	com	r22
    2456:	70 95       	com	r23
    2458:	80 95       	com	r24
    245a:	90 95       	com	r25
    245c:	9b 01       	movw	r18, r22
    245e:	ac 01       	movw	r20, r24
    2460:	bd 01       	movw	r22, r26
    2462:	cf 01       	movw	r24, r30
    2464:	08 95       	ret

00002466 <__divmodsi4>:
    2466:	05 2e       	mov	r0, r21
    2468:	97 fb       	bst	r25, 7
    246a:	1e f4       	brtc	.+6      	; 0x2472 <__divmodsi4+0xc>
    246c:	00 94       	com	r0
    246e:	0e 94 4a 12 	call	0x2494	; 0x2494 <__negsi2>
    2472:	57 fd       	sbrc	r21, 7
    2474:	07 d0       	rcall	.+14     	; 0x2484 <__divmodsi4_neg2>
    2476:	0e 94 11 12 	call	0x2422	; 0x2422 <__udivmodsi4>
    247a:	07 fc       	sbrc	r0, 7
    247c:	03 d0       	rcall	.+6      	; 0x2484 <__divmodsi4_neg2>
    247e:	4e f4       	brtc	.+18     	; 0x2492 <__divmodsi4_exit>
    2480:	0c 94 4a 12 	jmp	0x2494	; 0x2494 <__negsi2>

00002484 <__divmodsi4_neg2>:
    2484:	50 95       	com	r21
    2486:	40 95       	com	r20
    2488:	30 95       	com	r19
    248a:	21 95       	neg	r18
    248c:	3f 4f       	sbci	r19, 0xFF	; 255
    248e:	4f 4f       	sbci	r20, 0xFF	; 255
    2490:	5f 4f       	sbci	r21, 0xFF	; 255

00002492 <__divmodsi4_exit>:
    2492:	08 95       	ret

00002494 <__negsi2>:
    2494:	90 95       	com	r25
    2496:	80 95       	com	r24
    2498:	70 95       	com	r23
    249a:	61 95       	neg	r22
    249c:	7f 4f       	sbci	r23, 0xFF	; 255
    249e:	8f 4f       	sbci	r24, 0xFF	; 255
    24a0:	9f 4f       	sbci	r25, 0xFF	; 255
    24a2:	08 95       	ret

000024a4 <sprintf>:
    24a4:	0f 93       	push	r16
    24a6:	1f 93       	push	r17
    24a8:	cf 93       	push	r28
    24aa:	df 93       	push	r29
    24ac:	cd b7       	in	r28, 0x3d	; 61
    24ae:	de b7       	in	r29, 0x3e	; 62
    24b0:	2e 97       	sbiw	r28, 0x0e	; 14
    24b2:	cd bf       	out	0x3d, r28	; 61
    24b4:	de bf       	out	0x3e, r29	; 62
    24b6:	0e 89       	ldd	r16, Y+22	; 0x16
    24b8:	1f 89       	ldd	r17, Y+23	; 0x17
    24ba:	86 e0       	ldi	r24, 0x06	; 6
    24bc:	8c 83       	std	Y+4, r24	; 0x04
    24be:	09 83       	std	Y+1, r16	; 0x01
    24c0:	1a 83       	std	Y+2, r17	; 0x02
    24c2:	8f ef       	ldi	r24, 0xFF	; 255
    24c4:	9f e7       	ldi	r25, 0x7F	; 127
    24c6:	8d 83       	std	Y+5, r24	; 0x05
    24c8:	9e 83       	std	Y+6, r25	; 0x06
    24ca:	ae 01       	movw	r20, r28
    24cc:	46 5e       	subi	r20, 0xE6	; 230
    24ce:	5f 4f       	sbci	r21, 0xFF	; 255
    24d0:	68 8d       	ldd	r22, Y+24	; 0x18
    24d2:	79 8d       	ldd	r23, Y+25	; 0x19
    24d4:	ce 01       	movw	r24, r28
    24d6:	01 96       	adiw	r24, 0x01	; 1
    24d8:	0e 94 7b 12 	call	0x24f6	; 0x24f6 <vfprintf>
    24dc:	ef 81       	ldd	r30, Y+7	; 0x07
    24de:	f8 85       	ldd	r31, Y+8	; 0x08
    24e0:	e0 0f       	add	r30, r16
    24e2:	f1 1f       	adc	r31, r17
    24e4:	10 82       	st	Z, r1
    24e6:	2e 96       	adiw	r28, 0x0e	; 14
    24e8:	cd bf       	out	0x3d, r28	; 61
    24ea:	de bf       	out	0x3e, r29	; 62
    24ec:	df 91       	pop	r29
    24ee:	cf 91       	pop	r28
    24f0:	1f 91       	pop	r17
    24f2:	0f 91       	pop	r16
    24f4:	08 95       	ret

000024f6 <vfprintf>:
    24f6:	2f 92       	push	r2
    24f8:	3f 92       	push	r3
    24fa:	4f 92       	push	r4
    24fc:	5f 92       	push	r5
    24fe:	6f 92       	push	r6
    2500:	7f 92       	push	r7
    2502:	8f 92       	push	r8
    2504:	9f 92       	push	r9
    2506:	af 92       	push	r10
    2508:	bf 92       	push	r11
    250a:	cf 92       	push	r12
    250c:	df 92       	push	r13
    250e:	ef 92       	push	r14
    2510:	ff 92       	push	r15
    2512:	0f 93       	push	r16
    2514:	1f 93       	push	r17
    2516:	cf 93       	push	r28
    2518:	df 93       	push	r29
    251a:	cd b7       	in	r28, 0x3d	; 61
    251c:	de b7       	in	r29, 0x3e	; 62
    251e:	2b 97       	sbiw	r28, 0x0b	; 11
    2520:	cd bf       	out	0x3d, r28	; 61
    2522:	de bf       	out	0x3e, r29	; 62
    2524:	6c 01       	movw	r12, r24
    2526:	7b 01       	movw	r14, r22
    2528:	8a 01       	movw	r16, r20
    252a:	fc 01       	movw	r30, r24
    252c:	16 82       	std	Z+6, r1	; 0x06
    252e:	17 82       	std	Z+7, r1	; 0x07
    2530:	83 81       	ldd	r24, Z+3	; 0x03
    2532:	81 ff       	sbrs	r24, 1
    2534:	cc c1       	rjmp	.+920    	; 0x28ce <vfprintf+0x3d8>
    2536:	ce 01       	movw	r24, r28
    2538:	01 96       	adiw	r24, 0x01	; 1
    253a:	3c 01       	movw	r6, r24
    253c:	f6 01       	movw	r30, r12
    253e:	93 81       	ldd	r25, Z+3	; 0x03
    2540:	f7 01       	movw	r30, r14
    2542:	93 fd       	sbrc	r25, 3
    2544:	85 91       	lpm	r24, Z+
    2546:	93 ff       	sbrs	r25, 3
    2548:	81 91       	ld	r24, Z+
    254a:	7f 01       	movw	r14, r30
    254c:	88 23       	and	r24, r24
    254e:	09 f4       	brne	.+2      	; 0x2552 <vfprintf+0x5c>
    2550:	ba c1       	rjmp	.+884    	; 0x28c6 <vfprintf+0x3d0>
    2552:	85 32       	cpi	r24, 0x25	; 37
    2554:	39 f4       	brne	.+14     	; 0x2564 <vfprintf+0x6e>
    2556:	93 fd       	sbrc	r25, 3
    2558:	85 91       	lpm	r24, Z+
    255a:	93 ff       	sbrs	r25, 3
    255c:	81 91       	ld	r24, Z+
    255e:	7f 01       	movw	r14, r30
    2560:	85 32       	cpi	r24, 0x25	; 37
    2562:	29 f4       	brne	.+10     	; 0x256e <vfprintf+0x78>
    2564:	b6 01       	movw	r22, r12
    2566:	90 e0       	ldi	r25, 0x00	; 0
    2568:	0e 94 95 14 	call	0x292a	; 0x292a <fputc>
    256c:	e7 cf       	rjmp	.-50     	; 0x253c <vfprintf+0x46>
    256e:	91 2c       	mov	r9, r1
    2570:	21 2c       	mov	r2, r1
    2572:	31 2c       	mov	r3, r1
    2574:	ff e1       	ldi	r31, 0x1F	; 31
    2576:	f3 15       	cp	r31, r3
    2578:	d8 f0       	brcs	.+54     	; 0x25b0 <vfprintf+0xba>
    257a:	8b 32       	cpi	r24, 0x2B	; 43
    257c:	79 f0       	breq	.+30     	; 0x259c <vfprintf+0xa6>
    257e:	38 f4       	brcc	.+14     	; 0x258e <vfprintf+0x98>
    2580:	80 32       	cpi	r24, 0x20	; 32
    2582:	79 f0       	breq	.+30     	; 0x25a2 <vfprintf+0xac>
    2584:	83 32       	cpi	r24, 0x23	; 35
    2586:	a1 f4       	brne	.+40     	; 0x25b0 <vfprintf+0xba>
    2588:	23 2d       	mov	r18, r3
    258a:	20 61       	ori	r18, 0x10	; 16
    258c:	1d c0       	rjmp	.+58     	; 0x25c8 <vfprintf+0xd2>
    258e:	8d 32       	cpi	r24, 0x2D	; 45
    2590:	61 f0       	breq	.+24     	; 0x25aa <vfprintf+0xb4>
    2592:	80 33       	cpi	r24, 0x30	; 48
    2594:	69 f4       	brne	.+26     	; 0x25b0 <vfprintf+0xba>
    2596:	23 2d       	mov	r18, r3
    2598:	21 60       	ori	r18, 0x01	; 1
    259a:	16 c0       	rjmp	.+44     	; 0x25c8 <vfprintf+0xd2>
    259c:	83 2d       	mov	r24, r3
    259e:	82 60       	ori	r24, 0x02	; 2
    25a0:	38 2e       	mov	r3, r24
    25a2:	e3 2d       	mov	r30, r3
    25a4:	e4 60       	ori	r30, 0x04	; 4
    25a6:	3e 2e       	mov	r3, r30
    25a8:	2a c0       	rjmp	.+84     	; 0x25fe <vfprintf+0x108>
    25aa:	f3 2d       	mov	r31, r3
    25ac:	f8 60       	ori	r31, 0x08	; 8
    25ae:	1d c0       	rjmp	.+58     	; 0x25ea <vfprintf+0xf4>
    25b0:	37 fc       	sbrc	r3, 7
    25b2:	2d c0       	rjmp	.+90     	; 0x260e <vfprintf+0x118>
    25b4:	20 ed       	ldi	r18, 0xD0	; 208
    25b6:	28 0f       	add	r18, r24
    25b8:	2a 30       	cpi	r18, 0x0A	; 10
    25ba:	40 f0       	brcs	.+16     	; 0x25cc <vfprintf+0xd6>
    25bc:	8e 32       	cpi	r24, 0x2E	; 46
    25be:	b9 f4       	brne	.+46     	; 0x25ee <vfprintf+0xf8>
    25c0:	36 fc       	sbrc	r3, 6
    25c2:	81 c1       	rjmp	.+770    	; 0x28c6 <vfprintf+0x3d0>
    25c4:	23 2d       	mov	r18, r3
    25c6:	20 64       	ori	r18, 0x40	; 64
    25c8:	32 2e       	mov	r3, r18
    25ca:	19 c0       	rjmp	.+50     	; 0x25fe <vfprintf+0x108>
    25cc:	36 fe       	sbrs	r3, 6
    25ce:	06 c0       	rjmp	.+12     	; 0x25dc <vfprintf+0xe6>
    25d0:	8a e0       	ldi	r24, 0x0A	; 10
    25d2:	98 9e       	mul	r9, r24
    25d4:	20 0d       	add	r18, r0
    25d6:	11 24       	eor	r1, r1
    25d8:	92 2e       	mov	r9, r18
    25da:	11 c0       	rjmp	.+34     	; 0x25fe <vfprintf+0x108>
    25dc:	ea e0       	ldi	r30, 0x0A	; 10
    25de:	2e 9e       	mul	r2, r30
    25e0:	20 0d       	add	r18, r0
    25e2:	11 24       	eor	r1, r1
    25e4:	22 2e       	mov	r2, r18
    25e6:	f3 2d       	mov	r31, r3
    25e8:	f0 62       	ori	r31, 0x20	; 32
    25ea:	3f 2e       	mov	r3, r31
    25ec:	08 c0       	rjmp	.+16     	; 0x25fe <vfprintf+0x108>
    25ee:	8c 36       	cpi	r24, 0x6C	; 108
    25f0:	21 f4       	brne	.+8      	; 0x25fa <vfprintf+0x104>
    25f2:	83 2d       	mov	r24, r3
    25f4:	80 68       	ori	r24, 0x80	; 128
    25f6:	38 2e       	mov	r3, r24
    25f8:	02 c0       	rjmp	.+4      	; 0x25fe <vfprintf+0x108>
    25fa:	88 36       	cpi	r24, 0x68	; 104
    25fc:	41 f4       	brne	.+16     	; 0x260e <vfprintf+0x118>
    25fe:	f7 01       	movw	r30, r14
    2600:	93 fd       	sbrc	r25, 3
    2602:	85 91       	lpm	r24, Z+
    2604:	93 ff       	sbrs	r25, 3
    2606:	81 91       	ld	r24, Z+
    2608:	7f 01       	movw	r14, r30
    260a:	81 11       	cpse	r24, r1
    260c:	b3 cf       	rjmp	.-154    	; 0x2574 <vfprintf+0x7e>
    260e:	98 2f       	mov	r25, r24
    2610:	9f 7d       	andi	r25, 0xDF	; 223
    2612:	95 54       	subi	r25, 0x45	; 69
    2614:	93 30       	cpi	r25, 0x03	; 3
    2616:	28 f4       	brcc	.+10     	; 0x2622 <vfprintf+0x12c>
    2618:	0c 5f       	subi	r16, 0xFC	; 252
    261a:	1f 4f       	sbci	r17, 0xFF	; 255
    261c:	9f e3       	ldi	r25, 0x3F	; 63
    261e:	99 83       	std	Y+1, r25	; 0x01
    2620:	0d c0       	rjmp	.+26     	; 0x263c <vfprintf+0x146>
    2622:	83 36       	cpi	r24, 0x63	; 99
    2624:	31 f0       	breq	.+12     	; 0x2632 <vfprintf+0x13c>
    2626:	83 37       	cpi	r24, 0x73	; 115
    2628:	71 f0       	breq	.+28     	; 0x2646 <vfprintf+0x150>
    262a:	83 35       	cpi	r24, 0x53	; 83
    262c:	09 f0       	breq	.+2      	; 0x2630 <vfprintf+0x13a>
    262e:	59 c0       	rjmp	.+178    	; 0x26e2 <vfprintf+0x1ec>
    2630:	21 c0       	rjmp	.+66     	; 0x2674 <vfprintf+0x17e>
    2632:	f8 01       	movw	r30, r16
    2634:	80 81       	ld	r24, Z
    2636:	89 83       	std	Y+1, r24	; 0x01
    2638:	0e 5f       	subi	r16, 0xFE	; 254
    263a:	1f 4f       	sbci	r17, 0xFF	; 255
    263c:	88 24       	eor	r8, r8
    263e:	83 94       	inc	r8
    2640:	91 2c       	mov	r9, r1
    2642:	53 01       	movw	r10, r6
    2644:	13 c0       	rjmp	.+38     	; 0x266c <vfprintf+0x176>
    2646:	28 01       	movw	r4, r16
    2648:	f2 e0       	ldi	r31, 0x02	; 2
    264a:	4f 0e       	add	r4, r31
    264c:	51 1c       	adc	r5, r1
    264e:	f8 01       	movw	r30, r16
    2650:	a0 80       	ld	r10, Z
    2652:	b1 80       	ldd	r11, Z+1	; 0x01
    2654:	36 fe       	sbrs	r3, 6
    2656:	03 c0       	rjmp	.+6      	; 0x265e <vfprintf+0x168>
    2658:	69 2d       	mov	r22, r9
    265a:	70 e0       	ldi	r23, 0x00	; 0
    265c:	02 c0       	rjmp	.+4      	; 0x2662 <vfprintf+0x16c>
    265e:	6f ef       	ldi	r22, 0xFF	; 255
    2660:	7f ef       	ldi	r23, 0xFF	; 255
    2662:	c5 01       	movw	r24, r10
    2664:	0e 94 8a 14 	call	0x2914	; 0x2914 <strnlen>
    2668:	4c 01       	movw	r8, r24
    266a:	82 01       	movw	r16, r4
    266c:	f3 2d       	mov	r31, r3
    266e:	ff 77       	andi	r31, 0x7F	; 127
    2670:	3f 2e       	mov	r3, r31
    2672:	16 c0       	rjmp	.+44     	; 0x26a0 <vfprintf+0x1aa>
    2674:	28 01       	movw	r4, r16
    2676:	22 e0       	ldi	r18, 0x02	; 2
    2678:	42 0e       	add	r4, r18
    267a:	51 1c       	adc	r5, r1
    267c:	f8 01       	movw	r30, r16
    267e:	a0 80       	ld	r10, Z
    2680:	b1 80       	ldd	r11, Z+1	; 0x01
    2682:	36 fe       	sbrs	r3, 6
    2684:	03 c0       	rjmp	.+6      	; 0x268c <vfprintf+0x196>
    2686:	69 2d       	mov	r22, r9
    2688:	70 e0       	ldi	r23, 0x00	; 0
    268a:	02 c0       	rjmp	.+4      	; 0x2690 <vfprintf+0x19a>
    268c:	6f ef       	ldi	r22, 0xFF	; 255
    268e:	7f ef       	ldi	r23, 0xFF	; 255
    2690:	c5 01       	movw	r24, r10
    2692:	0e 94 7f 14 	call	0x28fe	; 0x28fe <strnlen_P>
    2696:	4c 01       	movw	r8, r24
    2698:	f3 2d       	mov	r31, r3
    269a:	f0 68       	ori	r31, 0x80	; 128
    269c:	3f 2e       	mov	r3, r31
    269e:	82 01       	movw	r16, r4
    26a0:	33 fc       	sbrc	r3, 3
    26a2:	1b c0       	rjmp	.+54     	; 0x26da <vfprintf+0x1e4>
    26a4:	82 2d       	mov	r24, r2
    26a6:	90 e0       	ldi	r25, 0x00	; 0
    26a8:	88 16       	cp	r8, r24
    26aa:	99 06       	cpc	r9, r25
    26ac:	b0 f4       	brcc	.+44     	; 0x26da <vfprintf+0x1e4>
    26ae:	b6 01       	movw	r22, r12
    26b0:	80 e2       	ldi	r24, 0x20	; 32
    26b2:	90 e0       	ldi	r25, 0x00	; 0
    26b4:	0e 94 95 14 	call	0x292a	; 0x292a <fputc>
    26b8:	2a 94       	dec	r2
    26ba:	f4 cf       	rjmp	.-24     	; 0x26a4 <vfprintf+0x1ae>
    26bc:	f5 01       	movw	r30, r10
    26be:	37 fc       	sbrc	r3, 7
    26c0:	85 91       	lpm	r24, Z+
    26c2:	37 fe       	sbrs	r3, 7
    26c4:	81 91       	ld	r24, Z+
    26c6:	5f 01       	movw	r10, r30
    26c8:	b6 01       	movw	r22, r12
    26ca:	90 e0       	ldi	r25, 0x00	; 0
    26cc:	0e 94 95 14 	call	0x292a	; 0x292a <fputc>
    26d0:	21 10       	cpse	r2, r1
    26d2:	2a 94       	dec	r2
    26d4:	21 e0       	ldi	r18, 0x01	; 1
    26d6:	82 1a       	sub	r8, r18
    26d8:	91 08       	sbc	r9, r1
    26da:	81 14       	cp	r8, r1
    26dc:	91 04       	cpc	r9, r1
    26de:	71 f7       	brne	.-36     	; 0x26bc <vfprintf+0x1c6>
    26e0:	e8 c0       	rjmp	.+464    	; 0x28b2 <vfprintf+0x3bc>
    26e2:	84 36       	cpi	r24, 0x64	; 100
    26e4:	11 f0       	breq	.+4      	; 0x26ea <vfprintf+0x1f4>
    26e6:	89 36       	cpi	r24, 0x69	; 105
    26e8:	41 f5       	brne	.+80     	; 0x273a <vfprintf+0x244>
    26ea:	f8 01       	movw	r30, r16
    26ec:	37 fe       	sbrs	r3, 7
    26ee:	07 c0       	rjmp	.+14     	; 0x26fe <vfprintf+0x208>
    26f0:	60 81       	ld	r22, Z
    26f2:	71 81       	ldd	r23, Z+1	; 0x01
    26f4:	82 81       	ldd	r24, Z+2	; 0x02
    26f6:	93 81       	ldd	r25, Z+3	; 0x03
    26f8:	0c 5f       	subi	r16, 0xFC	; 252
    26fa:	1f 4f       	sbci	r17, 0xFF	; 255
    26fc:	08 c0       	rjmp	.+16     	; 0x270e <vfprintf+0x218>
    26fe:	60 81       	ld	r22, Z
    2700:	71 81       	ldd	r23, Z+1	; 0x01
    2702:	07 2e       	mov	r0, r23
    2704:	00 0c       	add	r0, r0
    2706:	88 0b       	sbc	r24, r24
    2708:	99 0b       	sbc	r25, r25
    270a:	0e 5f       	subi	r16, 0xFE	; 254
    270c:	1f 4f       	sbci	r17, 0xFF	; 255
    270e:	f3 2d       	mov	r31, r3
    2710:	ff 76       	andi	r31, 0x6F	; 111
    2712:	3f 2e       	mov	r3, r31
    2714:	97 ff       	sbrs	r25, 7
    2716:	09 c0       	rjmp	.+18     	; 0x272a <vfprintf+0x234>
    2718:	90 95       	com	r25
    271a:	80 95       	com	r24
    271c:	70 95       	com	r23
    271e:	61 95       	neg	r22
    2720:	7f 4f       	sbci	r23, 0xFF	; 255
    2722:	8f 4f       	sbci	r24, 0xFF	; 255
    2724:	9f 4f       	sbci	r25, 0xFF	; 255
    2726:	f0 68       	ori	r31, 0x80	; 128
    2728:	3f 2e       	mov	r3, r31
    272a:	2a e0       	ldi	r18, 0x0A	; 10
    272c:	30 e0       	ldi	r19, 0x00	; 0
    272e:	a3 01       	movw	r20, r6
    2730:	0e 94 d1 14 	call	0x29a2	; 0x29a2 <__ultoa_invert>
    2734:	88 2e       	mov	r8, r24
    2736:	86 18       	sub	r8, r6
    2738:	45 c0       	rjmp	.+138    	; 0x27c4 <vfprintf+0x2ce>
    273a:	85 37       	cpi	r24, 0x75	; 117
    273c:	31 f4       	brne	.+12     	; 0x274a <vfprintf+0x254>
    273e:	23 2d       	mov	r18, r3
    2740:	2f 7e       	andi	r18, 0xEF	; 239
    2742:	b2 2e       	mov	r11, r18
    2744:	2a e0       	ldi	r18, 0x0A	; 10
    2746:	30 e0       	ldi	r19, 0x00	; 0
    2748:	25 c0       	rjmp	.+74     	; 0x2794 <vfprintf+0x29e>
    274a:	93 2d       	mov	r25, r3
    274c:	99 7f       	andi	r25, 0xF9	; 249
    274e:	b9 2e       	mov	r11, r25
    2750:	8f 36       	cpi	r24, 0x6F	; 111
    2752:	c1 f0       	breq	.+48     	; 0x2784 <vfprintf+0x28e>
    2754:	18 f4       	brcc	.+6      	; 0x275c <vfprintf+0x266>
    2756:	88 35       	cpi	r24, 0x58	; 88
    2758:	79 f0       	breq	.+30     	; 0x2778 <vfprintf+0x282>
    275a:	b5 c0       	rjmp	.+362    	; 0x28c6 <vfprintf+0x3d0>
    275c:	80 37       	cpi	r24, 0x70	; 112
    275e:	19 f0       	breq	.+6      	; 0x2766 <vfprintf+0x270>
    2760:	88 37       	cpi	r24, 0x78	; 120
    2762:	21 f0       	breq	.+8      	; 0x276c <vfprintf+0x276>
    2764:	b0 c0       	rjmp	.+352    	; 0x28c6 <vfprintf+0x3d0>
    2766:	e9 2f       	mov	r30, r25
    2768:	e0 61       	ori	r30, 0x10	; 16
    276a:	be 2e       	mov	r11, r30
    276c:	b4 fe       	sbrs	r11, 4
    276e:	0d c0       	rjmp	.+26     	; 0x278a <vfprintf+0x294>
    2770:	fb 2d       	mov	r31, r11
    2772:	f4 60       	ori	r31, 0x04	; 4
    2774:	bf 2e       	mov	r11, r31
    2776:	09 c0       	rjmp	.+18     	; 0x278a <vfprintf+0x294>
    2778:	34 fe       	sbrs	r3, 4
    277a:	0a c0       	rjmp	.+20     	; 0x2790 <vfprintf+0x29a>
    277c:	29 2f       	mov	r18, r25
    277e:	26 60       	ori	r18, 0x06	; 6
    2780:	b2 2e       	mov	r11, r18
    2782:	06 c0       	rjmp	.+12     	; 0x2790 <vfprintf+0x29a>
    2784:	28 e0       	ldi	r18, 0x08	; 8
    2786:	30 e0       	ldi	r19, 0x00	; 0
    2788:	05 c0       	rjmp	.+10     	; 0x2794 <vfprintf+0x29e>
    278a:	20 e1       	ldi	r18, 0x10	; 16
    278c:	30 e0       	ldi	r19, 0x00	; 0
    278e:	02 c0       	rjmp	.+4      	; 0x2794 <vfprintf+0x29e>
    2790:	20 e1       	ldi	r18, 0x10	; 16
    2792:	32 e0       	ldi	r19, 0x02	; 2
    2794:	f8 01       	movw	r30, r16
    2796:	b7 fe       	sbrs	r11, 7
    2798:	07 c0       	rjmp	.+14     	; 0x27a8 <vfprintf+0x2b2>
    279a:	60 81       	ld	r22, Z
    279c:	71 81       	ldd	r23, Z+1	; 0x01
    279e:	82 81       	ldd	r24, Z+2	; 0x02
    27a0:	93 81       	ldd	r25, Z+3	; 0x03
    27a2:	0c 5f       	subi	r16, 0xFC	; 252
    27a4:	1f 4f       	sbci	r17, 0xFF	; 255
    27a6:	06 c0       	rjmp	.+12     	; 0x27b4 <vfprintf+0x2be>
    27a8:	60 81       	ld	r22, Z
    27aa:	71 81       	ldd	r23, Z+1	; 0x01
    27ac:	80 e0       	ldi	r24, 0x00	; 0
    27ae:	90 e0       	ldi	r25, 0x00	; 0
    27b0:	0e 5f       	subi	r16, 0xFE	; 254
    27b2:	1f 4f       	sbci	r17, 0xFF	; 255
    27b4:	a3 01       	movw	r20, r6
    27b6:	0e 94 d1 14 	call	0x29a2	; 0x29a2 <__ultoa_invert>
    27ba:	88 2e       	mov	r8, r24
    27bc:	86 18       	sub	r8, r6
    27be:	fb 2d       	mov	r31, r11
    27c0:	ff 77       	andi	r31, 0x7F	; 127
    27c2:	3f 2e       	mov	r3, r31
    27c4:	36 fe       	sbrs	r3, 6
    27c6:	0d c0       	rjmp	.+26     	; 0x27e2 <vfprintf+0x2ec>
    27c8:	23 2d       	mov	r18, r3
    27ca:	2e 7f       	andi	r18, 0xFE	; 254
    27cc:	a2 2e       	mov	r10, r18
    27ce:	89 14       	cp	r8, r9
    27d0:	58 f4       	brcc	.+22     	; 0x27e8 <vfprintf+0x2f2>
    27d2:	34 fe       	sbrs	r3, 4
    27d4:	0b c0       	rjmp	.+22     	; 0x27ec <vfprintf+0x2f6>
    27d6:	32 fc       	sbrc	r3, 2
    27d8:	09 c0       	rjmp	.+18     	; 0x27ec <vfprintf+0x2f6>
    27da:	83 2d       	mov	r24, r3
    27dc:	8e 7e       	andi	r24, 0xEE	; 238
    27de:	a8 2e       	mov	r10, r24
    27e0:	05 c0       	rjmp	.+10     	; 0x27ec <vfprintf+0x2f6>
    27e2:	b8 2c       	mov	r11, r8
    27e4:	a3 2c       	mov	r10, r3
    27e6:	03 c0       	rjmp	.+6      	; 0x27ee <vfprintf+0x2f8>
    27e8:	b8 2c       	mov	r11, r8
    27ea:	01 c0       	rjmp	.+2      	; 0x27ee <vfprintf+0x2f8>
    27ec:	b9 2c       	mov	r11, r9
    27ee:	a4 fe       	sbrs	r10, 4
    27f0:	0f c0       	rjmp	.+30     	; 0x2810 <vfprintf+0x31a>
    27f2:	fe 01       	movw	r30, r28
    27f4:	e8 0d       	add	r30, r8
    27f6:	f1 1d       	adc	r31, r1
    27f8:	80 81       	ld	r24, Z
    27fa:	80 33       	cpi	r24, 0x30	; 48
    27fc:	21 f4       	brne	.+8      	; 0x2806 <vfprintf+0x310>
    27fe:	9a 2d       	mov	r25, r10
    2800:	99 7e       	andi	r25, 0xE9	; 233
    2802:	a9 2e       	mov	r10, r25
    2804:	09 c0       	rjmp	.+18     	; 0x2818 <vfprintf+0x322>
    2806:	a2 fe       	sbrs	r10, 2
    2808:	06 c0       	rjmp	.+12     	; 0x2816 <vfprintf+0x320>
    280a:	b3 94       	inc	r11
    280c:	b3 94       	inc	r11
    280e:	04 c0       	rjmp	.+8      	; 0x2818 <vfprintf+0x322>
    2810:	8a 2d       	mov	r24, r10
    2812:	86 78       	andi	r24, 0x86	; 134
    2814:	09 f0       	breq	.+2      	; 0x2818 <vfprintf+0x322>
    2816:	b3 94       	inc	r11
    2818:	a3 fc       	sbrc	r10, 3
    281a:	11 c0       	rjmp	.+34     	; 0x283e <vfprintf+0x348>
    281c:	a0 fe       	sbrs	r10, 0
    281e:	06 c0       	rjmp	.+12     	; 0x282c <vfprintf+0x336>
    2820:	b2 14       	cp	r11, r2
    2822:	88 f4       	brcc	.+34     	; 0x2846 <vfprintf+0x350>
    2824:	28 0c       	add	r2, r8
    2826:	92 2c       	mov	r9, r2
    2828:	9b 18       	sub	r9, r11
    282a:	0e c0       	rjmp	.+28     	; 0x2848 <vfprintf+0x352>
    282c:	b2 14       	cp	r11, r2
    282e:	60 f4       	brcc	.+24     	; 0x2848 <vfprintf+0x352>
    2830:	b6 01       	movw	r22, r12
    2832:	80 e2       	ldi	r24, 0x20	; 32
    2834:	90 e0       	ldi	r25, 0x00	; 0
    2836:	0e 94 95 14 	call	0x292a	; 0x292a <fputc>
    283a:	b3 94       	inc	r11
    283c:	f7 cf       	rjmp	.-18     	; 0x282c <vfprintf+0x336>
    283e:	b2 14       	cp	r11, r2
    2840:	18 f4       	brcc	.+6      	; 0x2848 <vfprintf+0x352>
    2842:	2b 18       	sub	r2, r11
    2844:	02 c0       	rjmp	.+4      	; 0x284a <vfprintf+0x354>
    2846:	98 2c       	mov	r9, r8
    2848:	21 2c       	mov	r2, r1
    284a:	a4 fe       	sbrs	r10, 4
    284c:	10 c0       	rjmp	.+32     	; 0x286e <vfprintf+0x378>
    284e:	b6 01       	movw	r22, r12
    2850:	80 e3       	ldi	r24, 0x30	; 48
    2852:	90 e0       	ldi	r25, 0x00	; 0
    2854:	0e 94 95 14 	call	0x292a	; 0x292a <fputc>
    2858:	a2 fe       	sbrs	r10, 2
    285a:	17 c0       	rjmp	.+46     	; 0x288a <vfprintf+0x394>
    285c:	a1 fc       	sbrc	r10, 1
    285e:	03 c0       	rjmp	.+6      	; 0x2866 <vfprintf+0x370>
    2860:	88 e7       	ldi	r24, 0x78	; 120
    2862:	90 e0       	ldi	r25, 0x00	; 0
    2864:	02 c0       	rjmp	.+4      	; 0x286a <vfprintf+0x374>
    2866:	88 e5       	ldi	r24, 0x58	; 88
    2868:	90 e0       	ldi	r25, 0x00	; 0
    286a:	b6 01       	movw	r22, r12
    286c:	0c c0       	rjmp	.+24     	; 0x2886 <vfprintf+0x390>
    286e:	8a 2d       	mov	r24, r10
    2870:	86 78       	andi	r24, 0x86	; 134
    2872:	59 f0       	breq	.+22     	; 0x288a <vfprintf+0x394>
    2874:	a1 fe       	sbrs	r10, 1
    2876:	02 c0       	rjmp	.+4      	; 0x287c <vfprintf+0x386>
    2878:	8b e2       	ldi	r24, 0x2B	; 43
    287a:	01 c0       	rjmp	.+2      	; 0x287e <vfprintf+0x388>
    287c:	80 e2       	ldi	r24, 0x20	; 32
    287e:	a7 fc       	sbrc	r10, 7
    2880:	8d e2       	ldi	r24, 0x2D	; 45
    2882:	b6 01       	movw	r22, r12
    2884:	90 e0       	ldi	r25, 0x00	; 0
    2886:	0e 94 95 14 	call	0x292a	; 0x292a <fputc>
    288a:	89 14       	cp	r8, r9
    288c:	38 f4       	brcc	.+14     	; 0x289c <vfprintf+0x3a6>
    288e:	b6 01       	movw	r22, r12
    2890:	80 e3       	ldi	r24, 0x30	; 48
    2892:	90 e0       	ldi	r25, 0x00	; 0
    2894:	0e 94 95 14 	call	0x292a	; 0x292a <fputc>
    2898:	9a 94       	dec	r9
    289a:	f7 cf       	rjmp	.-18     	; 0x288a <vfprintf+0x394>
    289c:	8a 94       	dec	r8
    289e:	f3 01       	movw	r30, r6
    28a0:	e8 0d       	add	r30, r8
    28a2:	f1 1d       	adc	r31, r1
    28a4:	80 81       	ld	r24, Z
    28a6:	b6 01       	movw	r22, r12
    28a8:	90 e0       	ldi	r25, 0x00	; 0
    28aa:	0e 94 95 14 	call	0x292a	; 0x292a <fputc>
    28ae:	81 10       	cpse	r8, r1
    28b0:	f5 cf       	rjmp	.-22     	; 0x289c <vfprintf+0x3a6>
    28b2:	22 20       	and	r2, r2
    28b4:	09 f4       	brne	.+2      	; 0x28b8 <vfprintf+0x3c2>
    28b6:	42 ce       	rjmp	.-892    	; 0x253c <vfprintf+0x46>
    28b8:	b6 01       	movw	r22, r12
    28ba:	80 e2       	ldi	r24, 0x20	; 32
    28bc:	90 e0       	ldi	r25, 0x00	; 0
    28be:	0e 94 95 14 	call	0x292a	; 0x292a <fputc>
    28c2:	2a 94       	dec	r2
    28c4:	f6 cf       	rjmp	.-20     	; 0x28b2 <vfprintf+0x3bc>
    28c6:	f6 01       	movw	r30, r12
    28c8:	86 81       	ldd	r24, Z+6	; 0x06
    28ca:	97 81       	ldd	r25, Z+7	; 0x07
    28cc:	02 c0       	rjmp	.+4      	; 0x28d2 <vfprintf+0x3dc>
    28ce:	8f ef       	ldi	r24, 0xFF	; 255
    28d0:	9f ef       	ldi	r25, 0xFF	; 255
    28d2:	2b 96       	adiw	r28, 0x0b	; 11
    28d4:	cd bf       	out	0x3d, r28	; 61
    28d6:	de bf       	out	0x3e, r29	; 62
    28d8:	df 91       	pop	r29
    28da:	cf 91       	pop	r28
    28dc:	1f 91       	pop	r17
    28de:	0f 91       	pop	r16
    28e0:	ff 90       	pop	r15
    28e2:	ef 90       	pop	r14
    28e4:	df 90       	pop	r13
    28e6:	cf 90       	pop	r12
    28e8:	bf 90       	pop	r11
    28ea:	af 90       	pop	r10
    28ec:	9f 90       	pop	r9
    28ee:	8f 90       	pop	r8
    28f0:	7f 90       	pop	r7
    28f2:	6f 90       	pop	r6
    28f4:	5f 90       	pop	r5
    28f6:	4f 90       	pop	r4
    28f8:	3f 90       	pop	r3
    28fa:	2f 90       	pop	r2
    28fc:	08 95       	ret

000028fe <strnlen_P>:
    28fe:	fc 01       	movw	r30, r24
    2900:	05 90       	lpm	r0, Z+
    2902:	61 50       	subi	r22, 0x01	; 1
    2904:	70 40       	sbci	r23, 0x00	; 0
    2906:	01 10       	cpse	r0, r1
    2908:	d8 f7       	brcc	.-10     	; 0x2900 <strnlen_P+0x2>
    290a:	80 95       	com	r24
    290c:	90 95       	com	r25
    290e:	8e 0f       	add	r24, r30
    2910:	9f 1f       	adc	r25, r31
    2912:	08 95       	ret

00002914 <strnlen>:
    2914:	fc 01       	movw	r30, r24
    2916:	61 50       	subi	r22, 0x01	; 1
    2918:	70 40       	sbci	r23, 0x00	; 0
    291a:	01 90       	ld	r0, Z+
    291c:	01 10       	cpse	r0, r1
    291e:	d8 f7       	brcc	.-10     	; 0x2916 <strnlen+0x2>
    2920:	80 95       	com	r24
    2922:	90 95       	com	r25
    2924:	8e 0f       	add	r24, r30
    2926:	9f 1f       	adc	r25, r31
    2928:	08 95       	ret

0000292a <fputc>:
    292a:	0f 93       	push	r16
    292c:	1f 93       	push	r17
    292e:	cf 93       	push	r28
    2930:	df 93       	push	r29
    2932:	fb 01       	movw	r30, r22
    2934:	23 81       	ldd	r18, Z+3	; 0x03
    2936:	21 fd       	sbrc	r18, 1
    2938:	03 c0       	rjmp	.+6      	; 0x2940 <fputc+0x16>
    293a:	8f ef       	ldi	r24, 0xFF	; 255
    293c:	9f ef       	ldi	r25, 0xFF	; 255
    293e:	2c c0       	rjmp	.+88     	; 0x2998 <fputc+0x6e>
    2940:	22 ff       	sbrs	r18, 2
    2942:	16 c0       	rjmp	.+44     	; 0x2970 <fputc+0x46>
    2944:	46 81       	ldd	r20, Z+6	; 0x06
    2946:	57 81       	ldd	r21, Z+7	; 0x07
    2948:	24 81       	ldd	r18, Z+4	; 0x04
    294a:	35 81       	ldd	r19, Z+5	; 0x05
    294c:	42 17       	cp	r20, r18
    294e:	53 07       	cpc	r21, r19
    2950:	44 f4       	brge	.+16     	; 0x2962 <fputc+0x38>
    2952:	a0 81       	ld	r26, Z
    2954:	b1 81       	ldd	r27, Z+1	; 0x01
    2956:	9d 01       	movw	r18, r26
    2958:	2f 5f       	subi	r18, 0xFF	; 255
    295a:	3f 4f       	sbci	r19, 0xFF	; 255
    295c:	20 83       	st	Z, r18
    295e:	31 83       	std	Z+1, r19	; 0x01
    2960:	8c 93       	st	X, r24
    2962:	26 81       	ldd	r18, Z+6	; 0x06
    2964:	37 81       	ldd	r19, Z+7	; 0x07
    2966:	2f 5f       	subi	r18, 0xFF	; 255
    2968:	3f 4f       	sbci	r19, 0xFF	; 255
    296a:	26 83       	std	Z+6, r18	; 0x06
    296c:	37 83       	std	Z+7, r19	; 0x07
    296e:	14 c0       	rjmp	.+40     	; 0x2998 <fputc+0x6e>
    2970:	8b 01       	movw	r16, r22
    2972:	ec 01       	movw	r28, r24
    2974:	fb 01       	movw	r30, r22
    2976:	00 84       	ldd	r0, Z+8	; 0x08
    2978:	f1 85       	ldd	r31, Z+9	; 0x09
    297a:	e0 2d       	mov	r30, r0
    297c:	19 95       	eicall
    297e:	89 2b       	or	r24, r25
    2980:	e1 f6       	brne	.-72     	; 0x293a <fputc+0x10>
    2982:	d8 01       	movw	r26, r16
    2984:	16 96       	adiw	r26, 0x06	; 6
    2986:	8d 91       	ld	r24, X+
    2988:	9c 91       	ld	r25, X
    298a:	17 97       	sbiw	r26, 0x07	; 7
    298c:	01 96       	adiw	r24, 0x01	; 1
    298e:	16 96       	adiw	r26, 0x06	; 6
    2990:	8d 93       	st	X+, r24
    2992:	9c 93       	st	X, r25
    2994:	17 97       	sbiw	r26, 0x07	; 7
    2996:	ce 01       	movw	r24, r28
    2998:	df 91       	pop	r29
    299a:	cf 91       	pop	r28
    299c:	1f 91       	pop	r17
    299e:	0f 91       	pop	r16
    29a0:	08 95       	ret

000029a2 <__ultoa_invert>:
    29a2:	fa 01       	movw	r30, r20
    29a4:	aa 27       	eor	r26, r26
    29a6:	28 30       	cpi	r18, 0x08	; 8
    29a8:	51 f1       	breq	.+84     	; 0x29fe <__ultoa_invert+0x5c>
    29aa:	20 31       	cpi	r18, 0x10	; 16
    29ac:	81 f1       	breq	.+96     	; 0x2a0e <__ultoa_invert+0x6c>
    29ae:	e8 94       	clt
    29b0:	6f 93       	push	r22
    29b2:	6e 7f       	andi	r22, 0xFE	; 254
    29b4:	6e 5f       	subi	r22, 0xFE	; 254
    29b6:	7f 4f       	sbci	r23, 0xFF	; 255
    29b8:	8f 4f       	sbci	r24, 0xFF	; 255
    29ba:	9f 4f       	sbci	r25, 0xFF	; 255
    29bc:	af 4f       	sbci	r26, 0xFF	; 255
    29be:	b1 e0       	ldi	r27, 0x01	; 1
    29c0:	3e d0       	rcall	.+124    	; 0x2a3e <__ultoa_invert+0x9c>
    29c2:	b4 e0       	ldi	r27, 0x04	; 4
    29c4:	3c d0       	rcall	.+120    	; 0x2a3e <__ultoa_invert+0x9c>
    29c6:	67 0f       	add	r22, r23
    29c8:	78 1f       	adc	r23, r24
    29ca:	89 1f       	adc	r24, r25
    29cc:	9a 1f       	adc	r25, r26
    29ce:	a1 1d       	adc	r26, r1
    29d0:	68 0f       	add	r22, r24
    29d2:	79 1f       	adc	r23, r25
    29d4:	8a 1f       	adc	r24, r26
    29d6:	91 1d       	adc	r25, r1
    29d8:	a1 1d       	adc	r26, r1
    29da:	6a 0f       	add	r22, r26
    29dc:	71 1d       	adc	r23, r1
    29de:	81 1d       	adc	r24, r1
    29e0:	91 1d       	adc	r25, r1
    29e2:	a1 1d       	adc	r26, r1
    29e4:	20 d0       	rcall	.+64     	; 0x2a26 <__ultoa_invert+0x84>
    29e6:	09 f4       	brne	.+2      	; 0x29ea <__ultoa_invert+0x48>
    29e8:	68 94       	set
    29ea:	3f 91       	pop	r19
    29ec:	2a e0       	ldi	r18, 0x0A	; 10
    29ee:	26 9f       	mul	r18, r22
    29f0:	11 24       	eor	r1, r1
    29f2:	30 19       	sub	r19, r0
    29f4:	30 5d       	subi	r19, 0xD0	; 208
    29f6:	31 93       	st	Z+, r19
    29f8:	de f6       	brtc	.-74     	; 0x29b0 <__ultoa_invert+0xe>
    29fa:	cf 01       	movw	r24, r30
    29fc:	08 95       	ret
    29fe:	46 2f       	mov	r20, r22
    2a00:	47 70       	andi	r20, 0x07	; 7
    2a02:	40 5d       	subi	r20, 0xD0	; 208
    2a04:	41 93       	st	Z+, r20
    2a06:	b3 e0       	ldi	r27, 0x03	; 3
    2a08:	0f d0       	rcall	.+30     	; 0x2a28 <__ultoa_invert+0x86>
    2a0a:	c9 f7       	brne	.-14     	; 0x29fe <__ultoa_invert+0x5c>
    2a0c:	f6 cf       	rjmp	.-20     	; 0x29fa <__ultoa_invert+0x58>
    2a0e:	46 2f       	mov	r20, r22
    2a10:	4f 70       	andi	r20, 0x0F	; 15
    2a12:	40 5d       	subi	r20, 0xD0	; 208
    2a14:	4a 33       	cpi	r20, 0x3A	; 58
    2a16:	18 f0       	brcs	.+6      	; 0x2a1e <__ultoa_invert+0x7c>
    2a18:	49 5d       	subi	r20, 0xD9	; 217
    2a1a:	31 fd       	sbrc	r19, 1
    2a1c:	40 52       	subi	r20, 0x20	; 32
    2a1e:	41 93       	st	Z+, r20
    2a20:	02 d0       	rcall	.+4      	; 0x2a26 <__ultoa_invert+0x84>
    2a22:	a9 f7       	brne	.-22     	; 0x2a0e <__ultoa_invert+0x6c>
    2a24:	ea cf       	rjmp	.-44     	; 0x29fa <__ultoa_invert+0x58>
    2a26:	b4 e0       	ldi	r27, 0x04	; 4
    2a28:	a6 95       	lsr	r26
    2a2a:	97 95       	ror	r25
    2a2c:	87 95       	ror	r24
    2a2e:	77 95       	ror	r23
    2a30:	67 95       	ror	r22
    2a32:	ba 95       	dec	r27
    2a34:	c9 f7       	brne	.-14     	; 0x2a28 <__ultoa_invert+0x86>
    2a36:	00 97       	sbiw	r24, 0x00	; 0
    2a38:	61 05       	cpc	r22, r1
    2a3a:	71 05       	cpc	r23, r1
    2a3c:	08 95       	ret
    2a3e:	9b 01       	movw	r18, r22
    2a40:	ac 01       	movw	r20, r24
    2a42:	0a 2e       	mov	r0, r26
    2a44:	06 94       	lsr	r0
    2a46:	57 95       	ror	r21
    2a48:	47 95       	ror	r20
    2a4a:	37 95       	ror	r19
    2a4c:	27 95       	ror	r18
    2a4e:	ba 95       	dec	r27
    2a50:	c9 f7       	brne	.-14     	; 0x2a44 <__ultoa_invert+0xa2>
    2a52:	62 0f       	add	r22, r18
    2a54:	73 1f       	adc	r23, r19
    2a56:	84 1f       	adc	r24, r20
    2a58:	95 1f       	adc	r25, r21
    2a5a:	a0 1d       	adc	r26, r0
    2a5c:	08 95       	ret

00002a5e <_exit>:
    2a5e:	f8 94       	cli

00002a60 <__stop_program>:
    2a60:	ff cf       	rjmp	.-2      	; 0x2a60 <__stop_program>
