{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1726457874779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1726457874782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 16 00:37:54 2024 " "Processing started: Mon Sep 16 00:37:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1726457874782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1726457874782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pratica11 -c Pratica11 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pratica11 -c Pratica11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1726457874782 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1726457875320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "D:/Lab. Ark1/Prática_11/top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726457875383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726457875383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscvsingle.sv 1 1 " "Found 1 design units, including 1 entities, in source file riscvsingle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscvsingle " "Found entity 1: riscvsingle" {  } { { "riscvsingle.sv" "" { Text "D:/Lab. Ark1/Prática_11/riscvsingle.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726457875398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726457875398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "D:/Lab. Ark1/Prática_11/regfile.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726457875411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726457875411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.sv" "" { Text "D:/Lab. Ark1/Prática_11/mux3.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726457875422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726457875422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "D:/Lab. Ark1/Prática_11/mux2.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726457875434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726457875434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec.sv 1 1 " "Found 1 design units, including 1 entities, in source file maindec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "maindec.sv" "" { Text "D:/Lab. Ark1/Prática_11/maindec.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726457875444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726457875444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "D:/Lab. Ark1/Prática_11/imem.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726457875554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726457875554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "D:/Lab. Ark1/Prática_11/flopr.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726457875569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726457875569 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(23) " "Verilog HDL warning at extend.sv(23): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "D:/Lab. Ark1/Prática_11/extend.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1726457875583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "D:/Lab. Ark1/Prática_11/extend.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726457875583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726457875583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "D:/Lab. Ark1/Prática_11/dmem.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726457875599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726457875599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "D:/Lab. Ark1/Prática_11/datapath.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726457875615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726457875615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "D:/Lab. Ark1/Prática_11/controller.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726457875628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726457875628 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "aluExtraInst.sv(24) " "Verilog HDL warning at aluExtraInst.sv(24): extended using \"x\" or \"z\"" {  } { { "aluExtraInst.sv" "" { Text "D:/Lab. Ark1/Prática_11/aluExtraInst.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1726457875640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluextrainst.sv 1 1 " "Found 1 design units, including 1 entities, in source file aluextrainst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluExtraInst " "Found entity 1: aluExtraInst" {  } { { "aluExtraInst.sv" "" { Text "D:/Lab. Ark1/Prática_11/aluExtraInst.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726457875641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726457875641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludec.sv 1 1 " "Found 1 design units, including 1 entities, in source file aludec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.sv" "" { Text "D:/Lab. Ark1/Prática_11/aludec.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726457875658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726457875658 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(28) " "Verilog HDL warning at alu.sv(28): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "D:/Lab. Ark1/Prática_11/alu.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1726457875673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "D:/Lab. Ark1/Prática_11/alu.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726457875673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726457875673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "D:/Lab. Ark1/Prática_11/adder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726457875690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726457875690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrc riscvsingle.sv(15) " "Verilog HDL Implicit Net warning at riscvsingle.sv(15): created implicit net for \"PCSrc\"" {  } { { "riscvsingle.sv" "" { Text "D:/Lab. Ark1/Prática_11/riscvsingle.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726457875690 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1726457875775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscvsingle riscvsingle:rvsingle " "Elaborating entity \"riscvsingle\" for hierarchy \"riscvsingle:rvsingle\"" {  } { { "top.sv" "rvsingle" { Text "D:/Lab. Ark1/Prática_11/top.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726457875778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller riscvsingle:rvsingle\|controller:c " "Elaborating entity \"controller\" for hierarchy \"riscvsingle:rvsingle\|controller:c\"" {  } { { "riscvsingle.sv" "c" { Text "D:/Lab. Ark1/Prática_11/riscvsingle.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726457875780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec riscvsingle:rvsingle\|controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"riscvsingle:rvsingle\|controller:c\|maindec:md\"" {  } { { "controller.sv" "md" { Text "D:/Lab. Ark1/Prática_11/controller.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726457875781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec riscvsingle:rvsingle\|controller:c\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"riscvsingle:rvsingle\|controller:c\|aludec:ad\"" {  } { { "controller.sv" "ad" { Text "D:/Lab. Ark1/Prática_11/controller.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726457875783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath riscvsingle:rvsingle\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\"" {  } { { "riscvsingle.sv" "dp" { Text "D:/Lab. Ark1/Prática_11/riscvsingle.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726457875788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr riscvsingle:rvsingle\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "D:/Lab. Ark1/Prática_11/datapath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726457875791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder riscvsingle:rvsingle\|datapath:dp\|adder:pcadd4 " "Elaborating entity \"adder\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|adder:pcadd4\"" {  } { { "datapath.sv" "pcadd4" { Text "D:/Lab. Ark1/Prática_11/datapath.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726457875793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 riscvsingle:rvsingle\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "D:/Lab. Ark1/Prática_11/datapath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726457875795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile riscvsingle:rvsingle\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "D:/Lab. Ark1/Prática_11/datapath.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726457875797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend riscvsingle:rvsingle\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "D:/Lab. Ark1/Prática_11/datapath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726457875799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu riscvsingle:rvsingle\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|alu:alu\"" {  } { { "datapath.sv" "alu" { Text "D:/Lab. Ark1/Prática_11/datapath.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726457875802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 riscvsingle:rvsingle\|datapath:dp\|mux3:resultmux " "Elaborating entity \"mux3\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|mux3:resultmux\"" {  } { { "datapath.sv" "resultmux" { Text "D:/Lab. Ark1/Prática_11/datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726457875804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem " "Elaborating entity \"imem\" for hierarchy \"imem:imem\"" {  } { { "top.sv" "imem" { Text "D:/Lab. Ark1/Prática_11/top.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726457875808 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "11 0 63 imem.sv(20) " "Verilog HDL warning at imem.sv(20): number of words (11) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "imem.sv" "" { Text "D:/Lab. Ark1/Prática_11/imem.sv" 20 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1726457875809 "|top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.sv(17) " "Net \"RAM.data_a\" at imem.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "D:/Lab. Ark1/Prática_11/imem.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1726457875827 "|top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.sv(17) " "Net \"RAM.waddr_a\" at imem.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "D:/Lab. Ark1/Prática_11/imem.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1726457875829 "|top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.sv(17) " "Net \"RAM.we_a\" at imem.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "D:/Lab. Ark1/Prática_11/imem.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1726457875829 "|top|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmem\"" {  } { { "top.sv" "dmem" { Text "D:/Lab. Ark1/Prática_11/top.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726457875861 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "riscvsingle:rvsingle\|datapath:dp\|regfile:rf\|rf " "RAM logic \"riscvsingle:rvsingle\|datapath:dp\|regfile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "regfile.sv" "rf" { Text "D:/Lab. Ark1/Prática_11/regfile.sv" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1726457876434 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dmem:dmem\|RAM " "RAM logic \"dmem:dmem\|RAM\" is uninferred due to asynchronous read logic" {  } { { "dmem.sv" "RAM" { Text "D:/Lab. Ark1/Prática_11/dmem.sv" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1726457876434 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1726457876434 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Lab. Ark1/Prática_11/db/Pratica11.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Lab. Ark1/Prática_11/db/Pratica11.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1726457876437 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1726457877637 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MemWrite GND " "Pin \"MemWrite\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/Lab. Ark1/Prática_11/top.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1726457878427 "|top|MemWrite"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrOut\[2\] GND " "Pin \"InstrOut\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/Lab. Ark1/Prática_11/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1726457878427 "|top|InstrOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrOut\[3\] GND " "Pin \"InstrOut\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/Lab. Ark1/Prática_11/top.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1726457878427 "|top|InstrOut[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1726457878427 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1726457878637 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Lab. Ark1/Prática_11/output_files/Pratica11.map.smsg " "Generated suppressed messages file D:/Lab. Ark1/Prática_11/output_files/Pratica11.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1726457880634 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1726457881164 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726457881164 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2859 " "Implemented 2859 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1726457881647 ""} { "Info" "ICUT_CUT_TM_OPINS" "129 " "Implemented 129 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1726457881647 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2728 " "Implemented 2728 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1726457881647 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1726457881647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "404 " "Peak virtual memory: 404 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1726457881885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 16 00:38:01 2024 " "Processing ended: Mon Sep 16 00:38:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1726457881885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1726457881885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1726457881885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1726457881885 ""}
