<profile>

<section name = "Vivado HLS Report for 'dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s'" level="0">
<item name = "Date">Tue Jul 20 16:26:06 2021
</item>
<item name = "Version">2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.263 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4, 4, 20.000 ns, 20.000 ns, 4, 4, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_320">dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s, 2, 2, 10.000 ns, 10.000 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 6, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 26, 530, 615, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 213, -</column>
<column name="Register">-, -, 263, -, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_320">dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s, 0, 26, 530, 615, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="io_acc_block_signal_op49">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op6">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="data_stream_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_10_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_11_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_12_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_13_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_14_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_15_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_8_V_blk_n">9, 2, 1, 2</column>
<column name="data_stream_V_data_9_V_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="res_stream_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_1_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="data_0_V_reg_414">16, 0, 16, 0</column>
<column name="data_10_V_reg_464">16, 0, 16, 0</column>
<column name="data_11_V_reg_469">16, 0, 16, 0</column>
<column name="data_12_V_reg_474">16, 0, 16, 0</column>
<column name="data_13_V_reg_479">16, 0, 16, 0</column>
<column name="data_14_V_reg_484">16, 0, 16, 0</column>
<column name="data_15_V_reg_489">16, 0, 16, 0</column>
<column name="data_1_V_reg_419">16, 0, 16, 0</column>
<column name="data_2_V_reg_424">16, 0, 16, 0</column>
<column name="data_3_V_reg_429">16, 0, 16, 0</column>
<column name="data_4_V_reg_434">16, 0, 16, 0</column>
<column name="data_5_V_reg_439">16, 0, 16, 0</column>
<column name="data_6_V_reg_444">16, 0, 16, 0</column>
<column name="data_7_V_reg_449">16, 0, 16, 0</column>
<column name="data_8_V_reg_454">16, 0, 16, 0</column>
<column name="data_9_V_reg_459">16, 0, 16, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,2u&gt;,config12&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,2u&gt;,config12&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,2u&gt;,config12&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,2u&gt;,config12&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,2u&gt;,config12&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,2u&gt;,config12&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,2u&gt;,config12&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,2u&gt;,config12&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,2u&gt;,config12&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, dense&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,2u&gt;,config12&gt;, return value</column>
<column name="data_stream_V_data_0_V_dout">in, 16, ap_fifo, data_stream_V_data_0_V, pointer</column>
<column name="data_stream_V_data_0_V_empty_n">in, 1, ap_fifo, data_stream_V_data_0_V, pointer</column>
<column name="data_stream_V_data_0_V_read">out, 1, ap_fifo, data_stream_V_data_0_V, pointer</column>
<column name="data_stream_V_data_1_V_dout">in, 16, ap_fifo, data_stream_V_data_1_V, pointer</column>
<column name="data_stream_V_data_1_V_empty_n">in, 1, ap_fifo, data_stream_V_data_1_V, pointer</column>
<column name="data_stream_V_data_1_V_read">out, 1, ap_fifo, data_stream_V_data_1_V, pointer</column>
<column name="data_stream_V_data_2_V_dout">in, 16, ap_fifo, data_stream_V_data_2_V, pointer</column>
<column name="data_stream_V_data_2_V_empty_n">in, 1, ap_fifo, data_stream_V_data_2_V, pointer</column>
<column name="data_stream_V_data_2_V_read">out, 1, ap_fifo, data_stream_V_data_2_V, pointer</column>
<column name="data_stream_V_data_3_V_dout">in, 16, ap_fifo, data_stream_V_data_3_V, pointer</column>
<column name="data_stream_V_data_3_V_empty_n">in, 1, ap_fifo, data_stream_V_data_3_V, pointer</column>
<column name="data_stream_V_data_3_V_read">out, 1, ap_fifo, data_stream_V_data_3_V, pointer</column>
<column name="data_stream_V_data_4_V_dout">in, 16, ap_fifo, data_stream_V_data_4_V, pointer</column>
<column name="data_stream_V_data_4_V_empty_n">in, 1, ap_fifo, data_stream_V_data_4_V, pointer</column>
<column name="data_stream_V_data_4_V_read">out, 1, ap_fifo, data_stream_V_data_4_V, pointer</column>
<column name="data_stream_V_data_5_V_dout">in, 16, ap_fifo, data_stream_V_data_5_V, pointer</column>
<column name="data_stream_V_data_5_V_empty_n">in, 1, ap_fifo, data_stream_V_data_5_V, pointer</column>
<column name="data_stream_V_data_5_V_read">out, 1, ap_fifo, data_stream_V_data_5_V, pointer</column>
<column name="data_stream_V_data_6_V_dout">in, 16, ap_fifo, data_stream_V_data_6_V, pointer</column>
<column name="data_stream_V_data_6_V_empty_n">in, 1, ap_fifo, data_stream_V_data_6_V, pointer</column>
<column name="data_stream_V_data_6_V_read">out, 1, ap_fifo, data_stream_V_data_6_V, pointer</column>
<column name="data_stream_V_data_7_V_dout">in, 16, ap_fifo, data_stream_V_data_7_V, pointer</column>
<column name="data_stream_V_data_7_V_empty_n">in, 1, ap_fifo, data_stream_V_data_7_V, pointer</column>
<column name="data_stream_V_data_7_V_read">out, 1, ap_fifo, data_stream_V_data_7_V, pointer</column>
<column name="data_stream_V_data_8_V_dout">in, 16, ap_fifo, data_stream_V_data_8_V, pointer</column>
<column name="data_stream_V_data_8_V_empty_n">in, 1, ap_fifo, data_stream_V_data_8_V, pointer</column>
<column name="data_stream_V_data_8_V_read">out, 1, ap_fifo, data_stream_V_data_8_V, pointer</column>
<column name="data_stream_V_data_9_V_dout">in, 16, ap_fifo, data_stream_V_data_9_V, pointer</column>
<column name="data_stream_V_data_9_V_empty_n">in, 1, ap_fifo, data_stream_V_data_9_V, pointer</column>
<column name="data_stream_V_data_9_V_read">out, 1, ap_fifo, data_stream_V_data_9_V, pointer</column>
<column name="data_stream_V_data_10_V_dout">in, 16, ap_fifo, data_stream_V_data_10_V, pointer</column>
<column name="data_stream_V_data_10_V_empty_n">in, 1, ap_fifo, data_stream_V_data_10_V, pointer</column>
<column name="data_stream_V_data_10_V_read">out, 1, ap_fifo, data_stream_V_data_10_V, pointer</column>
<column name="data_stream_V_data_11_V_dout">in, 16, ap_fifo, data_stream_V_data_11_V, pointer</column>
<column name="data_stream_V_data_11_V_empty_n">in, 1, ap_fifo, data_stream_V_data_11_V, pointer</column>
<column name="data_stream_V_data_11_V_read">out, 1, ap_fifo, data_stream_V_data_11_V, pointer</column>
<column name="data_stream_V_data_12_V_dout">in, 16, ap_fifo, data_stream_V_data_12_V, pointer</column>
<column name="data_stream_V_data_12_V_empty_n">in, 1, ap_fifo, data_stream_V_data_12_V, pointer</column>
<column name="data_stream_V_data_12_V_read">out, 1, ap_fifo, data_stream_V_data_12_V, pointer</column>
<column name="data_stream_V_data_13_V_dout">in, 16, ap_fifo, data_stream_V_data_13_V, pointer</column>
<column name="data_stream_V_data_13_V_empty_n">in, 1, ap_fifo, data_stream_V_data_13_V, pointer</column>
<column name="data_stream_V_data_13_V_read">out, 1, ap_fifo, data_stream_V_data_13_V, pointer</column>
<column name="data_stream_V_data_14_V_dout">in, 16, ap_fifo, data_stream_V_data_14_V, pointer</column>
<column name="data_stream_V_data_14_V_empty_n">in, 1, ap_fifo, data_stream_V_data_14_V, pointer</column>
<column name="data_stream_V_data_14_V_read">out, 1, ap_fifo, data_stream_V_data_14_V, pointer</column>
<column name="data_stream_V_data_15_V_dout">in, 16, ap_fifo, data_stream_V_data_15_V, pointer</column>
<column name="data_stream_V_data_15_V_empty_n">in, 1, ap_fifo, data_stream_V_data_15_V, pointer</column>
<column name="data_stream_V_data_15_V_read">out, 1, ap_fifo, data_stream_V_data_15_V, pointer</column>
<column name="res_stream_V_data_0_V_din">out, 16, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_full_n">in, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_write">out, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_1_V_din">out, 16, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_full_n">in, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_write">out, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
</table>
</item>
</section>
</profile>
