$date
	Wed Nov 04 00:26:02 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module vm_tb $end
$var wire 2 ! z [1:0] $end
$var reg 1 " D $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % n $end
$var reg 1 & q $end
$var reg 1 ' reset $end
$scope module v1 $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 % n $end
$var wire 1 & q $end
$var wire 1 ' reset $end
$var reg 3 ( current_state [2:0] $end
$var reg 3 ) next_state [2:0] $end
$var reg 2 * z [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b0 )
b0 (
1'
0&
0%
0$
0#
0"
b0 !
$end
#6
b1 )
1"
1%
#10
b10 )
b1 (
1#
#12
0"
0%
#20
0#
#27
b110 )
1"
1&
#30
b11 !
b11 *
b0 )
b110 (
1#
#32
0"
0&
#40
0#
#47
1"
1$
#50
b0 !
b0 *
b10 )
b0 (
1#
#52
0"
0$
#60
0#
#67
b1 )
1"
1$
1%
#70
b10 )
b1 (
1#
#72
0"
0$
0%
#80
0#
#87
1"
1&
1%
#90
b1 !
b1 *
b0 )
b10 (
1#
#92
0"
0&
0%
#100
0#
#110
b0 !
b0 *
b0 (
1#
#112
