INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/parity_checker/parity_checker.srcs/sources_1/new/even_parity_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module even_parity_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/parity_checker/parity_checker.srcs/sim_1/new/even_parity_checker_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module even_parity_checker_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/parity_checker/parity_checker.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
