

================================================================
== Vitis HLS Report for 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s'
================================================================
* Date:           Sun Jul 13 08:32:53 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hls_sparse_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.610 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|     1413|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     10|        0|       50|     -|
|Memory               |       12|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|       99|     -|
|Register             |        -|      -|     1255|      256|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       12|     10|     1255|     1818|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------+---------------------+---------+----+---+----+-----+
    |          Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+---------------------+---------+----+---+----+-----+
    |mul_18s_17ns_26_1_1_U1792  |mul_18s_17ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_18s_17ns_26_1_1_U1793  |mul_18s_17ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_18s_17ns_26_1_1_U1794  |mul_18s_17ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_18s_17ns_26_1_1_U1795  |mul_18s_17ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_18s_17ns_26_1_1_U1796  |mul_18s_17ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_18s_17ns_26_1_1_U1797  |mul_18s_17ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_18s_17ns_26_1_1_U1798  |mul_18s_17ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_18s_17ns_26_1_1_U1799  |mul_18s_17ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_18s_17ns_26_1_1_U1800  |mul_18s_17ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_18s_17ns_26_1_1_U1801  |mul_18s_17ns_26_1_1  |        0|   1|  0|   5|    0|
    +---------------------------+---------------------+---------+----+---+----+-----+
    |Total                      |                     |        0|  10|  0|  50|    0|
    +---------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table_U     |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_bkb  |       10|  0|   0|    0|  1024|   17|     1|        17408|
    |invert_table_U  |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table_Rcud  |        2|  0|   0|    0|  1024|   18|     1|        18432|
    +----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                                                                  |       12|  0|   0|    0|  2048|   35|     2|        35840|
    +----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln51_10_fu_1010_p2     |         +|   0|  0|  25|          18|          18|
    |add_ln51_11_fu_1056_p2     |         +|   0|  0|  26|          19|          19|
    |add_ln51_12_fu_1070_p2     |         +|   0|  0|  25|          18|          18|
    |add_ln51_13_fu_1226_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln51_1_fu_1172_p2      |         +|   0|  0|  25|          18|          18|
    |add_ln51_2_fu_1220_p2      |         +|   0|  0|  25|          18|          18|
    |add_ln51_3_fu_1257_p2      |         +|   0|  0|  26|          19|          19|
    |add_ln51_4_fu_1271_p2      |         +|   0|  0|  25|          18|          18|
    |add_ln51_5_fu_776_p2       |         +|   0|  0|  25|          18|          18|
    |add_ln51_6_fu_820_p2       |         +|   0|  0|  25|          18|          18|
    |add_ln51_7_fu_866_p2       |         +|   0|  0|  26|          19|          19|
    |add_ln51_8_fu_880_p2       |         +|   0|  0|  25|          18|          18|
    |add_ln51_9_fu_966_p2       |         +|   0|  0|  25|          18|          18|
    |add_ln51_fu_1158_p2        |         +|   0|  0|  26|          19|          19|
    |sub_ln245_1_fu_544_p2      |         -|   0|  0|  26|          19|          19|
    |sub_ln245_2_fu_553_p2      |         -|   0|  0|  26|          19|          19|
    |sub_ln245_3_fu_562_p2      |         -|   0|  0|  26|          19|          19|
    |sub_ln245_4_fu_571_p2      |         -|   0|  0|  26|          19|          19|
    |sub_ln245_5_fu_580_p2      |         -|   0|  0|  26|          19|          19|
    |sub_ln245_6_fu_589_p2      |         -|   0|  0|  26|          19|          19|
    |sub_ln245_7_fu_598_p2      |         -|   0|  0|  26|          19|          19|
    |sub_ln245_8_fu_607_p2      |         -|   0|  0|  26|          19|          19|
    |sub_ln245_9_fu_616_p2      |         -|   0|  0|  26|          19|          19|
    |sub_ln245_fu_535_p2        |         -|   0|  0|  26|          19|          19|
    |and_ln51_1_fu_1290_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln51_2_fu_1302_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln51_3_fu_900_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln51_4_fu_912_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln51_5_fu_1090_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln51_6_fu_1102_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln51_fu_1192_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln66_1_fu_376_p2      |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln66_2_fu_396_p2      |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln66_3_fu_416_p2      |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln66_4_fu_436_p2      |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln66_5_fu_456_p2      |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln66_6_fu_476_p2      |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln66_7_fu_492_p2      |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln66_8_fu_508_p2      |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln66_fu_356_p2        |      icmp|   0|  0|  25|          18|          18|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |or_ln51_1_fu_930_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln51_2_fu_1120_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln51_fu_1320_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln51_10_fu_988_p3   |    select|   0|  0|  19|           1|          17|
    |select_ln51_11_fu_996_p3   |    select|   0|  0|  18|           1|          18|
    |select_ln51_12_fu_1032_p3  |    select|   0|  0|  19|           1|          17|
    |select_ln51_13_fu_1040_p3  |    select|   0|  0|  18|           1|          18|
    |select_ln51_14_fu_1126_p3  |    select|   0|  0|  18|           1|          17|
    |select_ln51_15_fu_1134_p3  |    select|   0|  0|  19|           1|          19|
    |select_ln51_16_fu_1142_p3  |    select|   0|  0|  18|           1|          18|
    |select_ln51_17_fu_1336_p3  |    select|   0|  0|  10|           1|           9|
    |select_ln51_18_fu_1344_p3  |    select|   0|  0|  11|           1|          11|
    |select_ln51_19_fu_1352_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln51_1_fu_1212_p3   |    select|   0|  0|  18|           1|          18|
    |select_ln51_2_fu_1240_p3   |    select|   0|  0|  17|           1|           2|
    |select_ln51_3_fu_798_p3    |    select|   0|  0|  19|           1|          17|
    |select_ln51_4_fu_806_p3    |    select|   0|  0|  18|           1|          18|
    |select_ln51_5_fu_842_p3    |    select|   0|  0|  19|           1|          17|
    |select_ln51_6_fu_850_p3    |    select|   0|  0|  18|           1|          18|
    |select_ln51_7_fu_936_p3    |    select|   0|  0|  18|           1|          17|
    |select_ln51_8_fu_944_p3    |    select|   0|  0|  19|           1|          19|
    |select_ln51_9_fu_952_p3    |    select|   0|  0|  18|           1|          18|
    |select_ln51_fu_1204_p3     |    select|   0|  0|  19|           1|          17|
    |select_ln66_1_fu_388_p3    |    select|   0|  0|  18|           1|          18|
    |select_ln66_2_fu_408_p3    |    select|   0|  0|  18|           1|          18|
    |select_ln66_3_fu_428_p3    |    select|   0|  0|  18|           1|          18|
    |select_ln66_4_fu_448_p3    |    select|   0|  0|  18|           1|          18|
    |select_ln66_5_fu_468_p3    |    select|   0|  0|  18|           1|          18|
    |select_ln66_6_fu_486_p3    |    select|   0|  0|  18|           1|          18|
    |select_ln66_7_fu_502_p3    |    select|   0|  0|  18|           1|          18|
    |select_ln66_fu_368_p3      |    select|   0|  0|  18|           1|          18|
    |x_max_fu_520_p3            |    select|   0|  0|  18|           1|          18|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln51_10_fu_1084_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln51_11_fu_1096_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln51_12_fu_1108_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln51_13_fu_1114_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln51_1_fu_1198_p2      |       xor|   0|  0|   2|           1|           1|
    |xor_ln51_2_fu_1284_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln51_3_fu_1296_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln51_4_fu_1308_p2      |       xor|   0|  0|   2|           1|           1|
    |xor_ln51_5_fu_1314_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln51_6_fu_894_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln51_7_fu_906_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln51_8_fu_918_p2       |       xor|   0|  0|   2|           1|           1|
    |xor_ln51_9_fu_924_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln51_fu_1186_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_1_fu_382_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_2_fu_402_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_3_fu_422_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_4_fu_442_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_5_fu_462_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_6_fu_480_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_7_fu_496_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_8_fu_514_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_fu_362_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|1413|         671|        1139|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_done        |   9|          2|    1|          2|
    |layer16_out_0  |   9|          2|   16|         32|
    |layer16_out_1  |   9|          2|   16|         32|
    |layer16_out_2  |   9|          2|   16|         32|
    |layer16_out_3  |   9|          2|   16|         32|
    |layer16_out_4  |   9|          2|   16|         32|
    |layer16_out_5  |   9|          2|   16|         32|
    |layer16_out_6  |   9|          2|   16|         32|
    |layer16_out_7  |   9|          2|   16|         32|
    |layer16_out_8  |   9|          2|   16|         32|
    |layer16_out_9  |   9|          2|   16|         32|
    +---------------+----+-----------+-----+-----------+
    |Total          |  99|         22|  161|        322|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |exp_res_1_reg_1731                |  17|   0|   17|          0|
    |exp_res_2_reg_1737                |  17|   0|   17|          0|
    |exp_res_3_reg_1743                |  17|   0|   17|          0|
    |exp_res_4_reg_1749                |  17|   0|   17|          0|
    |exp_res_5_reg_1755                |  17|   0|   17|          0|
    |exp_res_6_reg_1761                |  17|   0|   17|          0|
    |exp_res_7_reg_1767                |  17|   0|   17|          0|
    |exp_res_8_reg_1783                |  17|   0|   17|          0|
    |exp_res_8_reg_1783_pp0_iter5_reg  |  17|   0|   17|          0|
    |exp_res_9_reg_1788                |  17|   0|   17|          0|
    |exp_res_9_reg_1788_pp0_iter5_reg  |  17|   0|   17|          0|
    |exp_res_reg_1725                  |  17|   0|   17|          0|
    |layer16_out_0_preg                |  16|   0|   16|          0|
    |layer16_out_1_preg                |  16|   0|   16|          0|
    |layer16_out_2_preg                |  16|   0|   16|          0|
    |layer16_out_3_preg                |  16|   0|   16|          0|
    |layer16_out_4_preg                |  16|   0|   16|          0|
    |layer16_out_5_preg                |  16|   0|   16|          0|
    |layer16_out_6_preg                |  16|   0|   16|          0|
    |layer16_out_7_preg                |  16|   0|   16|          0|
    |layer16_out_8_preg                |  16|   0|   16|          0|
    |layer16_out_9_preg                |  16|   0|   16|          0|
    |p_read164_reg_1613                |  18|   0|   18|          0|
    |p_read265_reg_1608                |  18|   0|   18|          0|
    |p_read366_reg_1603                |  18|   0|   18|          0|
    |p_read467_reg_1598                |  18|   0|   18|          0|
    |p_read568_reg_1593                |  18|   0|   18|          0|
    |p_read63_reg_1618                 |  18|   0|   18|          0|
    |p_read669_reg_1588                |  18|   0|   18|          0|
    |p_read770_reg_1583                |  18|   0|   18|          0|
    |p_read871_reg_1576                |  18|   0|   18|          0|
    |p_read972_reg_1569                |  18|   0|   18|          0|
    |select_ln51_1_reg_1793            |  18|   0|   18|          0|
    |select_ln51_2_reg_1799            |  17|   0|   17|          0|
    |select_ln66_2_reg_1623            |  18|   0|   18|          0|
    |select_ln66_5_reg_1629            |  18|   0|   18|          0|
    |tmp_154_reg_1645                  |  10|   0|   10|          0|
    |tmp_155_reg_1650                  |  10|   0|   10|          0|
    |tmp_156_reg_1655                  |  10|   0|   10|          0|
    |tmp_157_reg_1660                  |  10|   0|   10|          0|
    |tmp_158_reg_1665                  |  10|   0|   10|          0|
    |tmp_159_reg_1670                  |  10|   0|   10|          0|
    |tmp_160_reg_1675                  |  10|   0|   10|          0|
    |tmp_160_reg_1675_pp0_iter2_reg    |  10|   0|   10|          0|
    |tmp_161_reg_1680                  |  10|   0|   10|          0|
    |tmp_161_reg_1680_pp0_iter2_reg    |  10|   0|   10|          0|
    |tmp_reg_1635                      |  10|   0|   10|          0|
    |tmp_s_reg_1640                    |  10|   0|   10|          0|
    |exp_res_1_reg_1731                |  64|  32|   17|          0|
    |exp_res_2_reg_1737                |  64|  32|   17|          0|
    |exp_res_3_reg_1743                |  64|  32|   17|          0|
    |exp_res_4_reg_1749                |  64|  32|   17|          0|
    |exp_res_5_reg_1755                |  64|  32|   17|          0|
    |exp_res_6_reg_1761                |  64|  32|   17|          0|
    |exp_res_7_reg_1767                |  64|  32|   17|          0|
    |exp_res_reg_1725                  |  64|  32|   17|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1255| 256|  879|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config16>|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config16>|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config16>|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config16>|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config16>|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config16>|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config16>|  return value|
|p_read                |   in|   18|     ap_none|                                                          p_read|        scalar|
|p_read1               |   in|   18|     ap_none|                                                         p_read1|        scalar|
|p_read2               |   in|   18|     ap_none|                                                         p_read2|        scalar|
|p_read3               |   in|   18|     ap_none|                                                         p_read3|        scalar|
|p_read4               |   in|   18|     ap_none|                                                         p_read4|        scalar|
|p_read5               |   in|   18|     ap_none|                                                         p_read5|        scalar|
|p_read6               |   in|   18|     ap_none|                                                         p_read6|        scalar|
|p_read7               |   in|   18|     ap_none|                                                         p_read7|        scalar|
|p_read8               |   in|   18|     ap_none|                                                         p_read8|        scalar|
|p_read9               |   in|   18|     ap_none|                                                         p_read9|        scalar|
|layer16_out_0         |  out|   16|      ap_vld|                                                   layer16_out_0|       pointer|
|layer16_out_0_ap_vld  |  out|    1|      ap_vld|                                                   layer16_out_0|       pointer|
|layer16_out_1         |  out|   16|      ap_vld|                                                   layer16_out_1|       pointer|
|layer16_out_1_ap_vld  |  out|    1|      ap_vld|                                                   layer16_out_1|       pointer|
|layer16_out_2         |  out|   16|      ap_vld|                                                   layer16_out_2|       pointer|
|layer16_out_2_ap_vld  |  out|    1|      ap_vld|                                                   layer16_out_2|       pointer|
|layer16_out_3         |  out|   16|      ap_vld|                                                   layer16_out_3|       pointer|
|layer16_out_3_ap_vld  |  out|    1|      ap_vld|                                                   layer16_out_3|       pointer|
|layer16_out_4         |  out|   16|      ap_vld|                                                   layer16_out_4|       pointer|
|layer16_out_4_ap_vld  |  out|    1|      ap_vld|                                                   layer16_out_4|       pointer|
|layer16_out_5         |  out|   16|      ap_vld|                                                   layer16_out_5|       pointer|
|layer16_out_5_ap_vld  |  out|    1|      ap_vld|                                                   layer16_out_5|       pointer|
|layer16_out_6         |  out|   16|      ap_vld|                                                   layer16_out_6|       pointer|
|layer16_out_6_ap_vld  |  out|    1|      ap_vld|                                                   layer16_out_6|       pointer|
|layer16_out_7         |  out|   16|      ap_vld|                                                   layer16_out_7|       pointer|
|layer16_out_7_ap_vld  |  out|    1|      ap_vld|                                                   layer16_out_7|       pointer|
|layer16_out_8         |  out|   16|      ap_vld|                                                   layer16_out_8|       pointer|
|layer16_out_8_ap_vld  |  out|    1|      ap_vld|                                                   layer16_out_8|       pointer|
|layer16_out_9         |  out|   16|      ap_vld|                                                   layer16_out_9|       pointer|
|layer16_out_9_ap_vld  |  out|    1|      ap_vld|                                                   layer16_out_9|       pointer|
+----------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

