#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Aug  1 09:29:29 2024
# Process ID: 19717
# Current directory: /home/nothon/fpga2C
# Command line: vivado
# Log file: /home/nothon/fpga2C/vivado.log
# Journal file: /home/nothon/fpga2C/vivado.jou
# Running On        :nothon-Swift-SF314-57
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :Intel(R) Core(TM) i7-1065G7 CPU @ 1.30GHz
# CPU Frequency     :2368.212 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :7990 MB
# Swap memory       :21474 MB
# Total Virtual     :29465 MB
# Available Virtual :24088 MB
#-----------------------------------------------------------
start_gui
open_project /home/nothon/fpga2C/ZTurnV2/ZTurnV2.xpr
open_run impl_1
update_compile_order -fileset sources_1
close_design
open_bd_design {/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd}
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property IOSTANDARD HSTL_II_18 [get_ports [list {lvds_dout0_1_n[0]}]]
set_property IOSTANDARD LVDS [get_ports [list {lvds_dout0_1_n[0]}]]
undo
undo
open_run impl_1
close_design
close_design
open_bd_design {/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd}
startgroup
set_property CONFIG.SYSTEM_DATA_WIDTH {1} [get_bd_cells lvds_selectio_sync_0]
endgroup
save_bd_design
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {main_design_noip_lvds_stream_0_1 main_design_noip_lvds_stream_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {main_design_noip_lvds_stream_0_1 main_design_noip_lvds_stream_0_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets noip_lvds_stream_1_fifo_write] [get_bd_intf_nets noip_lvds_stream_1_fifo_read] [get_bd_nets noip_lvds_stream_1_fifo_srst] [get_bd_cells fifo_generator_1]
delete_bd_objs [get_bd_intf_nets noip_lvds_stream_0_fifo_write] [get_bd_intf_nets noip_lvds_stream_0_fifo_read] [get_bd_nets noip_lvds_stream_0_fifo_srst] [get_bd_cells fifo_generator_0]
save_bd_design
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {main_design_noip_lvds_stream_0_1 main_design_noip_lvds_stream_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {main_design_noip_lvds_stream_0_1 main_design_noip_lvds_stream_0_0}] -no_script -sync -force -quiet
connect_bd_net [get_bd_pins noip_lvds_stream_0/lvds_clk_div] [get_bd_pins lvds_selectio_data_0/clk_div_out]
delete_bd_objs [get_bd_nets zero_bitslip_const_dout]
connect_bd_net [get_bd_pins lvds_selectio_data_0/bitslip] [get_bd_pins noip_lvds_stream_1/bitslip]
connect_bd_net [get_bd_pins noip_lvds_stream_1/lvds_sync_word] [get_bd_pins lvds_selectio_sync_0/data_in_to_device]
delete_bd_objs [get_bd_nets lvds_selectio_sync_0_data_in_to_device]
delete_bd_objs [get_bd_nets noip_lvds_stream_1_bitslip]
connect_bd_net [get_bd_pins noip_lvds_stream_0/bitslip] [get_bd_pins lvds_selectio_data_0/bitslip]
set_property CONFIG.CONST_WIDTH {1} [get_bd_cells zero_bitslip_const]
connect_bd_net [get_bd_pins zero_bitslip_const/dout] [get_bd_pins lvds_selectio_sync_0/bitslip]
save_bd_design
connect_bd_net [get_bd_pins noip_lvds_stream_0/lvds_sync_word] [get_bd_pins lvds_selectio_sync_0/data_in_to_device]
set_property location {3 1247 1031} [get_bd_cells proc_sys_reset_0]
save_bd_design
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {main_design_noip_lvds_stream_0_1 main_design_noip_lvds_stream_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {main_design_noip_lvds_stream_0_1 main_design_noip_lvds_stream_0_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
connect_bd_net [get_bd_pins noip_lvds_stream_0/lvds_data_word] [get_bd_pins lvds_selectio_data_0/data_in_to_device]
save_bd_design
generate_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
catch { config_ip_cache -export [get_ips -all main_design_noip_lvds_stream_0_0] }
catch { config_ip_cache -export [get_ips -all main_design_noip_lvds_stream_0_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slid_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_2] }
export_ip_user_files -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
launch_runs main_design_noip_lvds_stream_0_0_synth_1 main_design_noip_lvds_stream_0_1_synth_1 -jobs 4
wait_on_run main_design_noip_lvds_stream_0_0_synth_1
wait_on_run main_design_noip_lvds_stream_0_1_synth_1
export_simulation -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -directory /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/sim_scripts -ip_user_files_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files -ipstatic_source_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/modelsim} {questa=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/questa} {xcelium=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/xcelium} {vcs=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/vcs} {riviera=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
synth_design -rtl -rtl_skip_mlo -name rtl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
open_run impl_1
show_objects -name wizard* [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ BMEM.*.* } ]
open_bd_design {/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd}
close_bd_design [get_bd_designs main_design]
show_objects -name *selectio* [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ BMEM.*.* } ]
open_bd_design {/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd}
close_design
delete_bd_objs [get_bd_nets lvds_data_0_concat_n_dout]
delete_bd_objs [get_bd_nets lvds_data_0_concat_p_dout]
connect_bd_net [get_bd_pins lvds_selectio_data_0/data_in_from_pins_p] [get_bd_pins lvds_data_0_concat_p/dout]
connect_bd_net [get_bd_pins lvds_data_0_concat_n/dout] [get_bd_pins lvds_selectio_data_0/data_in_from_pins_n]
delete_bd_objs [get_bd_nets lvds_clk_0_n_1]
delete_bd_objs [get_bd_nets lvds_clk_0_p_1]
connect_bd_net [get_bd_ports lvds_clk_0_n] [get_bd_pins lvds_selectio_data_0/clk_in_n]
connect_bd_net [get_bd_ports lvds_clk_0_n] [get_bd_pins lvds_selectio_sync_0/clk_in_n]
connect_bd_net [get_bd_ports lvds_clk_0_p] [get_bd_pins lvds_selectio_sync_0/clk_in_p]
connect_bd_net [get_bd_ports lvds_clk_0_p] [get_bd_pins lvds_selectio_data_0/clk_in_p]
save_bd_design
generate_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slid_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_2] }
export_ip_user_files -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
export_simulation -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -directory /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/sim_scripts -ip_user_files_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files -ipstatic_source_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/modelsim} {questa=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/questa} {xcelium=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/xcelium} {vcs=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/vcs} {riviera=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -rtl_skip_mlo -name rtl_1
open_bd_design {/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd}
close_design
delete_bd_objs [get_bd_nets lvds_sync_0_p_1]
delete_bd_objs [get_bd_nets lvds_sync_0_n_1]
save_bd_design
connect_bd_net [get_bd_ports lvds_sync_0_n] [get_bd_pins lvds_selectio_sync_0/data_in_from_pins_n]
connect_bd_net [get_bd_ports lvds_sync_0_p] [get_bd_pins lvds_selectio_sync_0/data_in_from_pins_p]
save_bd_design
generate_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slid_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_2] }
export_ip_user_files -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
export_simulation -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -directory /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/sim_scripts -ip_user_files_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files -ipstatic_source_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/modelsim} {questa=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/questa} {xcelium=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/xcelium} {vcs=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/vcs} {riviera=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -rtl_skip_mlo -name rtl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
refresh_design
set_property package_pin "" [get_ports [list  {lvds_clk_0_p[0]}]]
startgroup
set_property prohibit 1 [get_bels IOB_X1Y146/PAD]
set_property prohibit 1 [get_sites B19]
endgroup
startgroup
set_property prohibit 0 [get_bels IOB_X1Y146/PAD]
set_property prohibit 0 [get_sites B19]
endgroup
place_ports {lvds_clk_0_p[0]} B19
place_ports {lvds_clk_0_p[0]} B19
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
refresh_design
close_design
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
close_design
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
open_bd_design {/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd}
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
synth_design -top main_design_wrapper -part xc7z020clg400-2 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
open_bd_design {/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {main_design_noip_lvds_stream_0_1 main_design_noip_lvds_stream_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {main_design_noip_lvds_stream_0_1 main_design_noip_lvds_stream_0_0}] -no_script -sync -force -quiet
delete_bd_objs [get_bd_nets lvds_data_0_concat_n_dout] [get_bd_nets lvds_data_0_concat_p_dout] [get_bd_nets noip_lvds_stream_0_bitslip] [get_bd_nets lvds_selectio_data_0_data_in_to_device] [get_bd_nets lvds_selectio_data_0_clk_div_out] [get_bd_cells lvds_selectio_data_0]
undo
startgroup
set_property CONFIG.SYSTEM_DATA_WIDTH {5} [get_bd_cells lvds_selectio_data_0]
delete_bd_objs [get_bd_nets lvds_selectio_data_0_data_in_to_device]
endgroup
connect_bd_net [get_bd_pins lvds_selectio_data_0/clk_div_out] [get_bd_pins noip_lvds_stream_0/lvds_deserialized]
save_bd_design
startgroup
set_property CONFIG.NUM_PORTS {5} [get_bd_cells lvds_data_0_concat_p]
endgroup
delete_bd_objs [get_bd_nets lvds_selectio_sync_0_data_in_to_device] [get_bd_nets zero_bitslip_const_dout] [get_bd_nets lvds_sync_0_p_1] [get_bd_nets lvds_sync_0_n_1] [get_bd_cells lvds_selectio_sync_0]
connect_bd_net [get_bd_ports lvds_sync_0_p] [get_bd_pins lvds_data_0_concat_p/In4]
startgroup
set_property CONFIG.NUM_PORTS {5} [get_bd_cells lvds_data_0_concat_n]
endgroup
connect_bd_net [get_bd_ports lvds_sync_0_n] [get_bd_pins lvds_data_0_concat_n/In4]
save_bd_design
report_ip_status -name ip_status 
validate_bd_design
generate_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
catch { config_ip_cache -export [get_ips -all main_design_noip_lvds_stream_0_0] }
catch { config_ip_cache -export [get_ips -all main_design_noip_lvds_stream_0_1] }
catch { config_ip_cache -export [get_ips -all main_design_selectio_wiz_0_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slid_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_2] }
export_ip_user_files -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
launch_runs main_design_noip_lvds_stream_0_0_synth_1 main_design_noip_lvds_stream_0_1_synth_1 main_design_selectio_wiz_0_2_synth_1 -jobs 4
wait_on_run main_design_noip_lvds_stream_0_0_synth_1
wait_on_run main_design_noip_lvds_stream_0_1_synth_1
wait_on_run main_design_selectio_wiz_0_2_synth_1
export_simulation -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -directory /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/sim_scripts -ip_user_files_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files -ipstatic_source_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/modelsim} {questa=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/questa} {xcelium=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/xcelium} {vcs=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/vcs} {riviera=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
report_ip_status -name ip_status 
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
refresh_design
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
open_run impl_1
open_bd_design {/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd}
delete_bd_objs [get_bd_cells zero_bitslip_const]
save_bd_design
close_design
generate_target all [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
launch_runs main_design_auto_pc_0_synth_1 main_design_auto_pc_1_synth_1 main_design_auto_ss_k_0_synth_1 main_design_auto_ss_k_1_synth_1 main_design_auto_ss_k_2_synth_1 main_design_auto_ss_slid_0_synth_1 main_design_auto_ss_slidr_0_synth_1 main_design_auto_ss_slidr_1_synth_1 main_design_auto_ss_slidr_2_synth_1 main_design_auto_us_df_0_synth_1 main_design_auto_us_df_1_synth_1 main_design_auto_us_df_2_synth_1 -jobs 4
wait_on_run main_design_auto_pc_0_synth_1
wait_on_run main_design_auto_pc_1_synth_1
wait_on_run main_design_auto_ss_k_0_synth_1
wait_on_run main_design_auto_ss_k_1_synth_1
wait_on_run main_design_auto_ss_k_2_synth_1
wait_on_run main_design_auto_ss_slid_0_synth_1
wait_on_run main_design_auto_ss_slidr_0_synth_1
wait_on_run main_design_auto_ss_slidr_1_synth_1
wait_on_run main_design_auto_ss_slidr_2_synth_1
wait_on_run main_design_auto_us_df_0_synth_1
wait_on_run main_design_auto_us_df_1_synth_1
wait_on_run main_design_auto_us_df_2_synth_1
wait_on_run main_design_auto_pc_0_synth_1 main_design_auto_pc_1_synth_1 main_design_auto_ss_k_0_synth_1 main_design_auto_ss_k_1_synth_1 main_design_auto_ss_k_2_synth_1 main_design_auto_ss_slid_0_synth_1 main_design_auto_ss_slidr_0_synth_1 main_design_auto_ss_slidr_1_synth_1 main_design_auto_ss_slidr_2_synth_1 main_design_auto_us_df_0_synth_1 main_design_auto_us_df_1_synth_1 main_design_auto_us_df_2_synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
