

================================================================
== Vivado HLS Report for 'iiccomm2'
================================================================
* Date:           Thu Aug  2 10:11:30 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        iiccomm2
* Solution:       iiccomm2
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|    8|    8|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|     616|    724|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     74|
|Register         |        -|      -|      42|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|     658|    798|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+-------------------------------+---------+-------+-----+-----+
    |             Instance            |             Module            | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------+-------------------------------+---------+-------+-----+-----+
    |iiccomm2_AXILiteS_s_axi_U        |iiccomm2_AXILiteS_s_axi        |        0|      0|   36|   40|
    |iiccomm2_bus_r_m_axi_U           |iiccomm2_bus_r_m_axi           |        2|      0|  512|  580|
    |iiccomm2_outValue_first_s_axi_U  |iiccomm2_outValue_first_s_axi  |        0|      0|   68|  104|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+
    |Total                            |                               |        2|      0|  616|  724|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  47|         10|    1|         10|
    |ap_sig_ioackin_bus_r_ARREADY  |   9|          2|    1|          2|
    |bus_r_blk_n_AR                |   9|          2|    1|          2|
    |bus_r_blk_n_R                 |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  74|         16|    4|         16|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   9|   0|    9|          0|
    |ap_reg_ioackin_bus_r_ARREADY  |   1|   0|    1|          0|
    |bus_addr_read_reg_68          |  32|   0|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |  42|   0|   42|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------------+-----+-----+------------+----------------+--------------+
|s_axi_AXILiteS_AWVALID        |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_AWREADY        | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_AWADDR         |  in |    4|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_WVALID         |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_WREADY         | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_WDATA          |  in |   32|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_WSTRB          |  in |    4|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_ARVALID        |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_ARREADY        | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_ARADDR         |  in |    4|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_RVALID         | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_RREADY         |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_RDATA          | out |   32|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_RRESP          | out |    2|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_BVALID         | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_BREADY         |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_BRESP          | out |    2|    s_axi   |    AXILiteS    |  return void |
|s_axi_outValue_first_AWVALID  |  in |    1|    s_axi   | outValue_first |    pointer   |
|s_axi_outValue_first_AWREADY  | out |    1|    s_axi   | outValue_first |    pointer   |
|s_axi_outValue_first_AWADDR   |  in |    5|    s_axi   | outValue_first |    pointer   |
|s_axi_outValue_first_WVALID   |  in |    1|    s_axi   | outValue_first |    pointer   |
|s_axi_outValue_first_WREADY   | out |    1|    s_axi   | outValue_first |    pointer   |
|s_axi_outValue_first_WDATA    |  in |   32|    s_axi   | outValue_first |    pointer   |
|s_axi_outValue_first_WSTRB    |  in |    4|    s_axi   | outValue_first |    pointer   |
|s_axi_outValue_first_ARVALID  |  in |    1|    s_axi   | outValue_first |    pointer   |
|s_axi_outValue_first_ARREADY  | out |    1|    s_axi   | outValue_first |    pointer   |
|s_axi_outValue_first_ARADDR   |  in |    5|    s_axi   | outValue_first |    pointer   |
|s_axi_outValue_first_RVALID   | out |    1|    s_axi   | outValue_first |    pointer   |
|s_axi_outValue_first_RREADY   |  in |    1|    s_axi   | outValue_first |    pointer   |
|s_axi_outValue_first_RDATA    | out |   32|    s_axi   | outValue_first |    pointer   |
|s_axi_outValue_first_RRESP    | out |    2|    s_axi   | outValue_first |    pointer   |
|s_axi_outValue_first_BVALID   | out |    1|    s_axi   | outValue_first |    pointer   |
|s_axi_outValue_first_BREADY   |  in |    1|    s_axi   | outValue_first |    pointer   |
|s_axi_outValue_first_BRESP    | out |    2|    s_axi   | outValue_first |    pointer   |
|ap_clk                        |  in |    1| ap_ctrl_hs |    iiccomm2    | return value |
|ap_rst_n                      |  in |    1| ap_ctrl_hs |    iiccomm2    | return value |
|interrupt                     | out |    1| ap_ctrl_hs |    iiccomm2    | return value |
|m_axi_bus_r_AWVALID           | out |    1|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_AWREADY           |  in |    1|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_AWADDR            | out |   32|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_AWID              | out |    1|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_AWLEN             | out |    8|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_AWSIZE            | out |    3|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_AWBURST           | out |    2|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_AWLOCK            | out |    2|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_AWCACHE           | out |    4|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_AWPROT            | out |    3|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_AWQOS             | out |    4|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_AWREGION          | out |    4|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_AWUSER            | out |    1|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_WVALID            | out |    1|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_WREADY            |  in |    1|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_WDATA             | out |   32|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_WSTRB             | out |    4|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_WLAST             | out |    1|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_WID               | out |    1|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_WUSER             | out |    1|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_ARVALID           | out |    1|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_ARREADY           |  in |    1|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_ARADDR            | out |   32|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_ARID              | out |    1|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_ARLEN             | out |    8|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_ARSIZE            | out |    3|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_ARBURST           | out |    2|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_ARLOCK            | out |    2|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_ARCACHE           | out |    4|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_ARPROT            | out |    3|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_ARQOS             | out |    4|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_ARREGION          | out |    4|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_ARUSER            | out |    1|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_RVALID            |  in |    1|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_RREADY            | out |    1|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_RDATA             |  in |   32|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_RLAST             |  in |    1|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_RID               |  in |    1|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_RUSER             |  in |    1|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_RRESP             |  in |    2|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_BVALID            |  in |    1|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_BREADY            | out |    1|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_BRESP             |  in |    2|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_BID               |  in |    1|    m_axi   |      bus_r     |    pointer   |
|m_axi_bus_r_BUSER             |  in |    1|    m_axi   |      bus_r     |    pointer   |
+------------------------------+-----+-----+------------+----------------+--------------+

