-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    data_0_val : IN STD_LOGIC_VECTOR (15 downto 0);
    data_1_val : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv16_3E0 : STD_LOGIC_VECTOR (15 downto 0) := "0000001111100000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal trunc_ln_reg_180 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln42_s_reg_186 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln42_32_reg_191 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln42_fu_58_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_shl5_fu_62_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl5_fu_62_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln42_fu_58_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal sub_ln42_fu_70_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln73_fu_86_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_90_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_90_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln73_87_fu_98_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln73_fu_86_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln73_fu_102_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_159_fu_118_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_159_fu_118_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln73_88_fu_126_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln73_84_fu_130_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln42_94_fu_146_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_fu_152_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln42_95_fu_149_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_288_fu_158_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_289_fu_163_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                trunc_ln42_32_reg_191 <= sub_ln73_84_fu_130_p2(19 downto 5);
                trunc_ln42_s_reg_186 <= sub_ln73_fu_102_p2(19 downto 5);
                trunc_ln_reg_180 <= sub_ln42_fu_70_p2(20 downto 5);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln58_288_fu_158_p2 <= std_logic_vector(unsigned(add_ln58_fu_152_p2) + unsigned(trunc_ln_reg_180));
    add_ln58_289_fu_163_p2 <= std_logic_vector(signed(sext_ln42_95_fu_149_p1) + signed(trunc_ln_reg_180));
    add_ln58_fu_152_p2 <= std_logic_vector(signed(sext_ln42_94_fu_146_p1) + signed(ap_const_lv16_3E0));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= (ap_const_logic_0 = ap_ce);
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= add_ln58_288_fu_158_p2;
    ap_return_1 <= add_ln58_289_fu_163_p2;
    p_shl5_fu_62_p1 <= data_0_val;
    p_shl5_fu_62_p3 <= (p_shl5_fu_62_p1 & ap_const_lv5_0);
        sext_ln42_94_fu_146_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_s_reg_186),16));

        sext_ln42_95_fu_149_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_32_reg_191),16));

    sext_ln42_fu_58_p0 <= data_0_val;
        sext_ln42_fu_58_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln42_fu_58_p0),21));

        sext_ln73_87_fu_98_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_fu_90_p3),20));

        sext_ln73_88_fu_126_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_159_fu_118_p3),20));

    sext_ln73_fu_86_p0 <= data_1_val;
        sext_ln73_fu_86_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln73_fu_86_p0),20));

    sub_ln42_fu_70_p2 <= std_logic_vector(unsigned(p_shl5_fu_62_p3) - unsigned(sext_ln42_fu_58_p1));
    sub_ln73_84_fu_130_p2 <= std_logic_vector(signed(sext_ln73_87_fu_98_p1) - signed(sext_ln73_88_fu_126_p1));
    sub_ln73_fu_102_p2 <= std_logic_vector(signed(sext_ln73_87_fu_98_p1) - signed(sext_ln73_fu_86_p1));
    tmp_159_fu_118_p1 <= data_1_val;
    tmp_159_fu_118_p3 <= (tmp_159_fu_118_p1 & ap_const_lv1_0);
    tmp_fu_90_p1 <= data_1_val;
    tmp_fu_90_p3 <= (tmp_fu_90_p1 & ap_const_lv3_0);
end behav;
