AL_FALSE,VAR_0
AL_UDMA_REV_ID_REV2,VAR_1
DMA_MAX_Q,VAR_2
UDMA_GEN_TGTADDR_CFG_MASK,FUNC_0
UDMA_GEN_TGTADDR_CFG_SHIFT,FUNC_1
UDMA_GEN_TGTID_CFG_TGTID_0_RX_Q_TGTID_DESC_EN_SHIFT,VAR_3
UDMA_GEN_TGTID_CFG_TGTID_0_RX_Q_TGTID_QUEUE_EN_SHIFT,VAR_4
UDMA_GEN_TGTID_CFG_TGTID_0_TX_Q_TGTID_DESC_EN_SHIFT,VAR_5
UDMA_GEN_TGTID_CFG_TGTID_0_TX_Q_TGTID_QUEUE_EN_SHIFT,VAR_6
UDMA_GEN_TGTID_CFG_TGTID_MASK,FUNC_2
UDMA_GEN_TGTID_CFG_TGTID_SHIFT,FUNC_3
al_assert,FUNC_4
al_reg_write32_masked,FUNC_5
al_udma_get_revision,FUNC_6
al_udma_gen_tgtid_conf_queue_set,FUNC_7
unit_regs,VAR_7
conf,VAR_8
qid,VAR_9
tx_tgtid_reg,VAR_10
rx_tgtid_reg,VAR_11
tx_tgtaddr_reg,VAR_12
rx_tgtaddr_reg,VAR_13
rev_id,VAR_14
