[2025-09-18 00:49:31] START suite=cs trace=streaming_phase4_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase4_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2726388 heartbeat IPC: 3.668 cumulative IPC: 3.668 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5239887 heartbeat IPC: 3.979 cumulative IPC: 3.817 (Simulation time: 00 hr 01 min 13 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5239887 cumulative IPC: 3.817 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5239887 cumulative IPC: 3.817 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 19115349 heartbeat IPC: 0.7207 cumulative IPC: 0.7207 (Simulation time: 00 hr 02 min 34 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 37448502 heartbeat IPC: 0.5455 cumulative IPC: 0.621 (Simulation time: 00 hr 04 min 17 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 52346668 heartbeat IPC: 0.6712 cumulative IPC: 0.6369 (Simulation time: 00 hr 05 min 47 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 67476674 heartbeat IPC: 0.6609 cumulative IPC: 0.6427 (Simulation time: 00 hr 07 min 22 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 84025303 heartbeat IPC: 0.6043 cumulative IPC: 0.6346 (Simulation time: 00 hr 08 min 52 sec)
Heartbeat CPU 0 instructions: 80000008 cycles: 101055269 heartbeat IPC: 0.5872 cumulative IPC: 0.6262 (Simulation time: 00 hr 10 min 29 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 118564910 heartbeat IPC: 0.5711 cumulative IPC: 0.6177 (Simulation time: 00 hr 12 min 12 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase4_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000015 cycles: 136685959 heartbeat IPC: 0.5518 cumulative IPC: 0.6086 (Simulation time: 00 hr 13 min 45 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 154650559 heartbeat IPC: 0.5567 cumulative IPC: 0.6024 (Simulation time: 00 hr 15 min 18 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 167115290 cumulative IPC: 0.5984 (Simulation time: 00 hr 16 min 56 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 167115290 cumulative IPC: 0.5984 (Simulation time: 00 hr 16 min 56 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase4_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.5984 instructions: 100000003 cycles: 167115290
CPU 0 Branch Prediction Accuracy: 99.58% MPKI: 0.08117 Average ROB Occupancy at Mispredict: 7515
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00675
BRANCH_INDIRECT: 0.06001
BRANCH_CONDITIONAL: 0.01441
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 354364
LQ_STALL: 0
SQ_STALL: 176119


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 258.53812
REPLAY_LOAD: 130.17368
NON_REPLAY_LOAD: 79.65144

== Total ==
ADDR_TRANS: 111947
REPLAY_LOAD: 95938
NON_REPLAY_LOAD: 146479

== Counts ==
ADDR_TRANS: 433
REPLAY_LOAD: 737
NON_REPLAY_LOAD: 1839

cpu0->cpu0_STLB TOTAL        ACCESS:    1692366 HIT:    1668856 MISS:      23510 MSHR_MERGE:          6
cpu0->cpu0_STLB LOAD         ACCESS:    1692366 HIT:    1668856 MISS:      23510 MSHR_MERGE:          6
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 436.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    6198912 HIT:    5220929 MISS:     977983 MSHR_MERGE:     392977
cpu0->cpu0_L2C LOAD         ACCESS:    4768209 HIT:    4547528 MISS:     220681 MSHR_MERGE:      50903
cpu0->cpu0_L2C RFO          ACCESS:     289861 HIT:      99100 MISS:     190761 MSHR_MERGE:          4
cpu0->cpu0_L2C PREFETCH     ACCESS:     665736 HIT:     148245 MISS:     517491 MSHR_MERGE:     342070
cpu0->cpu0_L2C WRITE        ACCESS:     423699 HIT:     422097 MISS:       1602 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      51407 HIT:       3959 MISS:      47448 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     476061 ISSUED:     476059 USEFUL:      75625 USELESS:      48275
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 93.55 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13043900 HIT:    8047917 MISS:    4995983 MSHR_MERGE:     882907
cpu0->cpu0_L1I LOAD         ACCESS:   13043900 HIT:    8047917 MISS:    4995983 MSHR_MERGE:     882907
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.7 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26817746 HIT:   23768376 MISS:    3049370 MSHR_MERGE:    1863235
cpu0->cpu0_L1D LOAD         ACCESS:   14613163 HIT:   13651324 MISS:     961839 MSHR_MERGE:     306702
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    3134185 HIT:    2543872 MISS:     590313 MSHR_MERGE:     400598
cpu0->cpu0_L1D WRITE        ACCESS:    9013543 HIT:    7568133 MISS:    1445410 MSHR_MERGE:    1155534
cpu0->cpu0_L1D TRANSLATION  ACCESS:      56855 HIT:       5047 MISS:      51808 MSHR_MERGE:        401
cpu0->cpu0_L1D PREFETCH REQUESTED:    3225438 ISSUED:    3134177 USEFUL:      97673 USELESS:      30503
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 53.36 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10677157 HIT:    9797994 MISS:     879163 MSHR_MERGE:     330840
cpu0->cpu0_ITLB LOAD         ACCESS:   10677157 HIT:    9797994 MISS:     879163 MSHR_MERGE:     330840
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.616 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22873879 HIT:   21421473 MISS:    1452406 MSHR_MERGE:     308363
cpu0->cpu0_DTLB LOAD         ACCESS:   22873879 HIT:   21421473 MISS:    1452406 MSHR_MERGE:     308363
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 13.64 cycles
cpu0->LLC TOTAL        ACCESS:     816146 HIT:     430148 MISS:     385998 MSHR_MERGE:      12898
cpu0->LLC LOAD         ACCESS:     169778 HIT:      76327 MISS:      93451 MSHR_MERGE:        317
cpu0->LLC RFO          ACCESS:     190757 HIT:      85321 MISS:     105436 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     175421 HIT:      27192 MISS:     148229 MSHR_MERGE:      12581
cpu0->LLC WRITE        ACCESS:     232742 HIT:     231592 MISS:       1150 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      47448 HIT:       9716 MISS:      37732 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 109.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5377
  ROW_BUFFER_MISS:     366571
  AVG DBUS CONGESTED CYCLE: 4.172
Channel 0 WQ ROW_BUFFER_HIT:      18072
  ROW_BUFFER_MISS:     107868
  FULL:          0
Channel 0 REFRESHES ISSUED:      13926

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       971502       193740        24680        20622
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           27          189          702         6762
  STLB miss resolved @ L2C                0           50          400         1389         4109
  STLB miss resolved @ LLC                0           63          694         4047         6693
  STLB miss resolved @ MEM                0           38         1954         7630        27279

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             152097        31835       577143         4598         1571
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           34          124          302
  STLB miss resolved @ L2C                0            4           46           82          102
  STLB miss resolved @ LLC                3            7          104          332          241
  STLB miss resolved @ MEM                5            5          175          623         1370
[2025-09-18 01:06:27] END   suite=cs trace=streaming_phase4_core0 (rc=0)
