module d_ff(

input clk , rst ,d  
output q  

);

always@(posedge clk ) begin 

if(!rst) 
q<=0;

else 
q<=q;

end 

endmodule 



module register(
input d , clk ,rst 
output out
);
wire w1,w2,w3;
d_ff ff1(clk , rst ,d ,w1);
d_ff ff1(clk , rst ,w1 ,w2);
d_ff ff1(clk , rst ,w2 ,w3);
d_ff ff1(clk , rst ,w3 ,out);
endmodule