Analysis & Synthesis report for RFInerlockRTM_a
Sat Dec 05 09:06:19 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |RFInterlockRTM_a|PWMLkup_s
 10. State Machine - |RFInterlockRTM_a|qspi:u_spi|QSPI_State
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: PWM_Lkup:u0|PWM_Lkup_ufm_parallel_0:ufm_parallel_0|lpm_counter:cntr2
 16. Port Connectivity Checks: "SysInfo:u_SysInfo"
 17. Port Connectivity Checks: "ModFlt:u_ModFlt|DeBouncer:DeBounce"
 18. Port Connectivity Checks: "ModFlt:u_ModFlt"
 19. Port Connectivity Checks: "FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:4:DeBounce"
 20. Port Connectivity Checks: "FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:3:DeBounce"
 21. Port Connectivity Checks: "FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:2:DeBounce"
 22. Port Connectivity Checks: "FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:1:DeBounce"
 23. Port Connectivity Checks: "FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:0:DeBounce"
 24. Port Connectivity Checks: "FastFaultInterface:u_FastFault"
 25. Port Connectivity Checks: "SLEDInterface:u_Sled"
 26. Port Connectivity Checks: "RegIntf:u_RegIntf"
 27. Port Connectivity Checks: "qspi:u_spi"
 28. Port Connectivity Checks: "ClkEn_Gen:u_clkDiv"
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sat Dec 05 09:06:19 2020       ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; RFInerlockRTM_a                             ;
; Top-level Entity Name       ; RFInterlockRTM_a                            ;
; Family                      ; MAX V                                       ;
; Total logic elements        ; 451                                         ;
; Total pins                  ; 37                                          ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 1 / 1 ( 100 % )                             ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 5M2210ZF256C5      ;                    ;
; Top-level entity name                                            ; RFInterlockRTM_a   ; RFInerlockRTM_a    ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path                        ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                                                      ; Library  ;
+---------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; PWM_Lkup/synthesis/PWM_Lkup.vhd                         ; yes             ; User VHDL File                         ; C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/RFInterlockRTM_a/PWM_Lkup/synthesis/PWM_Lkup.vhd                         ; PWM_Lkup ;
; PWM_Lkup/synthesis/submodules/PWM_Lkup_ufm_parallel_0.v ; yes             ; User Verilog HDL File                  ; C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/RFInterlockRTM_a/PWM_Lkup/synthesis/submodules/PWM_Lkup_ufm_parallel_0.v ; PWM_Lkup ;
; ../vhdl/ModFlt.vhd                                      ; yes             ; User VHDL File                         ; C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/ModFlt.vhd                                                          ;          ;
; ../vhdl/qspi.vhd                                        ; yes             ; User VHDL File                         ; C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/qspi.vhd                                                            ;          ;
; ../vhdl/SLEDInterface.vhd                               ; yes             ; User VHDL File                         ; C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/SLEDInterface.vhd                                                   ;          ;
; ../vhdl/RFInterlockRTM_a.vhd                            ; yes             ; User VHDL File                         ; C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd                                                ;          ;
; ../vhdl/FastFaultInterface.vhd                          ; yes             ; User VHDL File                         ; C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/FastFaultInterface.vhd                                              ;          ;
; ../vhdl/DeBouncer.vhd                                   ; yes             ; User VHDL File                         ; C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/DeBouncer.vhd                                                       ;          ;
; ../vhdl/ClkEn_Gen.vhd                                   ; yes             ; User VHDL File                         ; C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/ClkEn_Gen.vhd                                                       ;          ;
; ../vhdl/RegIntf.vhd                                     ; yes             ; User VHDL File                         ; C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RegIntf.vhd                                                         ;          ;
; ../vhdl/SysInfo.vhd                                     ; yes             ; User VHDL File                         ; C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/SysInfo.vhd                                                         ;          ;
; pwm_gen_hex.mif                                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/RFInterlockRTM_a/pwm_gen_hex.mif                                         ;          ;
; lpm_counter.tdf                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                            ;          ;
; lpm_constant.inc                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                           ;          ;
; lpm_decode.inc                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                             ;          ;
; lpm_add_sub.inc                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                            ;          ;
; cmpconst.inc                                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                               ;          ;
; lpm_compare.inc                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                            ;          ;
; lpm_counter.inc                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                            ;          ;
; dffeea.inc                                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                 ;          ;
; alt_counter_stratix.inc                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                    ;          ;
; aglobal181.inc                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                             ;          ;
; db/cntr_q4j.tdf                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/RFInterlockRTM_a/db/cntr_q4j.tdf                                         ;          ;
; db/cmpr_6sb.tdf                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/RFInterlockRTM_a/db/cmpr_6sb.tdf                                         ;          ;
+---------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 451   ;
;     -- Combinational with no register       ; 185   ;
;     -- Register only                        ; 91    ;
;     -- Combinational with a register        ; 175   ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 135   ;
;     -- 3 input functions                    ; 105   ;
;     -- 2 input functions                    ; 95    ;
;     -- 1 input functions                    ; 24    ;
;     -- 0 input functions                    ; 1     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 369   ;
;     -- arithmetic mode                      ; 82    ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 26    ;
;     -- asynchronous clear/load mode         ; 34    ;
;                                             ;       ;
; Total registers                             ; 266   ;
; Total logic cells in carry chains           ; 98    ;
; I/O pins                                    ; 37    ;
; UFM blocks                                  ; 1     ;
; Maximum fan-out node                        ; Clock ;
; Maximum fan-out                             ; 172   ;
; Total fan-out                               ; 1695  ;
; Average fan-out                             ; 3.47  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                     ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                           ; Entity Name             ; Library Name ;
+------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |RFInterlockRTM_a                              ; 451 (56)    ; 266          ; 1          ; 37   ; 0            ; 185 (18)     ; 91 (3)            ; 175 (35)         ; 98 (8)          ; 0 (0)      ; |RFInterlockRTM_a                                                                                                             ; RFInterlockRTM_a        ; work         ;
;    |ClkEn_Gen:u_clkDiv|                        ; 91 (91)     ; 44           ; 0          ; 0    ; 0            ; 47 (47)      ; 21 (21)           ; 23 (23)          ; 36 (36)         ; 0 (0)      ; |RFInterlockRTM_a|ClkEn_Gen:u_clkDiv                                                                                          ; ClkEn_Gen               ; work         ;
;    |FastFaultInterface:u_FastFault|            ; 39 (6)      ; 22           ; 0          ; 0    ; 0            ; 17 (2)       ; 3 (0)             ; 19 (4)           ; 12 (0)          ; 0 (0)      ; |RFInterlockRTM_a|FastFaultInterface:u_FastFault                                                                              ; FastFaultInterface      ; work         ;
;       |DeBouncer:\latchFastFaults:0:DeBounce|  ; 11 (11)     ; 6            ; 0          ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 5 (5)            ; 4 (4)           ; 0 (0)      ; |RFInterlockRTM_a|FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:0:DeBounce                                        ; DeBouncer               ; work         ;
;       |DeBouncer:\latchFastFaults:2:DeBounce|  ; 11 (11)     ; 6            ; 0          ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 5 (5)            ; 4 (4)           ; 0 (0)      ; |RFInterlockRTM_a|FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:2:DeBounce                                        ; DeBouncer               ; work         ;
;       |DeBouncer:\latchFastFaults:3:DeBounce|  ; 11 (11)     ; 6            ; 0          ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 5 (5)            ; 4 (4)           ; 0 (0)      ; |RFInterlockRTM_a|FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:3:DeBounce                                        ; DeBouncer               ; work         ;
;    |ModFlt:u_ModFlt|                           ; 12 (1)      ; 7            ; 0          ; 0    ; 0            ; 5 (0)        ; 1 (0)             ; 6 (1)            ; 4 (0)           ; 0 (0)      ; |RFInterlockRTM_a|ModFlt:u_ModFlt                                                                                             ; ModFlt                  ; work         ;
;       |DeBouncer:DeBounce|                     ; 11 (11)     ; 6            ; 0          ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 5 (5)            ; 4 (4)           ; 0 (0)      ; |RFInterlockRTM_a|ModFlt:u_ModFlt|DeBouncer:DeBounce                                                                          ; DeBouncer               ; work         ;
;    |PWM_Lkup:u0|                               ; 72 (0)      ; 54           ; 1          ; 0    ; 0            ; 18 (0)       ; 36 (0)            ; 18 (0)           ; 6 (0)           ; 0 (0)      ; |RFInterlockRTM_a|PWM_Lkup:u0                                                                                                 ; PWM_Lkup                ; pwm_lkup     ;
;       |PWM_Lkup_ufm_parallel_0:ufm_parallel_0| ; 72 (64)     ; 54           ; 1          ; 0    ; 0            ; 18 (15)      ; 36 (36)           ; 18 (13)          ; 6 (0)           ; 0 (0)      ; |RFInterlockRTM_a|PWM_Lkup:u0|PWM_Lkup_ufm_parallel_0:ufm_parallel_0                                                          ; PWM_Lkup_ufm_parallel_0 ; PWM_Lkup     ;
;          |lpm_counter:cntr2|                   ; 8 (0)       ; 5            ; 0          ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 5 (0)            ; 6 (0)           ; 0 (0)      ; |RFInterlockRTM_a|PWM_Lkup:u0|PWM_Lkup_ufm_parallel_0:ufm_parallel_0|lpm_counter:cntr2                                        ; lpm_counter             ; work         ;
;             |cntr_q4j:auto_generated|          ; 8 (6)       ; 5            ; 0          ; 0    ; 0            ; 3 (1)        ; 0 (0)             ; 5 (5)            ; 6 (6)           ; 0 (0)      ; |RFInterlockRTM_a|PWM_Lkup:u0|PWM_Lkup_ufm_parallel_0:ufm_parallel_0|lpm_counter:cntr2|cntr_q4j:auto_generated                ; cntr_q4j                ; work         ;
;                |cmpr_6sb:cmpr1|                ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |RFInterlockRTM_a|PWM_Lkup:u0|PWM_Lkup_ufm_parallel_0:ufm_parallel_0|lpm_counter:cntr2|cntr_q4j:auto_generated|cmpr_6sb:cmpr1 ; cmpr_6sb                ; work         ;
;    |RegIntf:u_RegIntf|                         ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |RFInterlockRTM_a|RegIntf:u_RegIntf                                                                                           ; RegIntf                 ; work         ;
;    |SLEDInterface:u_Sled|                      ; 107 (41)    ; 61           ; 0          ; 0    ; 0            ; 46 (16)      ; 11 (11)           ; 50 (14)          ; 32 (8)          ; 0 (0)      ; |RFInterlockRTM_a|SLEDInterface:u_Sled                                                                                        ; SLEDInterface           ; work         ;
;       |DeBouncer:\latchSled:0:DeBounce|        ; 11 (11)     ; 6            ; 0          ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 6 (6)            ; 4 (4)           ; 0 (0)      ; |RFInterlockRTM_a|SLEDInterface:u_Sled|DeBouncer:\latchSled:0:DeBounce                                                        ; DeBouncer               ; work         ;
;       |DeBouncer:\latchSled:1:DeBounce|        ; 11 (11)     ; 6            ; 0          ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 6 (6)            ; 4 (4)           ; 0 (0)      ; |RFInterlockRTM_a|SLEDInterface:u_Sled|DeBouncer:\latchSled:1:DeBounce                                                        ; DeBouncer               ; work         ;
;       |DeBouncer:\latchSled:2:DeBounce|        ; 11 (11)     ; 6            ; 0          ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 6 (6)            ; 4 (4)           ; 0 (0)      ; |RFInterlockRTM_a|SLEDInterface:u_Sled|DeBouncer:\latchSled:2:DeBounce                                                        ; DeBouncer               ; work         ;
;       |DeBouncer:\latchSled:3:DeBounce|        ; 11 (11)     ; 6            ; 0          ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 6 (6)            ; 4 (4)           ; 0 (0)      ; |RFInterlockRTM_a|SLEDInterface:u_Sled|DeBouncer:\latchSled:3:DeBounce                                                        ; DeBouncer               ; work         ;
;       |DeBouncer:\latchSled:4:DeBounce|        ; 11 (11)     ; 6            ; 0          ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 6 (6)            ; 4 (4)           ; 0 (0)      ; |RFInterlockRTM_a|SLEDInterface:u_Sled|DeBouncer:\latchSled:4:DeBounce                                                        ; DeBouncer               ; work         ;
;       |DeBouncer:\latchSled:5:DeBounce|        ; 11 (11)     ; 6            ; 0          ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 6 (6)            ; 4 (4)           ; 0 (0)      ; |RFInterlockRTM_a|SLEDInterface:u_Sled|DeBouncer:\latchSled:5:DeBounce                                                        ; DeBouncer               ; work         ;
;    |SysInfo:u_SysInfo|                         ; 23 (23)     ; 0            ; 0          ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |RFInterlockRTM_a|SysInfo:u_SysInfo                                                                                           ; SysInfo                 ; work         ;
;    |qspi:u_spi|                                ; 49 (49)     ; 40           ; 0          ; 0    ; 0            ; 9 (9)        ; 16 (16)           ; 24 (24)          ; 0 (0)           ; 0 (0)      ; |RFInterlockRTM_a|qspi:u_spi                                                                                                  ; qspi                    ; work         ;
+------------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                  ;
+--------+---------------------+---------+--------------+--------------+-------------------------------+-----------------+
; Vendor ; IP Core Name        ; Version ; Release Date ; License Type ; Entity Instance               ; IP Include File ;
+--------+---------------------+---------+--------------+--------------+-------------------------------+-----------------+
; N/A    ; altera_ufm_parallel ; 18.1    ; N/A          ; N/A          ; |RFInterlockRTM_a|PWM_Lkup:u0 ; PWM_Lkup.qsys   ;
+--------+---------------------+---------+--------------+--------------+-------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------+
; State Machine - |RFInterlockRTM_a|PWMLkup_s                                                                        ;
+-----------------------+-----------------------+----------------------+----------------------+----------------------+
; Name                  ; PWMLkup_s.UFM_Shift_s ; PWMLkup_s.UFM_Data_s ; PWMLkup_s.UFM_Wait_s ; PWMLkup_s.UFM_Idle_s ;
+-----------------------+-----------------------+----------------------+----------------------+----------------------+
; PWMLkup_s.UFM_Idle_s  ; 0                     ; 0                    ; 0                    ; 0                    ;
; PWMLkup_s.UFM_Wait_s  ; 0                     ; 0                    ; 1                    ; 1                    ;
; PWMLkup_s.UFM_Data_s  ; 0                     ; 1                    ; 0                    ; 1                    ;
; PWMLkup_s.UFM_Shift_s ; 1                     ; 0                    ; 0                    ; 1                    ;
+-----------------------+-----------------------+----------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |RFInterlockRTM_a|qspi:u_spi|QSPI_State                                                          ;
+-------------------+-------------------+------------------+------------------+------------------+-----------------+
; Name              ; QSPI_State.Writet ; QSPI_State.Read1 ; QSPI_State.Readt ; QSPI_State.CMDIn ; QSPI_State.Idle ;
+-------------------+-------------------+------------------+------------------+------------------+-----------------+
; QSPI_State.Idle   ; 0                 ; 0                ; 0                ; 0                ; 0               ;
; QSPI_State.CMDIn  ; 0                 ; 0                ; 0                ; 1                ; 1               ;
; QSPI_State.Readt  ; 0                 ; 0                ; 1                ; 0                ; 1               ;
; QSPI_State.Read1  ; 0                 ; 1                ; 0                ; 0                ; 1               ;
; QSPI_State.Writet ; 1                 ; 0                ; 0                ; 0                ; 1               ;
+-------------------+-------------------+------------------+------------------+------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                               ;
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
; Register name                                                                      ; Reason for Removal                                                                          ;
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
; PonLatch                                                                           ; Stuck at VCC due to stuck port data_in                                                      ;
; FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:4:DeBounce|iStart        ; Stuck at GND due to stuck port data_in                                                      ;
; FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:1:DeBounce|iStart        ; Stuck at GND due to stuck port data_in                                                      ;
; qspi:u_spi|DataOutSR[0]                                                            ; Stuck at GND due to stuck port data_in                                                      ;
; qspi:u_spi|Address[7]                                                              ; Stuck at GND due to stuck port data_in                                                      ;
; FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:4:DeBounce|DbOut         ; Merged with FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:1:DeBounce|DbOut      ;
; FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:4:DeBounce|counter[3]    ; Merged with FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:1:DeBounce|counter[3] ;
; FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:4:DeBounce|counter[2]    ; Merged with FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:1:DeBounce|counter[2] ;
; FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:4:DeBounce|counter[1]    ; Merged with FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:1:DeBounce|counter[1] ;
; FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:4:DeBounce|counter[0]    ; Merged with FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:1:DeBounce|counter[0] ;
; qspi:u_spi|QSPI_State.Writet                                                       ; Stuck at GND due to stuck port data_in                                                      ;
; TestCntr[9..11]                                                                    ; Lost fanout                                                                                 ;
; FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:1:DeBounce|counter[3]    ; Stuck at GND due to stuck port data_in                                                      ;
; FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:1:DeBounce|DbOut         ; Stuck at GND due to stuck port data_in                                                      ;
; ClkEn_Gen:u_clkDiv|iClk200hzEn                                                     ; Lost fanout                                                                                 ;
; FastFaultInterface:u_FastFault|BeamUnder                                           ; Stuck at GND due to stuck port data_in                                                      ;
; FastFaultInterface:u_FastFault|BeamUnderCntr[0..11]                                ; Lost fanout                                                                                 ;
; FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:1:DeBounce|counter[0..2] ; Lost fanout                                                                                 ;
; ClkEn_Gen:u_clkDiv|Clk200hzCntr[0..3]                                              ; Lost fanout                                                                                 ;
; FastFaultInterface:u_FastFault|iFaultVectorOut[1]                                  ; Merged with FastFaultInterface:u_FastFault|iFaultVectorOut[4]                               ;
; FastFaultInterface:u_FastFault|iFaultVectorOut[4]                                  ; Stuck at GND due to stuck port data_in                                                      ;
; Total Number of Removed Registers = 39                                             ;                                                                                             ;
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                ;
+-----------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------+
; Register name                                                               ; Reason for Removal        ; Registers Removed due to This Register                                           ;
+-----------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------+
; FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:1:DeBounce|iStart ; Stuck at GND              ; FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:1:DeBounce|counter[3], ;
;                                                                             ; due to stuck port data_in ; FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:1:DeBounce|DbOut,      ;
;                                                                             ;                           ; ClkEn_Gen:u_clkDiv|iClk200hzEn,                                                  ;
;                                                                             ;                           ; FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:1:DeBounce|counter[2], ;
;                                                                             ;                           ; FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:1:DeBounce|counter[1], ;
;                                                                             ;                           ; FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:1:DeBounce|counter[0], ;
;                                                                             ;                           ; ClkEn_Gen:u_clkDiv|Clk200hzCntr[3], ClkEn_Gen:u_clkDiv|Clk200hzCntr[2],          ;
;                                                                             ;                           ; ClkEn_Gen:u_clkDiv|Clk200hzCntr[1], ClkEn_Gen:u_clkDiv|Clk200hzCntr[0]           ;
; FastFaultInterface:u_FastFault|BeamUnder                                    ; Stuck at GND              ; FastFaultInterface:u_FastFault|iFaultVectorOut[4]                                ;
;                                                                             ; due to stuck port data_in ;                                                                                  ;
+-----------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 266   ;
; Number of registers using Synchronous Clear  ; 8     ;
; Number of registers using Synchronous Load   ; 18    ;
; Number of registers using Asynchronous Clear ; 34    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 174   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RFInterlockRTM_a|FastFaultInterface:u_FastFault|iFaultVectorOut[0] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RFInterlockRTM_a|SLEDInterface:u_Sled|TimeOutCntr[1]               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |RFInterlockRTM_a|FastFaultInterface:u_FastFault|BeamUnderCntr[6]   ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |RFInterlockRTM_a|qspi:u_spi|DataOutSR[14]                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; Yes        ; |RFInterlockRTM_a|qspi:u_spi|DInSr[5]                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |RFInterlockRTM_a|PWM1_SR[7]                                        ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |RFInterlockRTM_a|PWM0_SR[5]                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |RFInterlockRTM_a|PWMCntr[2]                                        ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RFInterlockRTM_a|qspi:u_spi|Counter[3]                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |RFInterlockRTM_a|Selector1                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PWM_Lkup:u0|PWM_Lkup_ufm_parallel_0:ufm_parallel_0|lpm_counter:cntr2 ;
+------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                       ;
+------------------------+-------------+----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                             ;
; LPM_WIDTH              ; 5           ; Signed Integer                                                             ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                    ;
; LPM_MODULUS            ; 28          ; Signed Integer                                                             ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                    ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                    ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                    ;
; DEVICE_FAMILY          ; MAX V       ; Untyped                                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                         ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                         ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                    ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                    ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                    ;
; CBXI_PARAMETER         ; cntr_q4j    ; Untyped                                                                    ;
+------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------+
; Port Connectivity Checks: "SysInfo:u_SysInfo"  ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; reset        ; Input ; Info     ; Stuck at GND ;
; littleendian ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "ModFlt:u_ModFlt|DeBouncer:DeBounce" ;
+-------+-------+----------+-------------------------------------+
; Port  ; Type  ; Severity ; Details                             ;
+-------+-------+----------+-------------------------------------+
; clken ; Input ; Info     ; Stuck at VCC                        ;
+-------+-------+----------+-------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "ModFlt:u_ModFlt" ;
+-------+-------+----------+------------------+
; Port  ; Type  ; Severity ; Details          ;
+-------+-------+----------+------------------+
; reset ; Input ; Info     ; Stuck at GND     ;
+-------+-------+----------+------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:4:DeBounce" ;
+-------+-------+----------+-----------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                               ;
+-------+-------+----------+-----------------------------------------------------------------------+
; clken ; Input ; Info     ; Stuck at VCC                                                          ;
; input ; Input ; Info     ; Stuck at GND                                                          ;
+-------+-------+----------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:3:DeBounce" ;
+-------+-------+----------+-----------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                               ;
+-------+-------+----------+-----------------------------------------------------------------------+
; clken ; Input ; Info     ; Stuck at VCC                                                          ;
+-------+-------+----------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:2:DeBounce" ;
+-------+-------+----------+-----------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                               ;
+-------+-------+----------+-----------------------------------------------------------------------+
; clken ; Input ; Info     ; Stuck at VCC                                                          ;
+-------+-------+----------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:1:DeBounce" ;
+-------+-------+----------+-----------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                               ;
+-------+-------+----------+-----------------------------------------------------------------------+
; clken ; Input ; Info     ; Stuck at VCC                                                          ;
; input ; Input ; Info     ; Stuck at GND                                                          ;
+-------+-------+----------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FastFaultInterface:u_FastFault|DeBouncer:\latchFastFaults:0:DeBounce" ;
+-------+-------+----------+-----------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                               ;
+-------+-------+----------+-----------------------------------------------------------------------+
; clken ; Input ; Info     ; Stuck at VCC                                                          ;
+-------+-------+----------+-----------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "FastFaultInterface:u_FastFault" ;
+-------+-------+----------+---------------------------------+
; Port  ; Type  ; Severity ; Details                         ;
+-------+-------+----------+---------------------------------+
; reset ; Input ; Info     ; Stuck at GND                    ;
+-------+-------+----------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SLEDInterface:u_Sled"                                                                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; reset         ; Input  ; Info     ; Stuck at GND                                                                        ;
; sled_ac_out_p ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sled_ac_out_m ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegIntf:u_RegIntf"                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; reset      ; Input  ; Info     ; Stuck at GND                                                                        ;
; clearstats ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qspi:u_spi"                                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reset ; Input  ; Info     ; Stuck at GND                                                                        ;
; en    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ClkEn_Gen:u_clkDiv"                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; reset      ; Input  ; Info     ; Stuck at GND                                                                        ;
; clk10khzen ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Dec 05 09:06:03 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RFInerlockRTM_a -c RFInerlockRTM_a
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file pwm_lkup/synthesis/pwm_lkup.vhd
    Info (12022): Found design unit 1: PWM_Lkup-rtl File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/RFInterlockRTM_a/PWM_Lkup/synthesis/PWM_Lkup.vhd Line: 19
    Info (12023): Found entity 1: PWM_Lkup File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/RFInterlockRTM_a/PWM_Lkup/synthesis/PWM_Lkup.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pwm_lkup/synthesis/submodules/pwm_lkup_ufm_parallel_0.v
    Info (12023): Found entity 1: PWM_Lkup_ufm_parallel_0 File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/RFInterlockRTM_a/PWM_Lkup/synthesis/submodules/PWM_Lkup_ufm_parallel_0.v Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /users/jsikora/onedrive - slac national accelerator laboratory/facet-ii/rtm/altera_c02/vhdl/modflt.vhd
    Info (12022): Found design unit 1: ModFlt-Behaviour File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/ModFlt.vhd Line: 29
    Info (12023): Found entity 1: ModFlt File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/ModFlt.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /users/jsikora/onedrive - slac national accelerator laboratory/facet-ii/rtm/altera_c02/vhdl/qspi.vhd
    Info (12022): Found design unit 1: qspi-Behaviour File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/qspi.vhd Line: 61
    Info (12023): Found entity 1: qspi File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/qspi.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file /users/jsikora/onedrive - slac national accelerator laboratory/facet-ii/rtm/altera_c02/vhdl/sledinterface.vhd
    Info (12022): Found design unit 1: SLEDInterface-Behaviour File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/SLEDInterface.vhd Line: 53
    Info (12023): Found entity 1: SLEDInterface File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/SLEDInterface.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /users/jsikora/onedrive - slac national accelerator laboratory/facet-ii/rtm/altera_c02/vhdl/rfinterlockrtm_a.vhd
    Info (12022): Found design unit 1: RFInterlockRTM_a-Behaviour File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd Line: 100
    Info (12023): Found entity 1: RFInterlockRTM_a File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /users/jsikora/onedrive - slac national accelerator laboratory/facet-ii/rtm/altera_c02/vhdl/fastfaultinterface.vhd
    Info (12022): Found design unit 1: FastFaultInterface-Behaviour File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/FastFaultInterface.vhd Line: 42
    Info (12023): Found entity 1: FastFaultInterface File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/FastFaultInterface.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /users/jsikora/onedrive - slac national accelerator laboratory/facet-ii/rtm/altera_c02/vhdl/debouncer.vhd
    Info (12022): Found design unit 1: DeBouncer-Behaviour File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/DeBouncer.vhd Line: 38
    Info (12023): Found entity 1: DeBouncer File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/DeBouncer.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /users/jsikora/onedrive - slac national accelerator laboratory/facet-ii/rtm/altera_c02/vhdl/clken_gen.vhd
    Info (12022): Found design unit 1: ClkEn_Gen-Behavioral File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/ClkEn_Gen.vhd Line: 62
    Info (12023): Found entity 1: ClkEn_Gen File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/ClkEn_Gen.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file /users/jsikora/onedrive - slac national accelerator laboratory/facet-ii/rtm/altera_c02/vhdl/regintf.vhd
    Info (12022): Found design unit 1: RegIntf-Behaviour File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RegIntf.vhd Line: 35
    Info (12023): Found entity 1: RegIntf File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RegIntf.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /users/jsikora/onedrive - slac national accelerator laboratory/facet-ii/rtm/altera_c02/vhdl/trigpermit.vhd
    Info (12022): Found design unit 1: TrigPermit-Behaviour File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/TrigPermit.vhd Line: 41
    Info (12023): Found entity 1: TrigPermit File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/TrigPermit.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /users/jsikora/onedrive - slac national accelerator laboratory/facet-ii/rtm/altera_c02/vhdl/sysinfo.vhd
    Info (12022): Found design unit 1: SysInfo-behaviour File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/SysInfo.vhd Line: 46
    Info (12023): Found entity 1: SysInfo File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/SysInfo.vhd Line: 33
Info (12127): Elaborating entity "RFInterlockRTM_a" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at RFInterlockRTM_a.vhd(104): object "Clk10KhzEn" assigned a value but never read File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd Line: 104
Warning (10036): Verilog HDL or VHDL warning at RFInterlockRTM_a.vhd(118): object "Beam_I_Under" assigned a value but never read File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd Line: 118
Warning (10540): VHDL Signal Declaration warning at RFInterlockRTM_a.vhd(124): used explicit default value for signal "Reset" because signal was never assigned a value File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd Line: 124
Info (12128): Elaborating entity "ClkEn_Gen" for hierarchy "ClkEn_Gen:u_clkDiv" File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd Line: 271
Info (12128): Elaborating entity "qspi" for hierarchy "qspi:u_spi" File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd Line: 283
Info (12128): Elaborating entity "RegIntf" for hierarchy "RegIntf:u_RegIntf" File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd Line: 300
Info (12128): Elaborating entity "SLEDInterface" for hierarchy "SLEDInterface:u_Sled" File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd Line: 315
Info (12128): Elaborating entity "DeBouncer" for hierarchy "SLEDInterface:u_Sled|DeBouncer:\latchSled:0:DeBounce" File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/SLEDInterface.vhd Line: 150
Info (12128): Elaborating entity "FastFaultInterface" for hierarchy "FastFaultInterface:u_FastFault" File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd Line: 351
Info (12128): Elaborating entity "ModFlt" for hierarchy "ModFlt:u_ModFlt" File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd Line: 371
Info (12128): Elaborating entity "SysInfo" for hierarchy "SysInfo:u_SysInfo" File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd Line: 381
Info (12128): Elaborating entity "PWM_Lkup" for hierarchy "PWM_Lkup:u0" File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd Line: 471
Info (12128): Elaborating entity "PWM_Lkup_ufm_parallel_0" for hierarchy "PWM_Lkup:u0|PWM_Lkup_ufm_parallel_0:ufm_parallel_0" File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/RFInterlockRTM_a/PWM_Lkup/synthesis/PWM_Lkup.vhd Line: 32
Info (12128): Elaborating entity "lpm_counter" for hierarchy "PWM_Lkup:u0|PWM_Lkup_ufm_parallel_0:ufm_parallel_0|lpm_counter:cntr2" File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/RFInterlockRTM_a/PWM_Lkup/synthesis/submodules/PWM_Lkup_ufm_parallel_0.v Line: 301
Info (12130): Elaborated megafunction instantiation "PWM_Lkup:u0|PWM_Lkup_ufm_parallel_0:ufm_parallel_0|lpm_counter:cntr2" File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/RFInterlockRTM_a/PWM_Lkup/synthesis/submodules/PWM_Lkup_ufm_parallel_0.v Line: 301
Info (12133): Instantiated megafunction "PWM_Lkup:u0|PWM_Lkup_ufm_parallel_0:ufm_parallel_0|lpm_counter:cntr2" with the following parameter: File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/RFInterlockRTM_a/PWM_Lkup/synthesis/submodules/PWM_Lkup_ufm_parallel_0.v Line: 301
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_modulus" = "28"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "5"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_q4j.tdf
    Info (12023): Found entity 1: cntr_q4j File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/RFInterlockRTM_a/db/cntr_q4j.tdf Line: 27
Info (12128): Elaborating entity "cntr_q4j" for hierarchy "PWM_Lkup:u0|PWM_Lkup_ufm_parallel_0:ufm_parallel_0|lpm_counter:cntr2|cntr_q4j:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6sb.tdf
    Info (12023): Found entity 1: cmpr_6sb File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/RFInterlockRTM_a/db/cmpr_6sb.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6sb" for hierarchy "PWM_Lkup:u0|PWM_Lkup_ufm_parallel_0:ufm_parallel_0|lpm_counter:cntr2|cntr_q4j:auto_generated|cmpr_6sb:cmpr1" File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/RFInterlockRTM_a/db/cntr_q4j.tdf Line: 34
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "n_Mod_Spare_Out" is stuck at GND File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd Line: 69
Info (17049): 23 registers lost all their fanouts during netlist optimizations.
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "n_Beam_I_Under" File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd Line: 38
    Warning (15610): No output dependent on input pin "Mod_Status" File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd Line: 70
    Warning (15610): No output dependent on input pin "SSSB_Trigger" File: C:/Users/jsikora/OneDrive - SLAC National Accelerator Laboratory/FACET-II/RTM/Altera_C02/vhdl/RFInterlockRTM_a.vhd Line: 76
Info (21057): Implemented 489 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 15 output pins
    Info (21061): Implemented 451 logic cells
    Info (21070): Implemented 1 User Flash Memory blocks
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 2101950 megabytes
    Info: Processing ended: Sat Dec 05 09:06:19 2020
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:26


