Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 26 15:27:17 2022
| Host         : UL-22 running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 66
+-----------+------------------+------------------------------------------------+------------+
| Rule      | Severity         | Description                                    | Violations |
+-----------+------------------+------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks | 8          |
| TIMING-17 | Critical Warning | Non-clocked sequential cell                    | 11         |
| DPIR-1    | Warning          | Asynchronous driver check                      | 17         |
| LUTAR-1   | Warning          | LUT drives async reset alert                   | 1          |
| TIMING-16 | Warning          | Large setup violation                          | 29         |
+-----------+------------------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_out100_design_1_clk_wiz_0_0 and clk_out100_design_1_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out100_design_1_clk_wiz_0_0] -to [get_clocks clk_out100_design_1_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks clk_out100_design_1_clk_wiz_0_0 and clk_out50_design_1_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out100_design_1_clk_wiz_0_0] -to [get_clocks clk_out50_design_1_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#3 Critical Warning
No common primary clock between related clocks  
The clocks clk_out100_design_1_clk_wiz_0_0_1 and clk_out100_design_1_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out100_design_1_clk_wiz_0_0_1] -to [get_clocks clk_out100_design_1_clk_wiz_0_0]
Related violations: <none>

TIMING-6#4 Critical Warning
No common primary clock between related clocks  
The clocks clk_out100_design_1_clk_wiz_0_0_1 and clk_out50_design_1_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out100_design_1_clk_wiz_0_0_1] -to [get_clocks clk_out50_design_1_clk_wiz_0_0]
Related violations: <none>

TIMING-6#5 Critical Warning
No common primary clock between related clocks  
The clocks clk_out50_design_1_clk_wiz_0_0 and clk_out100_design_1_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out50_design_1_clk_wiz_0_0] -to [get_clocks clk_out100_design_1_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#6 Critical Warning
No common primary clock between related clocks  
The clocks clk_out50_design_1_clk_wiz_0_0 and clk_out50_design_1_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out50_design_1_clk_wiz_0_0] -to [get_clocks clk_out50_design_1_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#7 Critical Warning
No common primary clock between related clocks  
The clocks clk_out50_design_1_clk_wiz_0_0_1 and clk_out100_design_1_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out50_design_1_clk_wiz_0_0_1] -to [get_clocks clk_out100_design_1_clk_wiz_0_0]
Related violations: <none>

TIMING-6#8 Critical Warning
No common primary clock between related clocks  
The clocks clk_out50_design_1_clk_wiz_0_0_1 and clk_out50_design_1_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out50_design_1_clk_wiz_0_0_1] -to [get_clocks clk_out50_design_1_clk_wiz_0_0]
Related violations: <none>

TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_word_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_word_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_word_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_word_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_word_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_word_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_word_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_word_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_word_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_word_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/keyboard_0/U0/keyboard_v1_0_S00_AXI_inst/U0/ps2_word_reg[9]/C is not reached by a timing clock
Related violations: <none>

DPIR-1#1 Warning
Asynchronous driver check  
DSP design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o input pin design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o input pin design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o input pin design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o input pin design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o input pin design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o input pin design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o input pin design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o input pin design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o input pin design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o input pin design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o input pin design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/C[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o input pin design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/C[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o input pin design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/C[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o input pin design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/C[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o input pin design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/C[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o input pin design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/C[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#17 Warning
Asynchronous driver check  
DSP design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o input pin design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/bram_addr_o/C[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg[0]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[0]/CLR, design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[1]/CLR, design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[2]/CLR, design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[3]/CLR, design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[4]/CLR, design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[5]/CLR, design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[6]/CLR, design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[7]/CLR, design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[8]/CLR, design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_count_reg_reg[9]/CLR, design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/h_sync_reg_reg/CLR, design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/mod2_reg_reg/CLR, design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[0]/CLR, design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[1]/CLR, design_1_i/S_AXI_VGA_BRAM_0/U0/S_AXI_VGA_BRAM_v1_0_S00_AXI_inst/BRAM_VGA/vga_sync_1/v_count_reg_reg[2]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.132 ns between design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out100_design_1_clk_wiz_0_0) and design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[1]/D (clocked by clk_out100_design_1_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.317 ns between design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out100_design_1_clk_wiz_0_0) and design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/D (clocked by clk_out100_design_1_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.378 ns between design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out100_design_1_clk_wiz_0_0) and design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/D (clocked by clk_out100_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.401 ns between design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out100_design_1_clk_wiz_0_0) and design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/D (clocked by clk_out100_design_1_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.444 ns between design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out100_design_1_clk_wiz_0_0) and design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/D (clocked by clk_out100_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.478 ns between design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out100_design_1_clk_wiz_0_0) and design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/D (clocked by clk_out100_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.498 ns between design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out100_design_1_clk_wiz_0_0) and design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[11]/D (clocked by clk_out100_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.531 ns between design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out100_design_1_clk_wiz_0_0) and design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[8]/D (clocked by clk_out100_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.547 ns between design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out100_design_1_clk_wiz_0_0) and design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/D (clocked by clk_out100_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.595 ns between design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out100_design_1_clk_wiz_0_0) and design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[10]/D (clocked by clk_out100_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.641 ns between design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out100_design_1_clk_wiz_0_0) and design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[15]/D (clocked by clk_out100_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.644 ns between design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out100_design_1_clk_wiz_0_0) and design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[12]/D (clocked by clk_out100_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.736 ns between design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out100_design_1_clk_wiz_0_0) and design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[14]/D (clocked by clk_out100_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.757 ns between design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out100_design_1_clk_wiz_0_0) and design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[16]/D (clocked by clk_out100_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.773 ns between design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out100_design_1_clk_wiz_0_0) and design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/D (clocked by clk_out100_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.783 ns between design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out100_design_1_clk_wiz_0_0) and design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[13]/D (clocked by clk_out100_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -3.518 ns between design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out100_design_1_clk_wiz_0_0) and design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[18]/D (clocked by clk_out100_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -3.818 ns between design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out100_design_1_clk_wiz_0_0) and design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]/D (clocked by clk_out100_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -4.008 ns between design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out100_design_1_clk_wiz_0_0) and design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/D (clocked by clk_out100_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -5.347 ns between design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out100_design_1_clk_wiz_0_0) and design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D (clocked by clk_out100_design_1_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -5.617 ns between design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out100_design_1_clk_wiz_0_0) and design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D (clocked by clk_out100_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -5.776 ns between design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out100_design_1_clk_wiz_0_0) and design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D (clocked by clk_out100_design_1_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -5.792 ns between design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out100_design_1_clk_wiz_0_0) and design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D (clocked by clk_out100_design_1_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -6.042 ns between design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out100_design_1_clk_wiz_0_0) and design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D (clocked by clk_out100_design_1_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -6.178 ns between design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out100_design_1_clk_wiz_0_0) and design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D (clocked by clk_out100_design_1_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -6.209 ns between design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out100_design_1_clk_wiz_0_0) and design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D (clocked by clk_out100_design_1_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -6.236 ns between design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out100_design_1_clk_wiz_0_0) and design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D (clocked by clk_out100_design_1_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -6.241 ns between design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out100_design_1_clk_wiz_0_0) and design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D (clocked by clk_out100_design_1_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -6.341 ns between design_1_i/manager_0/U0/manager_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out100_design_1_clk_wiz_0_0) and design_1_i/manager_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D (clocked by clk_out100_design_1_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>


