Timing Analyzer report for toolflow
Tue Apr 23 21:29:12 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'iCLK'
 14. Slow 1200mV 85C Model Hold: 'iCLK'
 15. Slow 1200mV 85C Model Recovery: 'iCLK'
 16. Slow 1200mV 85C Model Removal: 'iCLK'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'iCLK'
 25. Slow 1200mV 0C Model Hold: 'iCLK'
 26. Slow 1200mV 0C Model Recovery: 'iCLK'
 27. Slow 1200mV 0C Model Removal: 'iCLK'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'iCLK'
 35. Fast 1200mV 0C Model Hold: 'iCLK'
 36. Fast 1200mV 0C Model Recovery: 'iCLK'
 37. Fast 1200mV 0C Model Removal: 'iCLK'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; toolflow                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.87        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  45.3%      ;
;     Processor 3            ;  21.3%      ;
;     Processor 4            ;  20.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; toolflow.sdc  ; OK     ; Tue Apr 23 21:28:54 2024 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; iCLK       ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iCLK } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 52.87 MHz ; 52.87 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; iCLK  ; 0.543 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 0.369 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; iCLK  ; 17.484 ; 0.000                 ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; iCLK  ; 1.931 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; iCLK  ; 9.623 ; 0.000                             ;
+-------+-------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'iCLK'                                                                                                                                  ;
+-------+-------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; 0.543 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.229      ; 9.684      ;
; 0.553 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.234      ; 9.679      ;
; 0.561 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[22]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.231      ; 9.668      ;
; 0.652 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.234      ; 9.580      ;
; 0.709 ; reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.236      ; 9.525      ;
; 0.757 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; 0.256      ; 9.497      ;
; 0.758 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; 0.252      ; 9.492      ;
; 0.760 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[11]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.227      ; 9.465      ;
; 0.767 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; 0.261      ; 9.492      ;
; 0.768 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; 0.253      ; 9.483      ;
; 0.768 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; 0.257      ; 9.487      ;
; 0.775 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[22]  ; pc_dffg:PC|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; 0.258      ; 9.481      ;
; 0.776 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[22]  ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; 0.254      ; 9.476      ;
; 0.778 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; 0.258      ; 9.478      ;
; 0.786 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[22]  ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; 0.255      ; 9.467      ;
; 0.803 ; reg_file:RegFile|reg:\n_dffg_instances:17:n_dffg_instance|s_Q[11] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.247      ; 9.442      ;
; 0.811 ; reg_file:RegFile|reg:\n_dffg_instances:7:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.236      ; 9.423      ;
; 0.817 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[10] ; iCLK         ; iCLK        ; 10.000       ; 0.229      ; 9.410      ;
; 0.827 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[10] ; iCLK         ; iCLK        ; 10.000       ; 0.234      ; 9.405      ;
; 0.835 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[22]  ; pc_dffg:PC|s_Q[10] ; iCLK         ; iCLK        ; 10.000       ; 0.231      ; 9.394      ;
; 0.842 ; reg_file:RegFile|reg:\n_dffg_instances:7:n_dffg_instance|s_Q[17]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.232      ; 9.388      ;
; 0.860 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[15] ; iCLK         ; iCLK        ; 10.000       ; 0.205      ; 9.343      ;
; 0.866 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; 0.261      ; 9.393      ;
; 0.867 ; reg_file:RegFile|reg:\n_dffg_instances:25:n_dffg_instance|s_Q[24] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.232      ; 9.363      ;
; 0.867 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; 0.257      ; 9.388      ;
; 0.870 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[15] ; iCLK         ; iCLK        ; 10.000       ; 0.210      ; 9.338      ;
; 0.877 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; 0.258      ; 9.379      ;
; 0.878 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[22]  ; pc_dffg:PC|s_Q[15] ; iCLK         ; iCLK        ; 10.000       ; 0.207      ; 9.327      ;
; 0.883 ; reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance|s_Q[12] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.250      ; 9.365      ;
; 0.896 ; reg_file:RegFile|reg:\n_dffg_instances:6:n_dffg_instance|s_Q[17]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.231      ; 9.333      ;
; 0.900 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[3]   ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.229      ; 9.327      ;
; 0.906 ; reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance|s_Q[26] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.240      ; 9.332      ;
; 0.913 ; reg_file:RegFile|reg:\n_dffg_instances:14:n_dffg_instance|s_Q[26] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.248      ; 9.333      ;
; 0.915 ; reg_file:RegFile|reg:\n_dffg_instances:6:n_dffg_instance|s_Q[15]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.223      ; 9.306      ;
; 0.916 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[21] ; iCLK         ; iCLK        ; 10.000       ; 0.252      ; 9.334      ;
; 0.917 ; reg_file:RegFile|reg:\n_dffg_instances:20:n_dffg_instance|s_Q[12] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.250      ; 9.331      ;
; 0.921 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.229      ; 9.306      ;
; 0.923 ; reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; 0.263      ; 9.338      ;
; 0.924 ; reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; 0.259      ; 9.333      ;
; 0.926 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[10] ; iCLK         ; iCLK        ; 10.000       ; 0.234      ; 9.306      ;
; 0.926 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[21] ; iCLK         ; iCLK        ; 10.000       ; 0.257      ; 9.329      ;
; 0.929 ; reg_file:RegFile|reg:\n_dffg_instances:6:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.230      ; 9.299      ;
; 0.933 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[15]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.233      ; 9.298      ;
; 0.934 ; reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; 0.260      ; 9.324      ;
; 0.934 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[22]  ; pc_dffg:PC|s_Q[21] ; iCLK         ; iCLK        ; 10.000       ; 0.254      ; 9.318      ;
; 0.956 ; reg_file:RegFile|reg:\n_dffg_instances:9:n_dffg_instance|s_Q[15]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.234      ; 9.276      ;
; 0.958 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[24] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.250      ; 9.290      ;
; 0.965 ; reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance|s_Q[29] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.240      ; 9.273      ;
; 0.969 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[15] ; iCLK         ; iCLK        ; 10.000       ; 0.210      ; 9.239      ;
; 0.969 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[12] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.231      ; 9.260      ;
; 0.974 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[11]  ; pc_dffg:PC|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; 0.254      ; 9.278      ;
; 0.975 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[11]  ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; 0.250      ; 9.273      ;
; 0.980 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[18] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.234      ; 9.252      ;
; 0.983 ; reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[10] ; iCLK         ; iCLK        ; 10.000       ; 0.236      ; 9.251      ;
; 0.985 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[11]  ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; 0.251      ; 9.264      ;
; 0.989 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[18]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.234      ; 9.243      ;
; 0.995 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[24] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.250      ; 9.253      ;
; 1.003 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[20] ; iCLK         ; iCLK        ; 10.000       ; 0.229      ; 9.224      ;
; 1.009 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[29] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.238      ; 9.227      ;
; 1.013 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[20] ; iCLK         ; iCLK        ; 10.000       ; 0.234      ; 9.219      ;
; 1.016 ; reg_file:RegFile|reg:\n_dffg_instances:17:n_dffg_instance|s_Q[8]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.247      ; 9.229      ;
; 1.017 ; reg_file:RegFile|reg:\n_dffg_instances:17:n_dffg_instance|s_Q[11] ; pc_dffg:PC|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; 0.274      ; 9.255      ;
; 1.018 ; reg_file:RegFile|reg:\n_dffg_instances:17:n_dffg_instance|s_Q[11] ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; 0.270      ; 9.250      ;
; 1.021 ; reg_file:RegFile|reg:\n_dffg_instances:6:n_dffg_instance|s_Q[26]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.235      ; 9.212      ;
; 1.021 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[22]  ; pc_dffg:PC|s_Q[20] ; iCLK         ; iCLK        ; 10.000       ; 0.231      ; 9.208      ;
; 1.025 ; reg_file:RegFile|reg:\n_dffg_instances:7:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; 0.263      ; 9.236      ;
; 1.025 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[21] ; iCLK         ; iCLK        ; 10.000       ; 0.257      ; 9.230      ;
; 1.026 ; reg_file:RegFile|reg:\n_dffg_instances:7:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; 0.259      ; 9.231      ;
; 1.026 ; reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[15] ; iCLK         ; iCLK        ; 10.000       ; 0.212      ; 9.184      ;
; 1.028 ; reg_file:RegFile|reg:\n_dffg_instances:17:n_dffg_instance|s_Q[11] ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; 0.271      ; 9.241      ;
; 1.031 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[30]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.233      ; 9.200      ;
; 1.031 ; reg_file:RegFile|reg:\n_dffg_instances:17:n_dffg_instance|s_Q[24] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.232      ; 9.199      ;
; 1.034 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[11]  ; pc_dffg:PC|s_Q[10] ; iCLK         ; iCLK        ; 10.000       ; 0.227      ; 9.191      ;
; 1.036 ; reg_file:RegFile|reg:\n_dffg_instances:7:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; 0.260      ; 9.222      ;
; 1.041 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[14] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.234      ; 9.191      ;
; 1.046 ; reg_file:RegFile|reg:\n_dffg_instances:19:n_dffg_instance|s_Q[14] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.267      ; 9.219      ;
; 1.056 ; reg_file:RegFile|reg:\n_dffg_instances:7:n_dffg_instance|s_Q[17]  ; pc_dffg:PC|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; 0.259      ; 9.201      ;
; 1.057 ; reg_file:RegFile|reg:\n_dffg_instances:7:n_dffg_instance|s_Q[17]  ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; 0.255      ; 9.196      ;
; 1.061 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[11]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.227      ; 9.164      ;
; 1.062 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[3]   ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.229      ; 9.165      ;
; 1.067 ; reg_file:RegFile|reg:\n_dffg_instances:20:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.236      ; 9.167      ;
; 1.067 ; reg_file:RegFile|reg:\n_dffg_instances:7:n_dffg_instance|s_Q[17]  ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; 0.256      ; 9.187      ;
; 1.068 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[13]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.227      ; 9.157      ;
; 1.073 ; reg_file:RegFile|reg:\n_dffg_instances:20:n_dffg_instance|s_Q[22] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.250      ; 9.175      ;
; 1.074 ; reg_file:RegFile|reg:\n_dffg_instances:12:n_dffg_instance|s_Q[26] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.247      ; 9.171      ;
; 1.077 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[11]  ; pc_dffg:PC|s_Q[15] ; iCLK         ; iCLK        ; 10.000       ; 0.203      ; 9.124      ;
; 1.077 ; reg_file:RegFile|reg:\n_dffg_instances:17:n_dffg_instance|s_Q[11] ; pc_dffg:PC|s_Q[10] ; iCLK         ; iCLK        ; 10.000       ; 0.247      ; 9.168      ;
; 1.079 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[23] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.231      ; 9.150      ;
; 1.081 ; reg_file:RegFile|reg:\n_dffg_instances:25:n_dffg_instance|s_Q[24] ; pc_dffg:PC|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; 0.259      ; 9.176      ;
; 1.082 ; reg_file:RegFile|reg:\n_dffg_instances:25:n_dffg_instance|s_Q[24] ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; 0.255      ; 9.171      ;
; 1.082 ; reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[21] ; iCLK         ; iCLK        ; 10.000       ; 0.259      ; 9.175      ;
; 1.085 ; reg_file:RegFile|reg:\n_dffg_instances:7:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[10] ; iCLK         ; iCLK        ; 10.000       ; 0.236      ; 9.149      ;
; 1.087 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[3]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.229      ; 9.140      ;
; 1.091 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[0]  ; iCLK         ; iCLK        ; 10.000       ; 0.197      ; 9.104      ;
; 1.092 ; reg_file:RegFile|reg:\n_dffg_instances:25:n_dffg_instance|s_Q[24] ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; 0.256      ; 9.162      ;
; 1.094 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[23]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.224      ; 9.128      ;
; 1.097 ; reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance|s_Q[12] ; pc_dffg:PC|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; 0.277      ; 9.178      ;
; 1.098 ; reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance|s_Q[12] ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; 0.273      ; 9.173      ;
; 1.101 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[0]  ; iCLK         ; iCLK        ; 10.000       ; 0.202      ; 9.099      ;
; 1.102 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[24]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.225      ; 9.121      ;
+-------+-------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.369 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:23:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.038      ;
; 0.375 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:22:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.044      ;
; 0.387 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:26:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.056      ;
; 0.394 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:25:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.063      ;
; 0.403 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.674      ;
; 0.416 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:8:dffg_instance|s_Q                                                                ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.450      ; 1.088      ;
; 0.422 ; pc_dffg:PC|s_Q[10]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:10:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.098      ; 0.706      ;
; 0.425 ; pc_dffg:PC|s_Q[10]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:11:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.098      ; 0.709      ;
; 0.427 ; pc_dffg:PC|s_Q[14]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:14:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.693      ;
; 0.432 ; EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:18:dffg_instance|s_Q                                                          ; MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:18:dffg_instance|s_Q                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.696      ;
; 0.433 ; pc_dffg:PC|s_Q[8]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:8:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.698      ;
; 0.436 ; pc_dffg:PC|s_Q[22]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:22:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.701      ;
; 0.436 ; pc_dffg:PC|s_Q[22]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:23:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.701      ;
; 0.444 ; pc_dffg:PC|s_Q[7]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:7:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.709      ;
; 0.450 ; ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:0:dffg_instance|s_Q                                                           ; EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:0:dffg_instance|s_Q                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.717      ;
; 0.454 ; ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:1:dffg_instance|s_Q                                                           ; EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:1:dffg_instance|s_Q                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.720      ;
; 0.460 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.726      ;
; 0.468 ; pc_dffg:PC|s_Q[18]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:18:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.734      ;
; 0.471 ; pc_dffg:PC|s_Q[2]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:5:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.736      ;
; 0.471 ; pc_dffg:PC|s_Q[2]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:3:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.736      ;
; 0.471 ; pc_dffg:PC|s_Q[2]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:2:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.736      ;
; 0.472 ; pc_dffg:PC|s_Q[2]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:4:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.737      ;
; 0.533 ; pc_dffg:PC|s_Q[30]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:30:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 0.818      ;
; 0.534 ; pc_dffg:PC|s_Q[30]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:31:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 0.819      ;
; 0.541 ; pc_dffg:PC|s_Q[11]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:11:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.098      ; 0.825      ;
; 0.550 ; pc_dffg:PC|s_Q[1]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:1:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.132      ; 0.868      ;
; 0.552 ; pc_dffg:PC|s_Q[17]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:17:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.818      ;
; 0.553 ; pc_dffg:PC|s_Q[0]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:0:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.130      ; 0.869      ;
; 0.554 ; pc_dffg:PC|s_Q[26]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:26:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.819      ;
; 0.567 ; pc_dffg:PC|s_Q[19]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:19:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.833      ;
; 0.569 ; pc_dffg:PC|s_Q[4]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:5:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.834      ;
; 0.569 ; pc_dffg:PC|s_Q[4]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:4:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.834      ;
; 0.575 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe3a[1]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.841      ;
; 0.591 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:3:dffg_instance|s_Q                                                                ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.450      ; 1.263      ;
; 0.596 ; ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:3:dffg_instance|s_Q                                                           ; EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:3:dffg_instance|s_Q                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.862      ;
; 0.604 ; EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:13:dffg_instance|s_Q                                                          ; MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:13:dffg_instance|s_Q                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.868      ;
; 0.607 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:2:dffg_instance|s_Q                                                                ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.450      ; 1.279      ;
; 0.617 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.883      ;
; 0.625 ; ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:18:dffg_instance|s_Q                                                          ; EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:18:dffg_instance|s_Q                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.891      ;
; 0.643 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:14:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.433      ; 1.298      ;
; 0.646 ; pc_dffg:PC|s_Q[23]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:23:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.911      ;
; 0.653 ; pc_dffg:PC|s_Q[16]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:17:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.919      ;
; 0.665 ; pc_dffg:PC|s_Q[9]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:10:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.544      ; 1.395      ;
; 0.666 ; pc_dffg:PC|s_Q[5]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:5:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.931      ;
; 0.667 ; pc_dffg:PC|s_Q[12]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:13:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.933      ;
; 0.669 ; pc_dffg:PC|s_Q[16]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:16:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.935      ;
; 0.671 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:19:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.433      ; 1.326      ;
; 0.674 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:6:dffg_instance|s_Q                                                                ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.450      ; 1.346      ;
; 0.674 ; EX_MEM:IEX_MEM|mem_dffg:MEMControl_dffg|s_Q.partial_mem_sel[1]                                                                       ; MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:16:dffg_instance|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.940      ;
; 0.684 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:24:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.353      ;
; 0.688 ; pc_dffg:PC|s_Q[18]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:20:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.954      ;
; 0.692 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:28:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.452      ; 1.366      ;
; 0.694 ; pc_dffg:PC|s_Q[3]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:4:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.959      ;
; 0.698 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:29:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.452      ; 1.372      ;
; 0.699 ; pc_dffg:PC|s_Q[12]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:12:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.965      ;
; 0.701 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:27:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.452      ; 1.375      ;
; 0.705 ; pc_dffg:PC|s_Q[8]                                                                                                                    ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.439      ; 1.366      ;
; 0.711 ; pc_dffg:PC|s_Q[7]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:8:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.976      ;
; 0.713 ; pc_dffg:PC|s_Q[3]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:5:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.978      ;
; 0.717 ; pc_dffg:PC|s_Q[12]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:14:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.983      ;
; 0.723 ; pc_dffg:PC|s_Q[3]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:3:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.988      ;
; 0.746 ; pc_dffg:PC|s_Q[7]                                                                                                                    ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.439      ; 1.407      ;
; 0.767 ; ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:19:dffg_instance|s_Q                                                          ; EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:19:dffg_instance|s_Q                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.033      ;
; 0.768 ; pc_dffg:PC|s_Q[9]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:11:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.544      ; 1.498      ;
; 0.770 ; EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:12:dffg_instance|s_Q                                                          ; MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:12:dffg_instance|s_Q                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 1.034      ;
; 0.785 ; pc_dffg:PC|s_Q[31]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:31:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 1.070      ;
; 0.788 ; pc_dffg:PC|s_Q[9]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:9:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.544      ; 1.518      ;
; 0.790 ; pc_dffg:PC|s_Q[21]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:21:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 1.075      ;
; 0.801 ; EX_MEM:IEX_MEM|mem_dffg:MEMControl_dffg|s_Q.partial_mem_sel[0]                                                                       ; MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:16:dffg_instance|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.068      ;
; 0.807 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.097      ; 1.090      ;
; 0.810 ; pc_dffg:PC|s_Q[2]                                                                                                                    ; pc_dffg:PC|s_Q[2]                                                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 1.075      ;
; 0.814 ; pc_dffg:PC|s_Q[2]                                                                                                                    ; pc_dffg:PC|s_Q[3]                                                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 1.079      ;
; 0.816 ; ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:25:dffg_instance|s_Q                                                          ; EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:25:dffg_instance|s_Q                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.098      ; 1.100      ;
; 0.821 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:1:dffg_instance|s_Q                                                                ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; -0.006     ; 1.037      ;
; 0.823 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:9:dffg_instance|s_Q                                                                ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.004      ; 1.049      ;
; 0.824 ; pc_dffg:PC|s_Q[19]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:20:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.091      ;
; 0.827 ; pc_dffg:PC|s_Q[16]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:20:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.093      ;
; 0.829 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:29:dffg_instance|s_Q                                                               ; pc_dffg:PC|s_Q[29]                                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.540      ; 1.555      ;
; 0.839 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:21:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; -0.019     ; 1.042      ;
; 0.848 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:11:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.004      ; 1.074      ;
; 0.868 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:30:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; -0.019     ; 1.071      ;
; 0.873 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.417      ; 1.512      ;
; 0.873 ; pc_dffg:PC|s_Q[18]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:19:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 1.138      ;
; 0.875 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:4:dffg_instance|s_Q                                                                ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.433      ; 1.530      ;
; 0.877 ; EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:31:dffg_instance|s_Q                                                         ; mem:DMem|ram~13258                                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 1.127      ;
; 0.895 ; pc_dffg:PC|s_Q[27]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:28:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; -0.364     ; 0.717      ;
; 0.896 ; pc_dffg:PC|s_Q[27]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:27:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; -0.364     ; 0.718      ;
; 0.897 ; ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:14:dffg_instance|s_Q                                                       ; EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:14:dffg_instance|s_Q                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 1.161      ;
; 0.898 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:7:dffg_instance|s_Q                                                                ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.450      ; 1.570      ;
; 0.899 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.434      ; 1.555      ;
; 0.904 ; pc_dffg:PC|s_Q[7]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:9:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.544      ; 1.634      ;
; 0.919 ; mem:IMem|ram~43                                                                                                                      ; pc_dffg:PC|s_Q[27]                                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.545      ; 1.650      ;
; 0.920 ; pc_dffg:PC|s_Q[9]                                                                                                                    ; pc_dffg:PC|s_Q[9]                                                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 1.185      ;
; 0.935 ; EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:15:dffg_instance|s_Q                                                         ; mem:DMem|ram~11450                                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.096      ; 1.217      ;
; 0.941 ; pc_dffg:PC|s_Q[18]                                                                                                                   ; pc_dffg:PC|s_Q[18]                                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.207      ;
; 0.943 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:18:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.432      ; 1.597      ;
; 0.943 ; pc_dffg:PC|s_Q[17]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:20:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.209      ;
; 0.964 ; EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:14:dffg_instance|s_Q                                                         ; mem:DMem|ram~19257                                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.053      ; 1.203      ;
; 0.992 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:12:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.433      ; 1.647      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.484 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36 ; iCLK         ; iCLK        ; 20.000       ; -0.219     ; 2.219      ;
; 17.484 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a37 ; iCLK         ; iCLK        ; 20.000       ; -0.219     ; 2.219      ;
; 17.484 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a38 ; iCLK         ; iCLK        ; 20.000       ; -0.219     ; 2.219      ;
; 17.484 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a39 ; iCLK         ; iCLK        ; 20.000       ; -0.219     ; 2.219      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
; 17.491 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 2.196      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.931 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 0.000        ; -0.063     ; 2.054      ;
; 1.936 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36 ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.076      ;
; 1.936 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a37 ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.076      ;
; 1.936 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a38 ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.076      ;
; 1.936 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a39 ; iCLK         ; iCLK        ; 0.000        ; -0.046     ; 2.076      ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 33.386 ns




+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 57.56 MHz ; 57.56 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 1.314 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.354 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; iCLK  ; 17.700 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 1.752 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.642 ; 0.000                            ;
+-------+-------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'iCLK'                                                                                                                                   ;
+-------+-------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; 1.314 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[22]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.230      ; 8.915      ;
; 1.413 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.235      ; 8.821      ;
; 1.434 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.231      ; 8.796      ;
; 1.483 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[22]  ; pc_dffg:PC|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; 0.256      ; 8.772      ;
; 1.501 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[11]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.229      ; 8.727      ;
; 1.511 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.235      ; 8.723      ;
; 1.513 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[22]  ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; 0.253      ; 8.739      ;
; 1.522 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[22]  ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; 0.255      ; 8.732      ;
; 1.545 ; reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.237      ; 8.691      ;
; 1.566 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[22]  ; pc_dffg:PC|s_Q[10] ; iCLK         ; iCLK        ; 10.000       ; 0.230      ; 8.663      ;
; 1.579 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[22]  ; pc_dffg:PC|s_Q[15] ; iCLK         ; iCLK        ; 10.000       ; 0.206      ; 8.626      ;
; 1.582 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; 0.261      ; 8.678      ;
; 1.603 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; 0.257      ; 8.653      ;
; 1.612 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; 0.258      ; 8.645      ;
; 1.616 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; 0.260      ; 8.643      ;
; 1.633 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; 0.254      ; 8.620      ;
; 1.636 ; reg_file:RegFile|reg:\n_dffg_instances:7:n_dffg_instance|s_Q[17]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.231      ; 8.594      ;
; 1.640 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[22]  ; pc_dffg:PC|s_Q[21] ; iCLK         ; iCLK        ; 10.000       ; 0.253      ; 8.612      ;
; 1.642 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; 0.256      ; 8.613      ;
; 1.658 ; reg_file:RegFile|reg:\n_dffg_instances:25:n_dffg_instance|s_Q[24] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.234      ; 8.575      ;
; 1.665 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[10] ; iCLK         ; iCLK        ; 10.000       ; 0.235      ; 8.569      ;
; 1.668 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[3]   ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.231      ; 8.562      ;
; 1.670 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[11]  ; pc_dffg:PC|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; 0.255      ; 8.584      ;
; 1.673 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[15] ; iCLK         ; iCLK        ; 10.000       ; 0.211      ; 8.537      ;
; 1.675 ; reg_file:RegFile|reg:\n_dffg_instances:7:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.238      ; 8.562      ;
; 1.680 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; 0.261      ; 8.580      ;
; 1.686 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[10] ; iCLK         ; iCLK        ; 10.000       ; 0.231      ; 8.544      ;
; 1.699 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[15] ; iCLK         ; iCLK        ; 10.000       ; 0.207      ; 8.507      ;
; 1.700 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[11]  ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; 0.252      ; 8.551      ;
; 1.704 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[11]  ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; 0.254      ; 8.549      ;
; 1.708 ; reg_file:RegFile|reg:\n_dffg_instances:17:n_dffg_instance|s_Q[11] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.246      ; 8.537      ;
; 1.710 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; 0.258      ; 8.547      ;
; 1.714 ; reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; 0.263      ; 8.548      ;
; 1.714 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; 0.260      ; 8.545      ;
; 1.725 ; reg_file:RegFile|reg:\n_dffg_instances:14:n_dffg_instance|s_Q[26] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.250      ; 8.524      ;
; 1.733 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.231      ; 8.497      ;
; 1.735 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[22]  ; pc_dffg:PC|s_Q[20] ; iCLK         ; iCLK        ; 10.000       ; 0.230      ; 8.494      ;
; 1.739 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[21] ; iCLK         ; iCLK        ; 10.000       ; 0.258      ; 8.518      ;
; 1.740 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[24] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.249      ; 8.508      ;
; 1.740 ; reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance|s_Q[26] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.241      ; 8.500      ;
; 1.741 ; reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance|s_Q[12] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.253      ; 8.511      ;
; 1.744 ; reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; 0.260      ; 8.515      ;
; 1.745 ; reg_file:RegFile|reg:\n_dffg_instances:6:n_dffg_instance|s_Q[17]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.229      ; 8.483      ;
; 1.748 ; reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; 0.262      ; 8.513      ;
; 1.751 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[18] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.235      ; 8.483      ;
; 1.751 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[24] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.249      ; 8.497      ;
; 1.753 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[11]  ; pc_dffg:PC|s_Q[10] ; iCLK         ; iCLK        ; 10.000       ; 0.229      ; 8.475      ;
; 1.756 ; reg_file:RegFile|reg:\n_dffg_instances:20:n_dffg_instance|s_Q[12] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.253      ; 8.496      ;
; 1.758 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[15]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.232      ; 8.473      ;
; 1.760 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[21] ; iCLK         ; iCLK        ; 10.000       ; 0.254      ; 8.493      ;
; 1.760 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[18]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.234      ; 8.473      ;
; 1.761 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[11]  ; pc_dffg:PC|s_Q[15] ; iCLK         ; iCLK        ; 10.000       ; 0.205      ; 8.443      ;
; 1.763 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[10] ; iCLK         ; iCLK        ; 10.000       ; 0.235      ; 8.471      ;
; 1.771 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[15] ; iCLK         ; iCLK        ; 10.000       ; 0.211      ; 8.439      ;
; 1.780 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[12] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.230      ; 8.449      ;
; 1.784 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[5]   ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.232      ; 8.447      ;
; 1.786 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[11]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.228      ; 8.441      ;
; 1.795 ; reg_file:RegFile|reg:\n_dffg_instances:6:n_dffg_instance|s_Q[15]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.229      ; 8.433      ;
; 1.797 ; reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[10] ; iCLK         ; iCLK        ; 10.000       ; 0.237      ; 8.439      ;
; 1.803 ; reg_file:RegFile|reg:\n_dffg_instances:6:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.232      ; 8.428      ;
; 1.805 ; reg_file:RegFile|reg:\n_dffg_instances:7:n_dffg_instance|s_Q[17]  ; pc_dffg:PC|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; 0.257      ; 8.451      ;
; 1.805 ; reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[15] ; iCLK         ; iCLK        ; 10.000       ; 0.213      ; 8.407      ;
; 1.805 ; reg_file:RegFile|reg:\n_dffg_instances:17:n_dffg_instance|s_Q[24] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.234      ; 8.428      ;
; 1.807 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[3]   ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.231      ; 8.423      ;
; 1.809 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[22]  ; pc_dffg:PC|s_Q[0]  ; iCLK         ; iCLK        ; 10.000       ; 0.199      ; 8.389      ;
; 1.815 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[29] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.240      ; 8.424      ;
; 1.817 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[30]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.232      ; 8.414      ;
; 1.820 ; reg_file:RegFile|reg:\n_dffg_instances:6:n_dffg_instance|s_Q[26]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.236      ; 8.415      ;
; 1.823 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[3]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.229      ; 8.405      ;
; 1.825 ; reg_file:RegFile|reg:\n_dffg_instances:20:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.237      ; 8.411      ;
; 1.827 ; reg_file:RegFile|reg:\n_dffg_instances:25:n_dffg_instance|s_Q[24] ; pc_dffg:PC|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; 0.260      ; 8.432      ;
; 1.827 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[11]  ; pc_dffg:PC|s_Q[21] ; iCLK         ; iCLK        ; 10.000       ; 0.252      ; 8.424      ;
; 1.829 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[2]   ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.231      ; 8.401      ;
; 1.830 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[14] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.235      ; 8.404      ;
; 1.830 ; reg_file:RegFile|reg:\n_dffg_instances:9:n_dffg_instance|s_Q[15]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.241      ; 8.410      ;
; 1.831 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[22]  ; pc_dffg:PC|s_Q[13] ; iCLK         ; iCLK        ; 10.000       ; 0.220      ; 8.388      ;
; 1.832 ; reg_file:RegFile|reg:\n_dffg_instances:19:n_dffg_instance|s_Q[14] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.271      ; 8.438      ;
; 1.834 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[20] ; iCLK         ; iCLK        ; 10.000       ; 0.235      ; 8.400      ;
; 1.835 ; reg_file:RegFile|reg:\n_dffg_instances:7:n_dffg_instance|s_Q[17]  ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; 0.254      ; 8.418      ;
; 1.837 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[3]   ; pc_dffg:PC|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; 0.257      ; 8.419      ;
; 1.837 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[21] ; iCLK         ; iCLK        ; 10.000       ; 0.258      ; 8.420      ;
; 1.838 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[22]  ; pc_dffg:PC|s_Q[26] ; iCLK         ; iCLK        ; 10.000       ; -0.176     ; 7.985      ;
; 1.840 ; reg_file:RegFile|reg:\n_dffg_instances:12:n_dffg_instance|s_Q[31] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.240      ; 8.399      ;
; 1.841 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[2]   ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.231      ; 8.389      ;
; 1.844 ; reg_file:RegFile|reg:\n_dffg_instances:7:n_dffg_instance|s_Q[17]  ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; 0.256      ; 8.411      ;
; 1.844 ; reg_file:RegFile|reg:\n_dffg_instances:7:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; 0.264      ; 8.419      ;
; 1.848 ; reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance|s_Q[29] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.241      ; 8.392      ;
; 1.850 ; reg_file:RegFile|reg:\n_dffg_instances:6:n_dffg_instance|s_Q[22]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.228      ; 8.377      ;
; 1.855 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[20] ; iCLK         ; iCLK        ; 10.000       ; 0.231      ; 8.375      ;
; 1.857 ; reg_file:RegFile|reg:\n_dffg_instances:25:n_dffg_instance|s_Q[24] ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; 0.257      ; 8.399      ;
; 1.858 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[13]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.228      ; 8.369      ;
; 1.859 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[10]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.231      ; 8.371      ;
; 1.861 ; reg_file:RegFile|reg:\n_dffg_instances:25:n_dffg_instance|s_Q[24] ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; 0.259      ; 8.397      ;
; 1.867 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[3]   ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; 0.254      ; 8.386      ;
; 1.871 ; reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[21] ; iCLK         ; iCLK        ; 10.000       ; 0.260      ; 8.388      ;
; 1.873 ; reg_file:RegFile|reg:\n_dffg_instances:12:n_dffg_instance|s_Q[26] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.249      ; 8.375      ;
; 1.874 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[23]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; 0.230      ; 8.355      ;
; 1.874 ; reg_file:RegFile|reg:\n_dffg_instances:7:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; 0.261      ; 8.386      ;
; 1.876 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[3]   ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; 0.256      ; 8.379      ;
; 1.877 ; reg_file:RegFile|reg:\n_dffg_instances:17:n_dffg_instance|s_Q[11] ; pc_dffg:PC|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; 0.272      ; 8.394      ;
+-------+-------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.354 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.608      ;
; 0.370 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:23:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 0.970      ;
; 0.378 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:22:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 0.978      ;
; 0.381 ; pc_dffg:PC|s_Q[10]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:10:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.640      ;
; 0.382 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:26:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 0.982      ;
; 0.383 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:25:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 0.983      ;
; 0.384 ; pc_dffg:PC|s_Q[10]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:11:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.643      ;
; 0.387 ; pc_dffg:PC|s_Q[14]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:14:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.629      ;
; 0.392 ; pc_dffg:PC|s_Q[8]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:8:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.633      ;
; 0.395 ; pc_dffg:PC|s_Q[22]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:22:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.636      ;
; 0.395 ; pc_dffg:PC|s_Q[22]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:23:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.636      ;
; 0.398 ; EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:18:dffg_instance|s_Q                                                          ; MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:18:dffg_instance|s_Q                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.639      ;
; 0.402 ; pc_dffg:PC|s_Q[7]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:7:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.643      ;
; 0.411 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:8:dffg_instance|s_Q                                                                ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 1.016      ;
; 0.416 ; ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:0:dffg_instance|s_Q                                                           ; EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:0:dffg_instance|s_Q                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.659      ;
; 0.418 ; ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:1:dffg_instance|s_Q                                                           ; EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:1:dffg_instance|s_Q                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.661      ;
; 0.424 ; pc_dffg:PC|s_Q[18]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:18:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.666      ;
; 0.425 ; pc_dffg:PC|s_Q[2]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:5:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.667      ;
; 0.425 ; pc_dffg:PC|s_Q[2]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:3:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.667      ;
; 0.425 ; pc_dffg:PC|s_Q[2]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:2:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.667      ;
; 0.425 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.668      ;
; 0.426 ; pc_dffg:PC|s_Q[2]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:4:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.668      ;
; 0.483 ; pc_dffg:PC|s_Q[30]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:30:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.742      ;
; 0.484 ; pc_dffg:PC|s_Q[30]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:31:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.743      ;
; 0.492 ; pc_dffg:PC|s_Q[11]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:11:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.751      ;
; 0.500 ; pc_dffg:PC|s_Q[17]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:17:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.742      ;
; 0.501 ; pc_dffg:PC|s_Q[1]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:1:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.121      ; 0.793      ;
; 0.503 ; pc_dffg:PC|s_Q[26]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:26:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.744      ;
; 0.504 ; pc_dffg:PC|s_Q[0]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:0:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.119      ; 0.794      ;
; 0.514 ; pc_dffg:PC|s_Q[19]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:19:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.756      ;
; 0.514 ; pc_dffg:PC|s_Q[4]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:5:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.756      ;
; 0.514 ; pc_dffg:PC|s_Q[4]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:4:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.756      ;
; 0.522 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe3a[1]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.765      ;
; 0.550 ; ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:3:dffg_instance|s_Q                                                           ; EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:3:dffg_instance|s_Q                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.793      ;
; 0.551 ; EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:13:dffg_instance|s_Q                                                          ; MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:13:dffg_instance|s_Q                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.792      ;
; 0.554 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:3:dffg_instance|s_Q                                                                ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.402      ; 1.157      ;
; 0.554 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:2:dffg_instance|s_Q                                                                ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.402      ; 1.157      ;
; 0.568 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.811      ;
; 0.572 ; ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:18:dffg_instance|s_Q                                                          ; EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:18:dffg_instance|s_Q                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.814      ;
; 0.592 ; pc_dffg:PC|s_Q[23]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:23:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.833      ;
; 0.598 ; pc_dffg:PC|s_Q[16]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:17:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.840      ;
; 0.606 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:14:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.387      ; 1.194      ;
; 0.609 ; pc_dffg:PC|s_Q[12]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:13:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.851      ;
; 0.609 ; pc_dffg:PC|s_Q[5]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:5:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.851      ;
; 0.613 ; pc_dffg:PC|s_Q[9]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:10:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.499      ; 1.283      ;
; 0.614 ; pc_dffg:PC|s_Q[16]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:16:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.856      ;
; 0.616 ; EX_MEM:IEX_MEM|mem_dffg:MEMControl_dffg|s_Q.partial_mem_sel[1]                                                                       ; MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:16:dffg_instance|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.857      ;
; 0.627 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:24:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 1.227      ;
; 0.629 ; pc_dffg:PC|s_Q[18]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:20:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.871      ;
; 0.632 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:19:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.387      ; 1.220      ;
; 0.633 ; pc_dffg:PC|s_Q[3]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:4:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.875      ;
; 0.636 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:6:dffg_instance|s_Q                                                                ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 1.241      ;
; 0.638 ; pc_dffg:PC|s_Q[12]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:12:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.880      ;
; 0.649 ; pc_dffg:PC|s_Q[7]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:8:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.890      ;
; 0.653 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:28:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.406      ; 1.260      ;
; 0.653 ; pc_dffg:PC|s_Q[12]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:14:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.895      ;
; 0.653 ; pc_dffg:PC|s_Q[3]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:5:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.895      ;
; 0.655 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:29:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.406      ; 1.262      ;
; 0.659 ; pc_dffg:PC|s_Q[3]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:3:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.901      ;
; 0.660 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:27:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.406      ; 1.267      ;
; 0.675 ; pc_dffg:PC|s_Q[8]                                                                                                                    ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.392      ; 1.268      ;
; 0.710 ; pc_dffg:PC|s_Q[9]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:11:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.499      ; 1.380      ;
; 0.711 ; ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:19:dffg_instance|s_Q                                                          ; EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:19:dffg_instance|s_Q                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.953      ;
; 0.714 ; pc_dffg:PC|s_Q[7]                                                                                                                    ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.392      ; 1.307      ;
; 0.715 ; EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:12:dffg_instance|s_Q                                                          ; MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:12:dffg_instance|s_Q                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.956      ;
; 0.721 ; ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:25:dffg_instance|s_Q                                                          ; EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:25:dffg_instance|s_Q                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.089      ; 0.981      ;
; 0.728 ; pc_dffg:PC|s_Q[9]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:9:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.499      ; 1.398      ;
; 0.730 ; pc_dffg:PC|s_Q[2]                                                                                                                    ; pc_dffg:PC|s_Q[2]                                                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.972      ;
; 0.731 ; pc_dffg:PC|s_Q[31]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:31:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.990      ;
; 0.734 ; pc_dffg:PC|s_Q[2]                                                                                                                    ; pc_dffg:PC|s_Q[3]                                                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.976      ;
; 0.735 ; pc_dffg:PC|s_Q[21]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:21:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.994      ;
; 0.741 ; EX_MEM:IEX_MEM|mem_dffg:MEMControl_dffg|s_Q.partial_mem_sel[0]                                                                       ; MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:16:dffg_instance|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.983      ;
; 0.747 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.087      ; 1.005      ;
; 0.758 ; pc_dffg:PC|s_Q[16]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:20:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 1.000      ;
; 0.765 ; pc_dffg:PC|s_Q[19]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:20:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.008      ;
; 0.768 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:29:dffg_instance|s_Q                                                               ; pc_dffg:PC|s_Q[29]                                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.496      ; 1.435      ;
; 0.787 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:9:dffg_instance|s_Q                                                                ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; -0.007     ; 0.981      ;
; 0.788 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:1:dffg_instance|s_Q                                                                ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; -0.019     ; 0.970      ;
; 0.791 ; EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:31:dffg_instance|s_Q                                                         ; mem:DMem|ram~13258                                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.057      ; 1.019      ;
; 0.795 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:4:dffg_instance|s_Q                                                                ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 1.384      ;
; 0.804 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:21:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; -0.030     ; 0.975      ;
; 0.804 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.372      ; 1.377      ;
; 0.811 ; pc_dffg:PC|s_Q[18]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:19:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 1.052      ;
; 0.812 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:11:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; -0.007     ; 1.006      ;
; 0.818 ; pc_dffg:PC|s_Q[27]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:28:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; -0.339     ; 0.650      ;
; 0.819 ; pc_dffg:PC|s_Q[27]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:27:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; -0.339     ; 0.651      ;
; 0.819 ; ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:14:dffg_instance|s_Q                                                       ; EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:14:dffg_instance|s_Q                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 1.061      ;
; 0.826 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:7:dffg_instance|s_Q                                                                ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 1.431      ;
; 0.826 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.386      ; 1.413      ;
; 0.829 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:30:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; -0.030     ; 1.000      ;
; 0.839 ; pc_dffg:PC|s_Q[7]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:9:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.499      ; 1.509      ;
; 0.845 ; pc_dffg:PC|s_Q[9]                                                                                                                    ; pc_dffg:PC|s_Q[9]                                                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 1.086      ;
; 0.852 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:18:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.386      ; 1.439      ;
; 0.859 ; mem:IMem|ram~43                                                                                                                      ; pc_dffg:PC|s_Q[27]                                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.500      ; 1.530      ;
; 0.862 ; pc_dffg:PC|s_Q[17]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:20:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 1.104      ;
; 0.863 ; pc_dffg:PC|s_Q[18]                                                                                                                   ; pc_dffg:PC|s_Q[18]                                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 1.105      ;
; 0.863 ; EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:15:dffg_instance|s_Q                                                         ; mem:DMem|ram~11450                                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 1.122      ;
; 0.891 ; EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:14:dffg_instance|s_Q                                                         ; mem:DMem|ram~19257                                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 1.105      ;
; 0.905 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:12:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.387      ; 1.493      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.700 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36 ; iCLK         ; iCLK        ; 20.000       ; -0.215     ; 2.016      ;
; 17.700 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a37 ; iCLK         ; iCLK        ; 20.000       ; -0.215     ; 2.016      ;
; 17.700 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a38 ; iCLK         ; iCLK        ; 20.000       ; -0.215     ; 2.016      ;
; 17.700 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a39 ; iCLK         ; iCLK        ; 20.000       ; -0.215     ; 2.016      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
; 17.707 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 1.995      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.752 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 0.000        ; -0.069     ; 1.851      ;
; 1.760 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36 ; iCLK         ; iCLK        ; 0.000        ; -0.055     ; 1.873      ;
; 1.760 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a37 ; iCLK         ; iCLK        ; 0.000        ; -0.055     ; 1.873      ;
; 1.760 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a38 ; iCLK         ; iCLK        ; 0.000        ; -0.055     ; 1.873      ;
; 1.760 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a39 ; iCLK         ; iCLK        ; 0.000        ; -0.055     ; 1.873      ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 33.813 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 4.920 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.148 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; iCLK  ; 18.773 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 0.905 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.368 ; 0.000                            ;
+-------+-------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'iCLK'                                                                                                                                   ;
+-------+-------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; 4.920 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.254     ; 4.813      ;
; 4.922 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.262     ; 4.803      ;
; 4.963 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; -0.244     ; 4.780      ;
; 4.965 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; -0.252     ; 4.770      ;
; 4.972 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; -0.249     ; 4.766      ;
; 4.974 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; -0.257     ; 4.756      ;
; 4.976 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[22]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.259     ; 4.752      ;
; 4.983 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.254     ; 4.750      ;
; 4.999 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; -0.245     ; 4.743      ;
; 5.001 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; -0.253     ; 4.733      ;
; 5.009 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[15] ; iCLK         ; iCLK        ; 10.000       ; -0.259     ; 4.719      ;
; 5.010 ; reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.252     ; 4.725      ;
; 5.011 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[15] ; iCLK         ; iCLK        ; 10.000       ; -0.267     ; 4.709      ;
; 5.019 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[22]  ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; -0.249     ; 4.719      ;
; 5.026 ; reg_file:RegFile|reg:\n_dffg_instances:7:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.253     ; 4.708      ;
; 5.026 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; -0.244     ; 4.717      ;
; 5.028 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[22]  ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; -0.254     ; 4.705      ;
; 5.035 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[10] ; iCLK         ; iCLK        ; 10.000       ; -0.254     ; 4.698      ;
; 5.035 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; -0.249     ; 4.703      ;
; 5.037 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[10] ; iCLK         ; iCLK        ; 10.000       ; -0.262     ; 4.688      ;
; 5.050 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[21] ; iCLK         ; iCLK        ; 10.000       ; -0.249     ; 4.688      ;
; 5.052 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[21] ; iCLK         ; iCLK        ; 10.000       ; -0.257     ; 4.678      ;
; 5.053 ; reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; -0.242     ; 4.692      ;
; 5.055 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[22]  ; pc_dffg:PC|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; -0.250     ; 4.682      ;
; 5.062 ; reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; -0.247     ; 4.678      ;
; 5.062 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; -0.245     ; 4.680      ;
; 5.063 ; reg_file:RegFile|reg:\n_dffg_instances:7:n_dffg_instance|s_Q[17]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.259     ; 4.665      ;
; 5.065 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[22]  ; pc_dffg:PC|s_Q[15] ; iCLK         ; iCLK        ; 10.000       ; -0.264     ; 4.658      ;
; 5.069 ; reg_file:RegFile|reg:\n_dffg_instances:7:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; -0.243     ; 4.675      ;
; 5.070 ; reg_file:RegFile|reg:\n_dffg_instances:17:n_dffg_instance|s_Q[11] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.242     ; 4.675      ;
; 5.071 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[11]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.263     ; 4.653      ;
; 5.072 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[15] ; iCLK         ; iCLK        ; 10.000       ; -0.259     ; 4.656      ;
; 5.078 ; reg_file:RegFile|reg:\n_dffg_instances:7:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; -0.248     ; 4.661      ;
; 5.082 ; reg_file:RegFile|reg:\n_dffg_instances:25:n_dffg_instance|s_Q[24] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.255     ; 4.650      ;
; 5.089 ; reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; -0.243     ; 4.655      ;
; 5.091 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[22]  ; pc_dffg:PC|s_Q[10] ; iCLK         ; iCLK        ; 10.000       ; -0.259     ; 4.637      ;
; 5.098 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[10] ; iCLK         ; iCLK        ; 10.000       ; -0.254     ; 4.635      ;
; 5.099 ; reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[15] ; iCLK         ; iCLK        ; 10.000       ; -0.257     ; 4.631      ;
; 5.102 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.262     ; 4.623      ;
; 5.105 ; reg_file:RegFile|reg:\n_dffg_instances:7:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; -0.244     ; 4.638      ;
; 5.106 ; reg_file:RegFile|reg:\n_dffg_instances:7:n_dffg_instance|s_Q[17]  ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; -0.249     ; 4.632      ;
; 5.106 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[22]  ; pc_dffg:PC|s_Q[21] ; iCLK         ; iCLK        ; 10.000       ; -0.254     ; 4.627      ;
; 5.110 ; reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance|s_Q[12] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.237     ; 4.640      ;
; 5.112 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[20] ; iCLK         ; iCLK        ; 10.000       ; -0.254     ; 4.621      ;
; 5.112 ; reg_file:RegFile|reg:\n_dffg_instances:6:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.262     ; 4.613      ;
; 5.113 ; reg_file:RegFile|reg:\n_dffg_instances:17:n_dffg_instance|s_Q[11] ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; -0.232     ; 4.642      ;
; 5.113 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[21] ; iCLK         ; iCLK        ; 10.000       ; -0.249     ; 4.625      ;
; 5.114 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[20] ; iCLK         ; iCLK        ; 10.000       ; -0.262     ; 4.611      ;
; 5.114 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[11]  ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; -0.253     ; 4.620      ;
; 5.115 ; reg_file:RegFile|reg:\n_dffg_instances:7:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[15] ; iCLK         ; iCLK        ; 10.000       ; -0.258     ; 4.614      ;
; 5.115 ; reg_file:RegFile|reg:\n_dffg_instances:7:n_dffg_instance|s_Q[17]  ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; -0.254     ; 4.618      ;
; 5.122 ; reg_file:RegFile|reg:\n_dffg_instances:17:n_dffg_instance|s_Q[11] ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; -0.237     ; 4.628      ;
; 5.123 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[26] ; iCLK         ; iCLK        ; 10.000       ; -0.472     ; 4.392      ;
; 5.123 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[11]  ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; -0.258     ; 4.606      ;
; 5.125 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[15]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.259     ; 4.603      ;
; 5.125 ; reg_file:RegFile|reg:\n_dffg_instances:25:n_dffg_instance|s_Q[24] ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; -0.245     ; 4.617      ;
; 5.125 ; reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[10] ; iCLK         ; iCLK        ; 10.000       ; -0.252     ; 4.610      ;
; 5.125 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[12] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.259     ; 4.603      ;
; 5.125 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[26] ; iCLK         ; iCLK        ; 10.000       ; -0.480     ; 4.382      ;
; 5.127 ; reg_file:RegFile|reg:\n_dffg_instances:6:n_dffg_instance|s_Q[17]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.260     ; 4.600      ;
; 5.129 ; reg_file:RegFile|reg:\n_dffg_instances:6:n_dffg_instance|s_Q[15]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.266     ; 4.592      ;
; 5.130 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[3]   ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.262     ; 4.595      ;
; 5.134 ; reg_file:RegFile|reg:\n_dffg_instances:25:n_dffg_instance|s_Q[24] ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; -0.250     ; 4.603      ;
; 5.136 ; reg_file:RegFile|reg:\n_dffg_instances:20:n_dffg_instance|s_Q[12] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.237     ; 4.614      ;
; 5.140 ; reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[21] ; iCLK         ; iCLK        ; 10.000       ; -0.247     ; 4.600      ;
; 5.141 ; reg_file:RegFile|reg:\n_dffg_instances:7:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[10] ; iCLK         ; iCLK        ; 10.000       ; -0.253     ; 4.593      ;
; 5.142 ; reg_file:RegFile|reg:\n_dffg_instances:7:n_dffg_instance|s_Q[17]  ; pc_dffg:PC|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; -0.250     ; 4.595      ;
; 5.145 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[14] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.254     ; 4.588      ;
; 5.145 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; -0.252     ; 4.590      ;
; 5.145 ; reg_file:RegFile|reg:\n_dffg_instances:14:n_dffg_instance|s_Q[26] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.239     ; 4.603      ;
; 5.149 ; reg_file:RegFile|reg:\n_dffg_instances:9:n_dffg_instance|s_Q[15]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.253     ; 4.585      ;
; 5.149 ; reg_file:RegFile|reg:\n_dffg_instances:17:n_dffg_instance|s_Q[11] ; pc_dffg:PC|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; -0.233     ; 4.605      ;
; 5.150 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[18] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.254     ; 4.583      ;
; 5.150 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[11]  ; pc_dffg:PC|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; -0.254     ; 4.583      ;
; 5.152 ; reg_file:RegFile|reg:\n_dffg_instances:7:n_dffg_instance|s_Q[17]  ; pc_dffg:PC|s_Q[15] ; iCLK         ; iCLK        ; 10.000       ; -0.264     ; 4.571      ;
; 5.153 ; reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance|s_Q[12] ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; -0.227     ; 4.607      ;
; 5.154 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; -0.257     ; 4.576      ;
; 5.155 ; reg_file:RegFile|reg:\n_dffg_instances:6:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; -0.252     ; 4.580      ;
; 5.156 ; reg_file:RegFile|reg:\n_dffg_instances:7:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[21] ; iCLK         ; iCLK        ; 10.000       ; -0.248     ; 4.583      ;
; 5.159 ; reg_file:RegFile|reg:\n_dffg_instances:17:n_dffg_instance|s_Q[11] ; pc_dffg:PC|s_Q[15] ; iCLK         ; iCLK        ; 10.000       ; -0.247     ; 4.581      ;
; 5.159 ; reg_file:RegFile|reg:\n_dffg_instances:17:n_dffg_instance|s_Q[24] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.255     ; 4.573      ;
; 5.159 ; reg_file:RegFile|reg:\n_dffg_instances:19:n_dffg_instance|s_Q[14] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.223     ; 4.605      ;
; 5.160 ; reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[0]  ; iCLK         ; iCLK        ; 10.000       ; -0.268     ; 4.559      ;
; 5.160 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[11]  ; pc_dffg:PC|s_Q[15] ; iCLK         ; iCLK        ; 10.000       ; -0.268     ; 4.559      ;
; 5.161 ; reg_file:RegFile|reg:\n_dffg_instances:25:n_dffg_instance|s_Q[24] ; pc_dffg:PC|s_Q[6]  ; iCLK         ; iCLK        ; 10.000       ; -0.246     ; 4.580      ;
; 5.162 ; reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance|s_Q[12] ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; -0.232     ; 4.593      ;
; 5.162 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[0]  ; iCLK         ; iCLK        ; 10.000       ; -0.276     ; 4.549      ;
; 5.164 ; reg_file:RegFile|reg:\n_dffg_instances:6:n_dffg_instance|s_Q[14]  ; pc_dffg:PC|s_Q[30] ; iCLK         ; iCLK        ; 10.000       ; -0.257     ; 4.566      ;
; 5.165 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[24] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.241     ; 4.581      ;
; 5.165 ; reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance|s_Q[26] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.250     ; 4.572      ;
; 5.168 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[15]  ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; -0.249     ; 4.570      ;
; 5.168 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[22]  ; pc_dffg:PC|s_Q[20] ; iCLK         ; iCLK        ; 10.000       ; -0.259     ; 4.560      ;
; 5.168 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[12] ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; -0.249     ; 4.570      ;
; 5.170 ; reg_file:RegFile|reg:\n_dffg_instances:6:n_dffg_instance|s_Q[17]  ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; -0.250     ; 4.567      ;
; 5.171 ; reg_file:RegFile|reg:\n_dffg_instances:25:n_dffg_instance|s_Q[24] ; pc_dffg:PC|s_Q[15] ; iCLK         ; iCLK        ; 10.000       ; -0.260     ; 4.556      ;
; 5.171 ; reg_file:RegFile|reg:\n_dffg_instances:12:n_dffg_instance|s_Q[31] ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.255     ; 4.561      ;
; 5.172 ; reg_file:RegFile|reg:\n_dffg_instances:6:n_dffg_instance|s_Q[15]  ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; -0.256     ; 4.559      ;
; 5.173 ; reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[3]   ; pc_dffg:PC|s_Q[24] ; iCLK         ; iCLK        ; 10.000       ; -0.252     ; 4.562      ;
; 5.173 ; reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[18]  ; pc_dffg:PC|s_Q[11] ; iCLK         ; iCLK        ; 10.000       ; -0.257     ; 4.557      ;
; 5.175 ; reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance|s_Q[15] ; pc_dffg:PC|s_Q[20] ; iCLK         ; iCLK        ; 10.000       ; -0.254     ; 4.558      ;
+-------+-------------------------------------------------------------------+--------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.148 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:23:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.485      ;
; 0.148 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:22:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.485      ;
; 0.158 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:26:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.495      ;
; 0.160 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:25:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.497      ;
; 0.162 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:8:dffg_instance|s_Q                                                                ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.236      ; 0.502      ;
; 0.182 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.314      ;
; 0.191 ; pc_dffg:PC|s_Q[10]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:10:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.324      ;
; 0.191 ; EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:18:dffg_instance|s_Q                                                          ; MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:18:dffg_instance|s_Q                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.314      ;
; 0.194 ; pc_dffg:PC|s_Q[14]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:14:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.318      ;
; 0.195 ; pc_dffg:PC|s_Q[10]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:11:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.328      ;
; 0.196 ; pc_dffg:PC|s_Q[8]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:8:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.320      ;
; 0.199 ; pc_dffg:PC|s_Q[22]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:22:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.323      ;
; 0.199 ; pc_dffg:PC|s_Q[22]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:23:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.323      ;
; 0.200 ; ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:0:dffg_instance|s_Q                                                           ; EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:0:dffg_instance|s_Q                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.325      ;
; 0.203 ; ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:1:dffg_instance|s_Q                                                           ; EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:1:dffg_instance|s_Q                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.328      ;
; 0.204 ; pc_dffg:PC|s_Q[7]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:7:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.328      ;
; 0.206 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.331      ;
; 0.216 ; pc_dffg:PC|s_Q[2]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:3:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.340      ;
; 0.217 ; pc_dffg:PC|s_Q[18]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:18:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.341      ;
; 0.217 ; pc_dffg:PC|s_Q[2]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:5:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.341      ;
; 0.218 ; pc_dffg:PC|s_Q[2]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:4:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.342      ;
; 0.219 ; pc_dffg:PC|s_Q[2]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:2:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.343      ;
; 0.242 ; pc_dffg:PC|s_Q[1]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:1:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 0.389      ;
; 0.243 ; pc_dffg:PC|s_Q[0]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:0:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 0.390      ;
; 0.244 ; pc_dffg:PC|s_Q[30]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:30:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.378      ;
; 0.244 ; pc_dffg:PC|s_Q[30]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:31:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.378      ;
; 0.250 ; pc_dffg:PC|s_Q[11]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:11:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.383      ;
; 0.252 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:3:dffg_instance|s_Q                                                                ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.236      ; 0.592      ;
; 0.253 ; pc_dffg:PC|s_Q[17]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:17:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.377      ;
; 0.254 ; pc_dffg:PC|s_Q[26]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:26:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.378      ;
; 0.256 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:2:dffg_instance|s_Q                                                                ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.236      ; 0.596      ;
; 0.259 ; ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:3:dffg_instance|s_Q                                                           ; EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:3:dffg_instance|s_Q                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.384      ;
; 0.261 ; pc_dffg:PC|s_Q[19]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:19:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.385      ;
; 0.263 ; pc_dffg:PC|s_Q[4]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:5:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; pc_dffg:PC|s_Q[4]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:4:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.387      ;
; 0.266 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe3a[1]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.391      ;
; 0.266 ; EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:13:dffg_instance|s_Q                                                          ; MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:13:dffg_instance|s_Q                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.389      ;
; 0.276 ; ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:18:dffg_instance|s_Q                                                          ; EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:18:dffg_instance|s_Q                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.401      ;
; 0.280 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.405      ;
; 0.281 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:14:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.220      ; 0.605      ;
; 0.287 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:28:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.238      ; 0.629      ;
; 0.290 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:6:dffg_instance|s_Q                                                                ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.236      ; 0.630      ;
; 0.291 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:29:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.238      ; 0.633      ;
; 0.291 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:24:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.628      ;
; 0.292 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:27:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.238      ; 0.634      ;
; 0.294 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:19:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.220      ; 0.618      ;
; 0.296 ; pc_dffg:PC|s_Q[9]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:10:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.270      ; 0.650      ;
; 0.296 ; pc_dffg:PC|s_Q[23]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:23:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.420      ;
; 0.300 ; pc_dffg:PC|s_Q[16]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:17:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.424      ;
; 0.305 ; pc_dffg:PC|s_Q[8]                                                                                                                    ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.637      ;
; 0.306 ; pc_dffg:PC|s_Q[16]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:16:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.430      ;
; 0.307 ; EX_MEM:IEX_MEM|mem_dffg:MEMControl_dffg|s_Q.partial_mem_sel[1]                                                                       ; MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:16:dffg_instance|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; pc_dffg:PC|s_Q[5]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:5:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.431      ;
; 0.310 ; pc_dffg:PC|s_Q[12]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:13:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.434      ;
; 0.321 ; pc_dffg:PC|s_Q[18]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:20:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.445      ;
; 0.322 ; pc_dffg:PC|s_Q[7]                                                                                                                    ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.654      ;
; 0.324 ; pc_dffg:PC|s_Q[3]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:4:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.448      ;
; 0.325 ; pc_dffg:PC|s_Q[12]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:12:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.449      ;
; 0.329 ; pc_dffg:PC|s_Q[7]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:8:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.453      ;
; 0.332 ; pc_dffg:PC|s_Q[3]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:5:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.456      ;
; 0.333 ; ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:19:dffg_instance|s_Q                                                          ; EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:19:dffg_instance|s_Q                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.458      ;
; 0.334 ; EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:12:dffg_instance|s_Q                                                          ; MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:12:dffg_instance|s_Q                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.457      ;
; 0.335 ; pc_dffg:PC|s_Q[12]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:14:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.459      ;
; 0.337 ; pc_dffg:PC|s_Q[3]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:3:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.461      ;
; 0.342 ; pc_dffg:PC|s_Q[9]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:11:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.270      ; 0.696      ;
; 0.349 ; pc_dffg:PC|s_Q[31]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:31:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.483      ;
; 0.350 ; pc_dffg:PC|s_Q[9]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:9:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.270      ; 0.704      ;
; 0.351 ; ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:25:dffg_instance|s_Q                                                          ; EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:25:dffg_instance|s_Q                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.485      ;
; 0.354 ; pc_dffg:PC|s_Q[21]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:21:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.488      ;
; 0.357 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:1:dffg_instance|s_Q                                                                ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.021      ; 0.482      ;
; 0.357 ; EX_MEM:IEX_MEM|mem_dffg:MEMControl_dffg|s_Q.partial_mem_sel[0]                                                                       ; MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:16:dffg_instance|s_Q                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.482      ;
; 0.364 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 0.496      ;
; 0.366 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:29:dffg_instance|s_Q                                                               ; pc_dffg:PC|s_Q[29]                                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.253      ; 0.703      ;
; 0.371 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:21:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.010      ; 0.485      ;
; 0.371 ; pc_dffg:PC|s_Q[2]                                                                                                                    ; pc_dffg:PC|s_Q[3]                                                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.495      ;
; 0.373 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:9:dffg_instance|s_Q                                                                ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.015      ; 0.492      ;
; 0.374 ; pc_dffg:PC|s_Q[19]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:20:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.499      ;
; 0.378 ; pc_dffg:PC|s_Q[16]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:20:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.502      ;
; 0.383 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:11:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.015      ; 0.502      ;
; 0.385 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:4:dffg_instance|s_Q                                                                ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.710      ;
; 0.385 ; pc_dffg:PC|s_Q[2]                                                                                                                    ; pc_dffg:PC|s_Q[2]                                                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.509      ;
; 0.386 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:30:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.010      ; 0.500      ;
; 0.390 ; pc_dffg:PC|s_Q[18]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:19:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.513      ;
; 0.392 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.721      ;
; 0.394 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.210      ; 0.708      ;
; 0.395 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:7:dffg_instance|s_Q                                                                ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.236      ; 0.735      ;
; 0.397 ; EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:31:dffg_instance|s_Q                                                         ; mem:DMem|ram~13258                                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.025      ; 0.506      ;
; 0.401 ; pc_dffg:PC|s_Q[7]                                                                                                                    ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:9:dffg_instance|s_Q                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.270      ; 0.755      ;
; 0.405 ; ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:14:dffg_instance|s_Q                                                       ; EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:14:dffg_instance|s_Q                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.529      ;
; 0.409 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:18:dffg_instance|s_Q                                                               ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.219      ; 0.732      ;
; 0.411 ; pc_dffg:PC|s_Q[9]                                                                                                                    ; pc_dffg:PC|s_Q[9]                                                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.535      ;
; 0.412 ; pc_dffg:PC|s_Q[27]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:27:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; -0.165     ; 0.331      ;
; 0.412 ; pc_dffg:PC|s_Q[27]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:28:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; -0.165     ; 0.331      ;
; 0.421 ; EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:15:dffg_instance|s_Q                                                         ; mem:DMem|ram~11450                                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.058      ; 0.563      ;
; 0.422 ; pc_dffg:PC|s_Q[18]                                                                                                                   ; pc_dffg:PC|s_Q[18]                                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.546      ;
; 0.426 ; mem:IMem|ram~43                                                                                                                      ; pc_dffg:PC|s_Q[27]                                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.258      ; 0.768      ;
; 0.434 ; pc_dffg:PC|s_Q[17]                                                                                                                   ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:20:dffg_instance|s_Q                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.558      ;
; 0.441 ; IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:0:dffg_instance|s_Q                                                                ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.030      ; 0.575      ;
; 0.442 ; pc_dffg:PC|s_Q[2]                                                                                                                    ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_address_reg0                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 0.776      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.773 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 1.076      ;
; 18.778 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36 ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 1.085      ;
; 18.778 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a37 ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 1.085      ;
; 18.778 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a38 ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 1.085      ;
; 18.778 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a39 ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 1.085      ;
+--------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.905 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36 ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 1.001      ;
; 0.905 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a37 ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 1.001      ;
; 0.905 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a38 ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 1.001      ;
; 0.905 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a39 ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 1.001      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
; 0.915 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 0.000        ; -0.009     ; 0.996      ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 36.629 ns




+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 0.543 ; 0.148 ; 17.484   ; 0.905   ; 9.368               ;
;  iCLK            ; 0.543 ; 0.148 ; 17.484   ; 0.905   ; 9.368               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  iCLK            ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oALUOut[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[24]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[25]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[26]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[27]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[28]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[29]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[30]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[31]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; iInstAddr[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[16]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[17]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[18]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[19]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[20]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[21]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[22]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[23]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[24]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[25]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[26]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[27]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[28]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[29]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[30]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[31]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iCLK                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iRST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstLd                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[18]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[20]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[19]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[27]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[29]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[31]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[26]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[30]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[28]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[23]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[22]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[21]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[25]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[24]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 961989   ; 120032   ; 12896    ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 961989   ; 120032   ; 12896    ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 40       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 40       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 44    ; 44   ;
; Unconstrained Input Port Paths  ; 1377  ; 1377 ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 2325  ; 2325 ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; iCLK   ; iCLK  ; Base ; Constrained ;
+--------+-------+------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Apr 23 21:28:49 2024
Info: Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.543
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.543               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.369
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.369               0.000 iCLK 
Info (332146): Worst-case recovery slack is 17.484
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.484               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.931
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.931               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.623
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.623               0.000 iCLK 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 33.386 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.543
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.543 
    Info (332115): ===================================================================
    Info (332115): From Node    : reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[14]
    Info (332115): To Node      : pc_dffg:PC|s_Q[11]
    Info (332115): Launch Clock : iCLK (INVERTED)
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     13.179      3.179  F        clock network delay
    Info (332115):     13.411      0.232     uTco  reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance|s_Q[14]
    Info (332115):     13.411      0.000 FF  CELL  RegFile|\n_dffg_instances:4:n_dffg_instance|s_Q[14]|q
    Info (332115):     13.785      0.374 FF    IC  RegFile|i2_nm_mux|Mux17~2|dataa
    Info (332115):     14.189      0.404 FF  CELL  RegFile|i2_nm_mux|Mux17~2|combout
    Info (332115):     14.606      0.417 FF    IC  RegFile|i2_nm_mux|Mux17~3|datac
    Info (332115):     14.887      0.281 FF  CELL  RegFile|i2_nm_mux|Mux17~3|combout
    Info (332115):     15.624      0.737 FF    IC  RegFile|i2_nm_mux|Mux17~4|dataa
    Info (332115):     16.024      0.400 FF  CELL  RegFile|i2_nm_mux|Mux17~4|combout
    Info (332115):     16.250      0.226 FF    IC  RegFile|i2_nm_mux|Mux17~5|datad
    Info (332115):     16.400      0.150 FR  CELL  RegFile|i2_nm_mux|Mux17~5|combout
    Info (332115):     16.604      0.204 RR    IC  RegFile|i2_nm_mux|Mux17~8|datac
    Info (332115):     16.891      0.287 RR  CELL  RegFile|i2_nm_mux|Mux17~8|combout
    Info (332115):     17.899      1.008 RR    IC  RegFile|i2_nm_mux|Mux17~19|datad
    Info (332115):     18.054      0.155 RR  CELL  RegFile|i2_nm_mux|Mux17~19|combout
    Info (332115):     18.267      0.213 RR    IC  Equal0~8|datad
    Info (332115):     18.406      0.139 RF  CELL  Equal0~8|combout
    Info (332115):     19.202      0.796 FF    IC  Equal0~9|datab
    Info (332115):     19.552      0.350 FF  CELL  Equal0~9|combout
    Info (332115):     19.830      0.278 FF    IC  Equal0~20|dataa
    Info (332115):     20.183      0.353 FF  CELL  Equal0~20|combout
    Info (332115):     20.412      0.229 FF    IC  iControl|pc_sel~0|datad
    Info (332115):     20.537      0.125 FF  CELL  iControl|pc_sel~0|combout
    Info (332115):     20.842      0.305 FF    IC  iControl|o_ctrl_Q.pc_sel[0]~1|datad
    Info (332115):     20.992      0.150 FR  CELL  iControl|o_ctrl_Q.pc_sel[0]~1|combout
    Info (332115):     21.807      0.815 RR    IC  Mux20~0|dataa
    Info (332115):     22.244      0.437 RF  CELL  Mux20~0|combout
    Info (332115):     22.478      0.234 FF    IC  Mux20~1|datac
    Info (332115):     22.759      0.281 FF  CELL  Mux20~1|combout
    Info (332115):     22.759      0.000 FF    IC  PC|s_Q[11]|d
    Info (332115):     22.863      0.104 FF  CELL  pc_dffg:PC|s_Q[11]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.376      3.376  R        clock network delay
    Info (332115):     23.408      0.032           clock pessimism removed
    Info (332115):     23.388     -0.020           clock uncertainty
    Info (332115):     23.406      0.018     uTsu  pc_dffg:PC|s_Q[11]
    Info (332115): 
    Info (332115): Data Arrival Time  :    22.863
    Info (332115): Data Required Time :    23.406
    Info (332115): Slack              :     0.543 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.369
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.369 
    Info (332115): ===================================================================
    Info (332115): From Node    : IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:23:dffg_instance|s_Q
    Info (332115): To Node      : ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.933      2.933  R        clock network delay
    Info (332115):      3.165      0.232     uTco  IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:23:dffg_instance|s_Q
    Info (332115):      3.165      0.000 RR  CELL  IIF_ID|pc_input|\dffg_instances:23:dffg_instance|s_Q|q
    Info (332115):      3.899      0.734 RR    IC  IID_EX|WBControl_FF|s_Q.reg_wr_sel_rtl_0|auto_generated|altsyncram4|ram_block7a0|portadatain[16]
    Info (332115):      3.971      0.072 RR  CELL  ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.412      3.412  R        clock network delay
    Info (332115):      3.380     -0.032           clock pessimism removed
    Info (332115):      3.380      0.000           clock uncertainty
    Info (332115):      3.602      0.222      uTh  ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.971
    Info (332115): Data Required Time :     3.602
    Info (332115): Slack              :     0.369 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.484
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.484 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115): To Node      : ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.530      3.530  R        clock network delay
    Info (332115):      3.762      0.232     uTco  ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115):      3.762      0.000 RR  CELL  IID_EX|WBControl_FF|s_Q.reg_wr_sel_rtl_0|auto_generated|dffe6|q
    Info (332115):      4.469      0.707 RR    IC  IID_EX|WBControl_FF|s_Q.reg_wr_sel_rtl_0|auto_generated|altsyncram4|ram_block7a36|clr0
    Info (332115):      5.749      1.280 RF  CELL  ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.279      3.279  R        clock network delay
    Info (332115):     23.311      0.032           clock pessimism removed
    Info (332115):     23.291     -0.020           clock uncertainty
    Info (332115):     23.233     -0.058     uTsu  ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.749
    Info (332115): Data Required Time :    23.233
    Info (332115): Slack              :    17.484 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.931
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.931 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115): To Node      : ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.399      3.399  R        clock network delay
    Info (332115):      3.631      0.232     uTco  ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115):      3.631      0.000 FF  CELL  IID_EX|WBControl_FF|s_Q.reg_wr_sel_rtl_0|auto_generated|dffe6|q
    Info (332115):      4.287      0.656 FF    IC  IID_EX|WBControl_FF|s_Q.reg_wr_sel_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      5.453      1.166 FR  CELL  ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.368      3.368  R        clock network delay
    Info (332115):      3.336     -0.032           clock pessimism removed
    Info (332115):      3.336      0.000           clock uncertainty
    Info (332115):      3.522      0.186      uTh  ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.453
    Info (332115): Data Required Time :     3.522
    Info (332115): Slack              :     1.931 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 1.314
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.314               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 iCLK 
Info (332146): Worst-case recovery slack is 17.700
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.700               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.752
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.752               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.642
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.642               0.000 iCLK 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 33.813 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.314
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.314 
    Info (332115): ===================================================================
    Info (332115): From Node    : reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[22]
    Info (332115): To Node      : pc_dffg:PC|s_Q[11]
    Info (332115): Launch Clock : iCLK (INVERTED)
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     12.868      2.868  F        clock network delay
    Info (332115):     13.081      0.213     uTco  reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance|s_Q[22]
    Info (332115):     13.081      0.000 FF  CELL  RegFile|\n_dffg_instances:5:n_dffg_instance|s_Q[22]|q
    Info (332115):     13.820      0.739 FF    IC  RegFile|i1_nm_mux|Mux9~2|datac
    Info (332115):     14.072      0.252 FF  CELL  RegFile|i1_nm_mux|Mux9~2|combout
    Info (332115):     14.280      0.208 FF    IC  RegFile|i1_nm_mux|Mux9~3|datad
    Info (332115):     14.414      0.134 FR  CELL  RegFile|i1_nm_mux|Mux9~3|combout
    Info (332115):     15.051      0.637 RR    IC  RegFile|i1_nm_mux|Mux9~4|datad
    Info (332115):     15.195      0.144 RR  CELL  RegFile|i1_nm_mux|Mux9~4|combout
    Info (332115):     15.809      0.614 RR    IC  RegFile|i1_nm_mux|Mux9~5|datad
    Info (332115):     15.953      0.144 RR  CELL  RegFile|i1_nm_mux|Mux9~5|combout
    Info (332115):     16.935      0.982 RR    IC  RegFile|i1_nm_mux|Mux9~8|dataa
    Info (332115):     17.302      0.367 RR  CELL  RegFile|i1_nm_mux|Mux9~8|combout
    Info (332115):     17.492      0.190 RR    IC  RegFile|i1_nm_mux|Mux9~19|datad
    Info (332115):     17.636      0.144 RR  CELL  RegFile|i1_nm_mux|Mux9~19|combout
    Info (332115):     17.844      0.208 RR    IC  Equal0~13|datad
    Info (332115):     17.988      0.144 RR  CELL  Equal0~13|combout
    Info (332115):     18.586      0.598 RR    IC  Equal0~14|datab
    Info (332115):     18.899      0.313 RR  CELL  Equal0~14|combout
    Info (332115):     19.085      0.186 RR    IC  Equal0~20|datac
    Info (332115):     19.348      0.263 RR  CELL  Equal0~20|combout
    Info (332115):     19.537      0.189 RR    IC  iControl|pc_sel~0|datad
    Info (332115):     19.662      0.125 RF  CELL  iControl|pc_sel~0|combout
    Info (332115):     19.938      0.276 FF    IC  iControl|o_ctrl_Q.pc_sel[0]~1|datad
    Info (332115):     20.072      0.134 FR  CELL  iControl|o_ctrl_Q.pc_sel[0]~1|combout
    Info (332115):     20.833      0.761 RR    IC  Mux20~0|dataa
    Info (332115):     21.227      0.394 RF  CELL  Mux20~0|combout
    Info (332115):     21.441      0.214 FF    IC  Mux20~1|datac
    Info (332115):     21.693      0.252 FF  CELL  Mux20~1|combout
    Info (332115):     21.693      0.000 FF    IC  PC|s_Q[11]|d
    Info (332115):     21.783      0.090 FF  CELL  pc_dffg:PC|s_Q[11]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.070      3.070  R        clock network delay
    Info (332115):     23.098      0.028           clock pessimism removed
    Info (332115):     23.078     -0.020           clock uncertainty
    Info (332115):     23.097      0.019     uTsu  pc_dffg:PC|s_Q[11]
    Info (332115): 
    Info (332115): Data Arrival Time  :    21.783
    Info (332115): Data Required Time :    23.097
    Info (332115): Slack              :     1.314 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.354
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.354 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]
    Info (332115): To Node      : ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.686      2.686  R        clock network delay
    Info (332115):      2.899      0.213     uTco  ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]
    Info (332115):      2.899      0.000 FF  CELL  IID_EX|WBControl_FF|s_Q.reg_wr_sel_rtl_0|auto_generated|cntr1|counter_reg_bit[0]|q
    Info (332115):      2.899      0.000 FF    IC  IID_EX|WBControl_FF|s_Q.reg_wr_sel_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0|datac
    Info (332115):      3.218      0.319 FF  CELL  IID_EX|WBControl_FF|s_Q.reg_wr_sel_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0|combout
    Info (332115):      3.218      0.000 FF    IC  IID_EX|WBControl_FF|s_Q.reg_wr_sel_rtl_0|auto_generated|cntr1|counter_reg_bit[0]|d
    Info (332115):      3.283      0.065 FF  CELL  ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.786      2.786  R        clock network delay
    Info (332115):      2.758     -0.028           clock pessimism removed
    Info (332115):      2.758      0.000           clock uncertainty
    Info (332115):      2.929      0.171      uTh  ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.283
    Info (332115): Data Required Time :     2.929
    Info (332115): Slack              :     0.354 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.700
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.700 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115): To Node      : ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.209      3.209  R        clock network delay
    Info (332115):      3.422      0.213     uTco  ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115):      3.422      0.000 RR  CELL  IID_EX|WBControl_FF|s_Q.reg_wr_sel_rtl_0|auto_generated|dffe6|q
    Info (332115):      4.077      0.655 RR    IC  IID_EX|WBControl_FF|s_Q.reg_wr_sel_rtl_0|auto_generated|altsyncram4|ram_block7a36|clr0
    Info (332115):      5.225      1.148 RF  CELL  ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.966      2.966  R        clock network delay
    Info (332115):     22.994      0.028           clock pessimism removed
    Info (332115):     22.974     -0.020           clock uncertainty
    Info (332115):     22.925     -0.049     uTsu  ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.225
    Info (332115): Data Required Time :    22.925
    Info (332115): Slack              :    17.700 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.752
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.752 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115): To Node      : ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.093      3.093  R        clock network delay
    Info (332115):      3.306      0.213     uTco  ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115):      3.306      0.000 FF  CELL  IID_EX|WBControl_FF|s_Q.reg_wr_sel_rtl_0|auto_generated|dffe6|q
    Info (332115):      3.895      0.589 FF    IC  IID_EX|WBControl_FF|s_Q.reg_wr_sel_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      4.944      1.049 FR  CELL  ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.052      3.052  R        clock network delay
    Info (332115):      3.024     -0.028           clock pessimism removed
    Info (332115):      3.024      0.000           clock uncertainty
    Info (332115):      3.192      0.168      uTh  ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.944
    Info (332115): Data Required Time :     3.192
    Info (332115): Slack              :     1.752 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 4.920
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.920               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.148               0.000 iCLK 
Info (332146): Worst-case recovery slack is 18.773
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.773               0.000 iCLK 
Info (332146): Worst-case removal slack is 0.905
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.905               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.368
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.368               0.000 iCLK 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.629 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.920
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.920 
    Info (332115): ===================================================================
    Info (332115): From Node    : reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[15]
    Info (332115): To Node      : pc_dffg:PC|s_Q[11]
    Info (332115): Launch Clock : iCLK (INVERTED)
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     12.044      2.044  F        clock network delay
    Info (332115):     12.149      0.105     uTco  reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance|s_Q[15]
    Info (332115):     12.149      0.000 FF  CELL  RegFile|\n_dffg_instances:22:n_dffg_instance|s_Q[15]|q
    Info (332115):     12.326      0.177 FF    IC  RegFile|i2_nm_mux|Mux16~9|datab
    Info (332115):     12.533      0.207 FF  CELL  RegFile|i2_nm_mux|Mux16~9|combout
    Info (332115):     12.928      0.395 FF    IC  RegFile|i2_nm_mux|Mux16~10|dataa
    Info (332115):     13.121      0.193 FF  CELL  RegFile|i2_nm_mux|Mux16~10|combout
    Info (332115):     13.644      0.523 FF    IC  RegFile|i2_nm_mux|Mux16~18|datab
    Info (332115):     13.837      0.193 FF  CELL  RegFile|i2_nm_mux|Mux16~18|combout
    Info (332115):     14.204      0.367 FF    IC  RegFile|i2_nm_mux|Mux16~19|datac
    Info (332115):     14.337      0.133 FF  CELL  RegFile|i2_nm_mux|Mux16~19|combout
    Info (332115):     14.469      0.132 FF    IC  Equal0~8|datab
    Info (332115):     14.676      0.207 FF  CELL  Equal0~8|combout
    Info (332115):     15.103      0.427 FF    IC  Equal0~9|datab
    Info (332115):     15.277      0.174 FF  CELL  Equal0~9|combout
    Info (332115):     15.414      0.137 FF    IC  Equal0~20|dataa
    Info (332115):     15.587      0.173 FF  CELL  Equal0~20|combout
    Info (332115):     15.696      0.109 FF    IC  iControl|pc_sel~0|datad
    Info (332115):     15.768      0.072 FR  CELL  iControl|pc_sel~0|combout
    Info (332115):     15.895      0.127 RR    IC  iControl|o_ctrl_Q.pc_sel[0]~1|datad
    Info (332115):     15.961      0.066 RF  CELL  iControl|o_ctrl_Q.pc_sel[0]~1|combout
    Info (332115):     16.380      0.419 FF    IC  Mux20~0|dataa
    Info (332115):     16.593      0.213 FR  CELL  Mux20~0|combout
    Info (332115):     16.682      0.089 RR    IC  Mux20~1|datac
    Info (332115):     16.807      0.125 RF  CELL  Mux20~1|combout
    Info (332115):     16.807      0.000 FF    IC  PC|s_Q[11]|d
    Info (332115):     16.857      0.050 FF  CELL  pc_dffg:PC|s_Q[11]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.771      1.771  R        clock network delay
    Info (332115):     21.790      0.019           clock pessimism removed
    Info (332115):     21.770     -0.020           clock uncertainty
    Info (332115):     21.777      0.007     uTsu  pc_dffg:PC|s_Q[11]
    Info (332115): 
    Info (332115): Data Arrival Time  :    16.857
    Info (332115): Data Required Time :    21.777
    Info (332115): Slack              :     4.920 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.148
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.148 
    Info (332115): ===================================================================
    Info (332115): From Node    : IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:23:dffg_instance|s_Q
    Info (332115): To Node      : ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.553      1.553  R        clock network delay
    Info (332115):      1.658      0.105     uTco  IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:23:dffg_instance|s_Q
    Info (332115):      1.658      0.000 RR  CELL  IIF_ID|pc_input|\dffg_instances:23:dffg_instance|s_Q|q
    Info (332115):      2.002      0.344 RR    IC  IID_EX|WBControl_FF|s_Q.reg_wr_sel_rtl_0|auto_generated|altsyncram4|ram_block7a0|portadatain[16]
    Info (332115):      2.038      0.036 RR  CELL  ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.806      1.806  R        clock network delay
    Info (332115):      1.786     -0.020           clock pessimism removed
    Info (332115):      1.786      0.000           clock uncertainty
    Info (332115):      1.890      0.104      uTh  ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.038
    Info (332115): Data Required Time :     1.890
    Info (332115): Slack              :     0.148 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.773
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 18.773 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115): To Node      : ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.846      1.846  R        clock network delay
    Info (332115):      1.951      0.105     uTco  ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115):      1.951      0.000 FF  CELL  IID_EX|WBControl_FF|s_Q.reg_wr_sel_rtl_0|auto_generated|dffe6|q
    Info (332115):      2.311      0.360 FF    IC  IID_EX|WBControl_FF|s_Q.reg_wr_sel_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      2.922      0.611 FR  CELL  ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.720      1.720  R        clock network delay
    Info (332115):     21.740      0.020           clock pessimism removed
    Info (332115):     21.720     -0.020           clock uncertainty
    Info (332115):     21.695     -0.025     uTsu  ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.922
    Info (332115): Data Required Time :    21.695
    Info (332115): Slack              :    18.773 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.905
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.905 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115): To Node      : ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.776      1.776  R        clock network delay
    Info (332115):      1.881      0.105     uTco  ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6
    Info (332115):      1.881      0.000 RR  CELL  IID_EX|WBControl_FF|s_Q.reg_wr_sel_rtl_0|auto_generated|dffe6|q
    Info (332115):      2.197      0.316 RR    IC  IID_EX|WBControl_FF|s_Q.reg_wr_sel_rtl_0|auto_generated|altsyncram4|ram_block7a36|clr0
    Info (332115):      2.777      0.580 RF  CELL  ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.802      1.802  R        clock network delay
    Info (332115):      1.782     -0.020           clock pessimism removed
    Info (332115):      1.782      0.000           clock uncertainty
    Info (332115):      1.872      0.090      uTh  ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ram_block7a36
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.777
    Info (332115): Data Required Time :     1.872
    Info (332115): Slack              :     0.905 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 1329 megabytes
    Info: Processing ended: Tue Apr 23 21:29:12 2024
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:29


