
Cadence Innovus(TM) Implementation System.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v18.10-p002_1, built Tue May 29 19:19:55 PDT 2018
Options:	
Date:		Mon Feb 17 22:35:32 2025
Host:		shell (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (20cores*80cpus*Intel(R) Xeon(R) Gold 6138 CPU @ 2.00GHz 28160KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	18.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (514 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_verilog ../../synthesis/netlist/mult_ver.v
<CMD> set init_top_cell mult_ver
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net GND
<CMD> create_constraint_mode \
    -name syn_constraints \
    -sdc_files {../../synthesis/netlist/mult_ver.sdc}
<CMD> set init_mmmc_file ../scripts/mmmc.tcl
<CMD> set init_lef_file { /apps/design_kits/ibm_kits/IBM_IP/ibm_cmos8hp/std_cell/sc/v.20110613/lef/cmos8hp_7AM_tech.lef  /apps/design_kits/ibm_kits/IBM_IP/ibm_cmos8hp/std_cell/sc/v.20110613/lef/ibm_cmos8hp_sc.lef  }
<CMD> init_design -setup VIEW_ss_125 -hold VIEW_ff_-55
#% Begin Load MMMC data ... (date=02/17 22:35:55, mem=468.1M)
#% End Load MMMC data ... (date=02/17 22:35:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=468.2M, current mem=468.2M)
RC_min RC_max

Loading LEF file /apps/design_kits/ibm_kits/IBM_IP/ibm_cmos8hp/std_cell/sc/v.20110613/lef/cmos8hp_7AM_tech.lef ...

Loading LEF file /apps/design_kits/ibm_kits/IBM_IP/ibm_cmos8hp/std_cell/sc/v.20110613/lef/ibm_cmos8hp_sc.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'AP' in macro 'FGTIE_G_A' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AN' in macro 'FGTIE_G_A' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Mon Feb 17 22:35:55 2025
viaInitial ends at Mon Feb 17 22:35:55 2025
Loading view definition file from ../scripts/mmmc.tcl
Reading LIB_ss_125 timing library '/apps/design_kits/ibm_kits/IBM_IP/ibm_cmos8hp/std_cell/sc/v.20110613/synopsys/ss_125/IBM_CMOS8HP_SS125.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'COUT' of cell 'ADDF_B' is not defined in the library. (File /apps/design_kits/ibm_kits/IBM_IP/ibm_cmos8hp/std_cell/sc/v.20110613/synopsys/ss_125/IBM_CMOS8HP_SS125.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'SUM' of cell 'ADDF_B' is not defined in the library. (File /apps/design_kits/ibm_kits/IBM_IP/ibm_cmos8hp/std_cell/sc/v.20110613/synopsys/ss_125/IBM_CMOS8HP_SS125.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'COUT' of cell 'ADDF_C' is not defined in the library. (File /apps/design_kits/ibm_kits/IBM_IP/ibm_cmos8hp/std_cell/sc/v.20110613/synopsys/ss_125/IBM_CMOS8HP_SS125.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'SUM' of cell 'ADDF_C' is not defined in the library. (File /apps/design_kits/ibm_kits/IBM_IP/ibm_cmos8hp/std_cell/sc/v.20110613/synopsys/ss_125/IBM_CMOS8HP_SS125.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'COUT' of cell 'ADDF_D' is not defined in the library. (File /apps/design_kits/ibm_kits/IBM_IP/ibm_cmos8hp/std_cell/sc/v.20110613/synopsys/ss_125/IBM_CMOS8HP_SS125.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'SUM' of cell 'ADDF_D' is not defined in the library. (File /apps/design_kits/ibm_kits/IBM_IP/ibm_cmos8hp/std_cell/sc/v.20110613/synopsys/ss_125/IBM_CMOS8HP_SS125.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'COUT' of cell 'ADDF_E' is not defined in the library. (File /apps/design_kits/ibm_kits/IBM_IP/ibm_cmos8hp/std_cell/sc/v.20110613/synopsys/ss_125/IBM_CMOS8HP_SS125.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'SUM' of cell 'ADDF_E' is not defined in the library. (File /apps/design_kits/ibm_kits/IBM_IP/ibm_cmos8hp/std_cell/sc/v.20110613/synopsys/ss_125/IBM_CMOS8HP_SS125.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'COUT' of cell 'ADDF_F' is not defined in the library. (File /apps/design_kits/ibm_kits/IBM_IP/ibm_cmos8hp/std_cell/sc/v.20110613/synopsys/ss_125/IBM_CMOS8HP_SS125.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'SUM' of cell 'ADDF_F' is not defined in the library. (File /apps/design_kits/ibm_kits/IBM_IP/ibm_cmos8hp/std_cell/sc/v.20110613/synopsys/ss_125/IBM_CMOS8HP_SS125.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AND2_B' is not defined in the library. (File /apps/design_kits/ibm_kits/IBM_IP/ibm_cmos8hp/std_cell/sc/v.20110613/synopsys/ss_125/IBM_CMOS8HP_SS125.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AND2_C' is not defined in the library. (File /apps/design_kits/ibm_kits/IBM_IP/ibm_cmos8hp/std_cell/sc/v.20110613/synopsys/ss_125/IBM_CMOS8HP_SS125.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AND2_D' is not defined in the library. (File /apps/design_kits/ibm_kits/IBM_IP/ibm_cmos8hp/std_cell/sc/v.20110613/synopsys/ss_125/IBM_CMOS8HP_SS125.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AND2_E' is not defined in the library. (File /apps/design_kits/ibm_kits/IBM_IP/ibm_cmos8hp/std_cell/sc/v.20110613/synopsys/ss_125/IBM_CMOS8HP_SS125.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AND2_F' is not defined in the library. (File /apps/design_kits/ibm_kits/IBM_IP/ibm_cmos8hp/std_cell/sc/v.20110613/synopsys/ss_125/IBM_CMOS8HP_SS125.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AND2_H' is not defined in the library. (File /apps/design_kits/ibm_kits/IBM_IP/ibm_cmos8hp/std_cell/sc/v.20110613/synopsys/ss_125/IBM_CMOS8HP_SS125.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AND2_I' is not defined in the library. (File /apps/design_kits/ibm_kits/IBM_IP/ibm_cmos8hp/std_cell/sc/v.20110613/synopsys/ss_125/IBM_CMOS8HP_SS125.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AND2_J' is not defined in the library. (File /apps/design_kits/ibm_kits/IBM_IP/ibm_cmos8hp/std_cell/sc/v.20110613/synopsys/ss_125/IBM_CMOS8HP_SS125.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AND2_K' is not defined in the library. (File /apps/design_kits/ibm_kits/IBM_IP/ibm_cmos8hp/std_cell/sc/v.20110613/synopsys/ss_125/IBM_CMOS8HP_SS125.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AND3_B' is not defined in the library. (File /apps/design_kits/ibm_kits/IBM_IP/ibm_cmos8hp/std_cell/sc/v.20110613/synopsys/ss_125/IBM_CMOS8HP_SS125.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 358 cells in library 'IBM_CMOS8HP_SS125' 
Reading LIB_ff_-55 timing library '/apps/design_kits/ibm_kits/IBM_IP/ibm_cmos8hp/std_cell/sc/v.20110613/synopsys/ff_-55/IBM_CMOS8HP_FF55.lib' ...
Read 358 cells in library 'IBM_CMOS8HP_FF55' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=20.0M, fe_cpu=0.25min, fe_real=0.40min, fe_mem=585.8M) ***
#% Begin Load netlist data ... (date=02/17 22:35:56, mem=483.6M)
*** Begin netlist parsing (mem=585.8M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR9_J' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR9_J' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR9_H' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR9_H' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR9_E' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR9_E' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR8_J' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR8_J' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR8_H' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR8_H' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR8_E' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR8_E' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3_I' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3_I' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3_H' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3_H' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3_F' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3_F' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3_E' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3_E' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 358 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../../synthesis/netlist/mult_ver.v'

*** Memory Usage v#1 (Current mem = 585.828M, initial mem = 251.676M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=585.8M) ***
#% End Load netlist data ... (date=02/17 22:35:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=492.3M, current mem=492.3M)
Set top cell to mult_ver.
**WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'SLATSR_K' of timing library 'IBM_CMOS8HP_SS125(LIB_ss_125)' and 'IBM_CMOS8HP_FF55(LIB_ff_-55)'.
**WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'SLATSR_K' of timing library 'IBM_CMOS8HP_SS125(LIB_ss_125)' and 'IBM_CMOS8HP_FF55(LIB_ff_-55)'.
**WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'SLATSR_K' of timing library 'IBM_CMOS8HP_SS125(LIB_ss_125)' and 'IBM_CMOS8HP_FF55(LIB_ff_-55)'.
**WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'SLATSR_K' of timing library 'IBM_CMOS8HP_SS125(LIB_ss_125)' and 'IBM_CMOS8HP_FF55(LIB_ff_-55)'.
**WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'SLATSR_K' of timing library 'IBM_CMOS8HP_SS125(LIB_ss_125)' and 'IBM_CMOS8HP_FF55(LIB_ff_-55)'.
**WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'SLATSR_K' of timing library 'IBM_CMOS8HP_SS125(LIB_ss_125)' and 'IBM_CMOS8HP_FF55(LIB_ff_-55)'.
**WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'SLATSR_K' of timing library 'IBM_CMOS8HP_SS125(LIB_ss_125)' and 'IBM_CMOS8HP_FF55(LIB_ff_-55)'.
**WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'SLATSR_K' of timing library 'IBM_CMOS8HP_SS125(LIB_ss_125)' and 'IBM_CMOS8HP_FF55(LIB_ff_-55)'.
**WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'SLATSR_K' of timing library 'IBM_CMOS8HP_SS125(LIB_ss_125)' and 'IBM_CMOS8HP_FF55(LIB_ff_-55)'.
**WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'SLATSR_K' of timing library 'IBM_CMOS8HP_SS125(LIB_ss_125)' and 'IBM_CMOS8HP_FF55(LIB_ff_-55)'.
**WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'SLATSR_K' of timing library 'IBM_CMOS8HP_SS125(LIB_ss_125)' and 'IBM_CMOS8HP_FF55(LIB_ff_-55)'.
**WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'SLATSR_K' of timing library 'IBM_CMOS8HP_SS125(LIB_ss_125)' and 'IBM_CMOS8HP_FF55(LIB_ff_-55)'.
**WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'SLATSR_K' of timing library 'IBM_CMOS8HP_SS125(LIB_ss_125)' and 'IBM_CMOS8HP_FF55(LIB_ff_-55)'.
**WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'SLATSR_K' of timing library 'IBM_CMOS8HP_SS125(LIB_ss_125)' and 'IBM_CMOS8HP_FF55(LIB_ff_-55)'.
**WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'SLATSR_K' of timing library 'IBM_CMOS8HP_SS125(LIB_ss_125)' and 'IBM_CMOS8HP_FF55(LIB_ff_-55)'.
**WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'SLATSR_K' of timing library 'IBM_CMOS8HP_SS125(LIB_ss_125)' and 'IBM_CMOS8HP_FF55(LIB_ff_-55)'.
**WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'SLATSR_K' of timing library 'IBM_CMOS8HP_SS125(LIB_ss_125)' and 'IBM_CMOS8HP_FF55(LIB_ff_-55)'.
**WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'SLATSR_H' of timing library 'IBM_CMOS8HP_SS125(LIB_ss_125)' and 'IBM_CMOS8HP_FF55(LIB_ff_-55)'.
**WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'SLATSR_H' of timing library 'IBM_CMOS8HP_SS125(LIB_ss_125)' and 'IBM_CMOS8HP_FF55(LIB_ff_-55)'.
**WARN: (IMPTS-419):	Timing arc(s) mismatch found in cell 'SLATSR_H' of timing library 'IBM_CMOS8HP_SS125(LIB_ss_125)' and 'IBM_CMOS8HP_FF55(LIB_ff_-55)'.
**WARN: (EMS-27):	Message (IMPTS-419) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Hooked 716 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell mult_ver ...
*** Netlist is unique.
** info: there are 722 modules.
** info: there are 113 stdCell insts.

*** Memory Usage v#1 (Current mem = 628.254M, initial mem = 251.676M) ***
**WARN: (IMPFP-3961):	The techSite 'GACORE' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File /apps/design_kits/ibm_kits/IBM_DIG_FLOW/cmos8hp/cadence/v.20110204/captable/cmos8hp_7AM_41_FuncCmax.CapTbl ...
Cap table was created using Encounter 10.10-p003_1.
Process name: cmos8hp_7AM_41_FuncCmax.
**WARN: (IMPEXT-2760):	Layer M6 specified in the cap table is ignored because it is greater than the maximum number of layers, 5, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2760):	Layer M7 specified in the cap table is ignored because it is greater than the maximum number of layers, 5, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VY specified in the cap table is ignored because its top layer, M6, is greater than the maximum number of layers, 5, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via AV specified in the cap table is ignored because its top layer, M7, is greater than the maximum number of layers, 5, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M6 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /apps/design_kits/ibm_kits/IBM_DIG_FLOW/cmos8hp/cadence/v.20110204/captable/cmos8hp_7AM_41_FuncCmin.CapTbl ...
Cap table was created using Encounter 09.12-s159_1.
Process name: cmos8hp_7AM_41_FuncCmin.
**WARN: (IMPEXT-2760):	Layer M6 specified in the cap table is ignored because it is greater than the maximum number of layers, 5, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2760):	Layer M7 specified in the cap table is ignored because it is greater than the maximum number of layers, 5, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VY specified in the cap table is ignored because its top layer, M6, is greater than the maximum number of layers, 5, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via AV specified in the cap table is ignored because its top layer, M7, is greater than the maximum number of layers, 5, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M6 is ignored because the layer is not specified in the technology LEF file.
#WARNING (NRDB-21) The number of routing layer 5 in the database does not match with the value of 7 in the Extended Cap Table file.
#WARNING (NRDB-21) The number of routing layer 5 in the database does not match with the value of 7 in the Extended Cap Table file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: VIEW_ss_125
    RC-Corner Name        : RC_max
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/apps/design_kits/ibm_kits/IBM_DIG_FLOW/cmos8hp/cadence/v.20110204/captable/cmos8hp_7AM_41_FuncCmax.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/apps/design_kits/ibm_kits/IBM_DIG_FLOW/cmos8hp/cadence/v.20110204/tch/cmos8hp_7AM_41_FuncCmax.tch'
 
 Analysis View: VIEW_ff_-55
    RC-Corner Name        : RC_min
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/apps/design_kits/ibm_kits/IBM_DIG_FLOW/cmos8hp/cadence/v.20110204/captable/cmos8hp_7AM_41_FuncCmin.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/apps/design_kits/ibm_kits/IBM_DIG_FLOW/cmos8hp/cadence/v.20110204/tch/cmos8hp_7AM_41_FuncCmax.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../../synthesis/netlist/mult_ver.sdc' ...
Current (total cpu=0:00:15.3, real=0:00:24.0, peak res=640.3M, current mem=640.3M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../synthesis/netlist/mult_ver.sdc, Line 8).

**WARN: (TCLCMD-1142):	Virtual clock 'v_clk' is being created with no source objects. (File ../../synthesis/netlist/mult_ver.sdc, Line 37).

INFO (CTE): Reading of timing constraints file ../../synthesis/netlist/mult_ver.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=657.3M, current mem=657.3M)
Current (total cpu=0:00:15.3, real=0:00:24.0, peak res=657.3M, current mem=657.3M)
Total number of combinational cells: 328
Total number of sequential cells: 30
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFER_C BUFFER_E BUFFER_D BUFFER_H BUFFER_F BUFFER_J BUFFER_I BUFFER_L BUFFER_K BUFFER_M BUFFER_N BUFFER_O
Total number of usable buffers: 12
List of unusable buffers: CLK_I CLK_K CLK_M CLK_O CLK_Q
Total number of unusable buffers: 5
List of usable inverters: INVERT_A INVERT_B INVERT_C INVERT_D INVERT_E INVERT_H INVERT_F INVERT_I INVERT_J INVERT_K INVERT_L INVERT_M INVERT_N INVERT_O
Total number of usable inverters: 14
List of unusable inverters: CLKI_I CLKI_K CLKI_M CLKI_O CLKI_Q INVERTBAL_E INVERTBAL_H INVERTBAL_J INVERTBAL_L
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DELAY4_C DELAY4_J DELAY4_F DELAY6_C DELAY6_F DELAY6_M DELAY6_J
Total number of identified unusable delay cells: 7
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            2  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
WARNING   IMPTS-419          252  Timing arc(s) mismatch found in cell '%s...
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          4  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          4  Via %s specified in the cap table is ign...
WARNING   IMPVL-159          716  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLCMD-1142          1  Virtual clock '%s' is being created with...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
*** Message Summary: 1004 warning(s), 0 error(s)

<CMD> saveDesign saves/mult_ver_init_design
#% Begin save design ... (date=02/17 22:35:56, mem=679.4M)
% Begin Save ccopt configuration ... (date=02/17 22:35:56, mem=679.4M)
% End Save ccopt configuration ... (date=02/17 22:35:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=680.2M, current mem=680.2M)
% Begin Save netlist data ... (date=02/17 22:35:56, mem=680.2M)
Writing Binary DB to saves/mult_ver_init_design.dat/mult_ver.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/17 22:35:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=680.5M, current mem=680.5M)
Saving congestion map file saves/mult_ver_init_design.dat/mult_ver.route.congmap.gz ...
% Begin Save AAE data ... (date=02/17 22:35:57, mem=681.1M)
Saving AAE Data ...
% End Save AAE data ... (date=02/17 22:35:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=681.1M, current mem=681.1M)
% Begin Save clock tree data ... (date=02/17 22:35:57, mem=682.6M)
% End Save clock tree data ... (date=02/17 22:35:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=682.6M, current mem=682.6M)
Saving preference file saves/mult_ver_init_design.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=02/17 22:35:57, mem=683.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/17 22:35:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=685.6M, current mem=685.6M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/17 22:35:57, mem=685.7M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=02/17 22:35:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=685.8M, current mem=685.8M)
% Begin Save routing data ... (date=02/17 22:35:57, mem=685.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=820.2M) ***
% End Save routing data ... (date=02/17 22:35:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=686.5M, current mem=686.5M)
Saving property file saves/mult_ver_init_design.dat/mult_ver.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=820.2M) ***
% Begin Save power constraints data ... (date=02/17 22:35:57, mem=687.0M)
% End Save power constraints data ... (date=02/17 22:35:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=687.1M, current mem=687.1M)
RC_min RC_max
RC_min RC_max
RC_min RC_max
RC_min RC_max
RC_min RC_max
Generated self-contained design mult_ver_init_design.dat
#% End save design ... (date=02/17 22:35:58, total cpu=0:00:00.5, real=0:00:02.0, peak res=687.9M, current mem=686.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setEndCapMode -cells NWSX -leftEdge NWSX -rightEdge NWSX
<CMD> addEndCap -prefix ENDCAP
Estimated cell power/ground rail width = 0.600 um
Minimum row-size in sites for endcap insertion = 7.
Minimum number of sites for row blockage       = 1.
Inserted 10 pre-endcap <NWSX> cells (prefix ENDCAP).
Inserted 10 post-endcap <NWSX> cells (prefix ENDCAP).
For 20 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
<CMD> addWellTap -cell NWSX -prefix WELLTAP -cellInterval 30.0 -skipRow 1 -inRowOffset 15
**WARN: (IMPSP-5134):	Setting inRowOffset to 14.800 (microns) as a multiple of cell NWSX's techSite 'CORE' width of 0.400 microns
Type 'man IMPSP-5134' for more detail.
For 10 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
Inserted 10 well-taps <NWSX> cells (prefix WELLTAP).
<CMD> addWellTap -cell NWSX -prefix WELLTAP -cellInterval 30.0 -skipRow 1 -startRowNum 2 -inRowOffset 30.0
For 10 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
Inserted 10 well-taps <NWSX> cells (prefix WELLTAP).
<CMD> saveFPlan ../floorplan/mult_ver_floorplan.fp
** NOTE: Created directory path '../floorplan' for file '../floorplan/mult_ver_floorplan.fp'.
<CMD> saveDesign saves/mult_ver_floorplan
#% Begin save design ... (date=02/17 22:35:58, mem=692.5M)
% Begin Save ccopt configuration ... (date=02/17 22:35:58, mem=692.5M)
% End Save ccopt configuration ... (date=02/17 22:35:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=692.5M, current mem=692.5M)
% Begin Save netlist data ... (date=02/17 22:35:58, mem=692.5M)
Writing Binary DB to saves/mult_ver_floorplan.dat/mult_ver.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/17 22:35:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=692.5M, current mem=692.5M)
Saving congestion map file saves/mult_ver_floorplan.dat/mult_ver.route.congmap.gz ...
% Begin Save AAE data ... (date=02/17 22:35:59, mem=692.5M)
Saving AAE Data ...
% End Save AAE data ... (date=02/17 22:35:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=692.5M, current mem=692.5M)
% Begin Save clock tree data ... (date=02/17 22:35:59, mem=692.5M)
% End Save clock tree data ... (date=02/17 22:35:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=692.5M, current mem=692.5M)
Saving preference file saves/mult_ver_floorplan.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=02/17 22:35:59, mem=692.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/17 22:35:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=692.5M, current mem=692.5M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/17 22:35:59, mem=692.5M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=02/17 22:35:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=692.5M, current mem=692.5M)
% Begin Save routing data ... (date=02/17 22:35:59, mem=692.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=851.5M) ***
% End Save routing data ... (date=02/17 22:35:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=693.5M, current mem=693.5M)
Saving property file saves/mult_ver_floorplan.dat/mult_ver.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=851.5M) ***
% Begin Save power constraints data ... (date=02/17 22:35:59, mem=693.5M)
% End Save power constraints data ... (date=02/17 22:35:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=693.5M, current mem=693.5M)
RC_min RC_max
RC_min RC_max
RC_min RC_max
RC_min RC_max
RC_min RC_max
Generated self-contained design mult_ver_floorplan.dat
#% End save design ... (date=02/17 22:36:00, total cpu=0:00:00.4, real=0:00:02.0, peak res=693.5M, current mem=692.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setDesignMode -process 130
Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 130nm process node.
<CMD> setPlaceMode -congEffort auto -timingDriven true -ignoreScan true
<CMD> report_message -start_cmd
<CMD> getRouteMode -maxRouteLayer -quiet
<CMD> getRouteMode -user -maxRouteLayer
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -quiet -adaptiveFlowMode
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -adaptive -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getDesignMode -quiet -siPrevention
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> um::push_snapshot_stack
<CMD> getDesignMode -quiet -flowEffort
<CMD> getDesignMode -highSpeedCore -quiet
<CMD> getPlaceMode -quiet -adaptive
<CMD> set spgFlowInInitialPlace 1
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -softGuide -quiet
<CMD> getPlaceMode -useSdpGroup -quiet
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -groupHighLevelClkGate -quiet
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
<CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
<CMD> getPlaceMode -place_check_library -quiet
<CMD> getPlaceMode -trimView -quiet
<CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -user -timingDriven
<CMD> getPlaceMode -fastFp -quiet
<CMD> getPlaceMode -clusterMode -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -ultraCongEffortFlow -quiet
<CMD> getPlaceMode -forceTiming -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -powerDriven -quiet
<CMD> getExtractRCMode -quiet -engine
<CMD> getAnalysisMode -quiet -clkSrcPath
<CMD> getAnalysisMode -quiet -clockPropagation
<CMD> getAnalysisMode -quiet -cppr
<CMD> setExtractRCMode -engine preRoute
<CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> getPlaceMode -tdgpResetCteTG -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -expNewFastMode
<CMD> setPlaceMode -expHiddenFastMode 1
<CMD> setPlaceMode -ignoreScan 1
<CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
<CMD> getPlaceMode -quiet -IOSlackAdjust
*** Starting placeDesign default flow ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode true
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
<CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
<CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
<CMD> deleteBufferTree -decloneInv
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=895.84 CPU=0:00:00.1 REAL=0:00:00.0) 

*summary: 40 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.3) ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode false
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2reg_tmp.224045 -from {0x58 0x5b} -to 0x5c -ignore_source_of_trigger_arc
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2out_tmp.224045 -from {0x5f 0x62} -to 0x63 -ignore_source_of_trigger_arc
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2reg_tmp.224045 -from 0x65 -to 0x66
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2out_tmp.224045 -from 0x69 -to 0x6a
<CMD> setPathGroupOptions reg2reg_tmp.224045 -effortLevel high
Effort level <high> specified for reg2reg_tmp.224045 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: mult_ver
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=936.824)
Total number of fetched objects 99
End delay calculation. (MEM=996.047 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=984.508 CPU=0:00:00.2 REAL=0:00:00.0)
<CMD> reset_path_group -name reg2out_tmp.224045
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2reg_tmp.224045
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2out_tmp.224045
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name reg2reg_tmp.224045
<CMD> set_global _is_ipo_interactive_path_groups 0
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 40 physical insts as they were marked preplaced.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#1 (mem=970.4M)" ...
<CMD> setDelayCalMode -engine feDc
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.2 mem=970.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.4 mem=970.4M) ***
No user-set net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=113 (40 fixed + 73 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=91 #term=249 #term/net=2.74, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=18
stdCell: 113 single + 0 double + 0 multi
Total standard cell length = 0.3272 (mm), area = 0.0016 (mm^2)
Average module density = 0.571.
Density for the design = 0.571.
       = stdcell_area 698 sites (1340 um^2) / alloc_area 1222 sites (2345 um^2).
Pin Density = 0.1818.
            = total # of pins 249 / total area 1370.
=== lastAutoLevel = 5 
Clock gating cells determined by native netlist tracing.
<CMD> createBasicPathGroups -quiet
Iteration  1: Total net bbox = 3.020e-13 (3.02e-13 0.00e+00)
              Est.  stn bbox = 3.078e-13 (3.08e-13 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 956.4M
Iteration  2: Total net bbox = 3.020e-13 (3.02e-13 0.00e+00)
              Est.  stn bbox = 3.078e-13 (3.08e-13 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 956.4M
Iteration  3: Total net bbox = 9.199e-01 (4.01e-01 5.19e-01)
              Est.  stn bbox = 9.542e-01 (4.14e-01 5.40e-01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 957.4M
Active setup views:
    VIEW_ss_125
Iteration  4: Total net bbox = 7.048e+02 (3.56e+02 3.49e+02)
              Est.  stn bbox = 7.420e+02 (3.72e+02 3.70e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 957.4M
Iteration  5: Total net bbox = 8.121e+02 (4.17e+02 3.96e+02)
              Est.  stn bbox = 8.532e+02 (4.29e+02 4.24e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 957.4M
Iteration  6: Total net bbox = 1.710e+03 (9.69e+02 7.41e+02)
              Est.  stn bbox = 1.784e+03 (1.01e+03 7.78e+02)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 957.4M
*** cost = 1.710e+03 (9.69e+02 7.41e+02) (cpu for global=0:00:00.1) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/1
<CMD> reset_path_group
<CMD> set_global _is_ipo_interactive_path_groups 0
net ignore based on current view = 0
Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
<CMD> scanReorder
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:18.9 mem=957.4M) ***
Total net bbox length = 1.710e+03 (9.686e+02 7.412e+02) (ext = 9.149e+02)
Move report: Detail placement moves 73 insts, mean move: 3.91 um, max move: 17.18 um
	Max move on inst (mult_14/U34): (28.71, 11.67) --> (23.20, 0.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 958.4MB
Summary Report:
Instances move: 73 (out of 73 movable)
Instances flipped: 0
Mean displacement: 3.91 um
Max displacement: 17.18 um (Instance: mult_14/U34) (28.706, 11.669) -> (23.2, 0)
	Length: 5 sites, height: 1 rows, site name: CORE, cell type: INVERT_I
Total net bbox length = 1.840e+03 (1.014e+03 8.264e+02) (ext = 8.800e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 958.4MB
*** Finished refinePlace (0:00:18.9 mem=958.4M) ***
*** End of Placement (cpu=0:00:01.6, real=0:00:02.0, mem=958.4M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 2 )
Density distribution unevenness ratio = 5.196%
*** Free Virtual Timing Model ...(mem=958.4M)
<CMD> setDelayCalMode -engine aae
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> get_ccopt_clock_trees *
<CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
<CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
<CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> setPlaceMode -reset -improveWithPsp
<CMD> getPlaceMode -quiet -debugGlobalPlace
<CMD> getPlaceMode -congRepair -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
<CMD> getPlaceMode -user -congRepairMaxIter
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
<CMD> getPlaceMode -quiet -congEffort
<CMD> setPlaceMode -congRepairMaxIter 1
<CMD> getDesignMode -quiet -congEffort
<CMD> getPlaceMode -quickCTS -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -congRepairForceTrialRoute -quiet
<CMD> getPlaceMode -user -congRepairForceTrialRoute
<CMD> setPlaceMode -congRepairForceTrialRoute true
<CMD> um::enable_metric
<CMD> congRepair

Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] Read 0 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=83  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 83 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 83 net(s) in layer range [2, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.120000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      MQ  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.00 seconds, mem = 958.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 223
[NR-eGR]     M2  (2V) length: 5.536000e+02um, number of vias: 289
[NR-eGR]     M3  (3H) length: 4.540000e+02um, number of vias: 2
[NR-eGR]     M4  (4V) length: 8.000000e-01um, number of vias: 0
[NR-eGR]     MQ  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.008400e+03um, number of vias: 514
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.200000e+01um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 959.6M
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
<CMD> um::enable_metric
<CMD> um::enable_metric
<CMD> um::enable_metric
<CMD> setPlaceMode -reset -congRepairForceTrialRoute
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
<CMD> setPlaceMode -reset -congRepairMaxIter
<CMD> getPlaceMode -congRepairCleanupPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -tdgpDumpStageTiming -quiet
*** Finishing placeDesign default flow ***
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
**placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 959.6M **
<CMD> getPlaceMode -trimView -quiet
<CMD> getOptMode -quiet -viewOptPolishing
<CMD> getOptMode -quiet -fastViewOpt
<CMD_INTERNAL> spInternalUse deleteViewOptManager
<CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setExtractRCMode -engine preRoute
<CMD> setPlaceMode -reset -relaxSoftBlockageMode
<CMD> setPlaceMode -ignoreScan true -quiet
<CMD> setPlaceMode -reset -repairPlace
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> setPlaceMode -reset -expHiddenFastMode
<CMD> getPlaceMode -tcg2Pass -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -doRPlace -quiet
<CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
<CMD> getPlaceMode -quickCTS -quiet
<CMD> set spgFlowInInitialPlace 0
<CMD> getPlaceMode -user -maxRouteLayer
<CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getDesignMode -quiet -flowEffort
<CMD> report_message -end_cmd

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> um::create_snapshot -name final -auto min
<CMD> um::pop_snapshot_stack
<CMD> um::create_snapshot -name place_design
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setDrawView place
<CMD> saveDesign saves/mult_ver_place
#% Begin save design ... (date=02/17 22:36:03, mem=727.4M)
% Begin Save ccopt configuration ... (date=02/17 22:36:04, mem=727.4M)
% End Save ccopt configuration ... (date=02/17 22:36:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=727.7M, current mem=727.7M)
% Begin Save netlist data ... (date=02/17 22:36:04, mem=727.7M)
Writing Binary DB to saves/mult_ver_place.dat/mult_ver.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/17 22:36:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=727.7M, current mem=727.7M)
Saving congestion map file saves/mult_ver_place.dat/mult_ver.route.congmap.gz ...
% Begin Save AAE data ... (date=02/17 22:36:04, mem=728.1M)
Saving AAE Data ...
% End Save AAE data ... (date=02/17 22:36:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=728.1M, current mem=728.1M)
% Begin Save clock tree data ... (date=02/17 22:36:04, mem=728.1M)
% End Save clock tree data ... (date=02/17 22:36:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=728.1M, current mem=728.1M)
Saving preference file saves/mult_ver_place.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=02/17 22:36:04, mem=728.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/17 22:36:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=728.2M, current mem=728.2M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/17 22:36:04, mem=728.2M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=02/17 22:36:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=728.2M, current mem=728.2M)
% Begin Save routing data ... (date=02/17 22:36:04, mem=728.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=966.6M) ***
% End Save routing data ... (date=02/17 22:36:05, total cpu=0:00:00.0, real=0:00:01.0, peak res=729.2M, current mem=729.2M)
Saving property file saves/mult_ver_place.dat/mult_ver.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=966.6M) ***
% Begin Save power constraints data ... (date=02/17 22:36:05, mem=729.2M)
% End Save power constraints data ... (date=02/17 22:36:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=729.2M, current mem=729.2M)
RC_min RC_max
RC_min RC_max
RC_min RC_max
RC_min RC_max
RC_min RC_max
Generated self-contained design mult_ver_place.dat
#% End save design ... (date=02/17 22:36:05, total cpu=0:00:00.4, real=0:00:01.0, peak res=729.2M, current mem=729.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setAnalysisMode -analysisType onChipVariation -skew true -clockPropagation sdcControl
<CMD> timeDesign -preCTS -idealClock -numPaths 10 -prefix preCTS -outDIR ../reports/mult_ver/preCTS
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=959.6M)
Extraction called for design 'mult_ver' of instances=113 and nets=96 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mult_ver.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 959.648M)
#################################################################################
# Design Stage: PreRoute
# Design Name: mult_ver
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=993.406)
**WARN: (IMPESI-3014):	The RC network is incomplete for net rst_n. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net rst_n. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 99
End delay calculation. (MEM=1057.1 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1057.1 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:19.7 mem=1057.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 VIEW_ss_125 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.390  |   N/A   |  5.390  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   24    |   N/A   |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.169   |      8 (8)       |
|   max_tran     |      8 (8)       |   -0.241   |      8 (8)       |
|   max_fanout   |      9 (9)       |     -7     |     10 (10)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.840%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ../reports/mult_ver/preCTS
Total CPU time: 0.32 sec
Total Real time: 2.0 sec
Total Memory Usage: 1015.4375 Mbytes
<CMD> setOptMode -yieldEffort none -effort high -maxDensity 0.95 -fixDRC true -fixFanoutLoad true -optimizeFF true -simplifyNetlist false -holdTargetSlack 0.0 -setupTargetSlack 0.0 -usefulSkew false
<CMD> optDesign -preCTS -drv -outDir ../reports/mult_ver/preCTS_opt_timing
**WARN: (IMPOPT-576):	18 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	a[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	a[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	a[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	a[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	b[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	b[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	b[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	b[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 784.1M, totSessionCpu=0:00:21 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1021.5M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 VIEW_ss_125 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  5.390  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   24    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.169   |      8 (8)       |
|   max_tran     |      8 (8)       |   -0.241   |      8 (8)       |
|   max_fanout   |      9 (9)       |     -7     |     10 (10)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.840%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 782.6M, totSessionCpu=0:00:21 **
*** Starting optimizing excluded clock nets MEM= 1015.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1015.4M) ***
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1019.4 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] Read 0 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=83  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 83 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 83 net(s) in layer range [2, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.120000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      MQ  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 223
[NR-eGR]     M2  (2V) length: 5.520000e+02um, number of vias: 290
[NR-eGR]     M3  (3H) length: 4.524000e+02um, number of vias: 2
[NR-eGR]     M4  (4V) length: 8.000000e-01um, number of vias: 0
[NR-eGR]     MQ  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.005200e+03um, number of vias: 515
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.040000e+01um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 979.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
Extraction called for design 'mult_ver' of instances=113 and nets=96 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mult_ver.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 979.656M)
#################################################################################
# Design Stage: PreRoute
# Design Name: mult_ver
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1011.9)
Total number of fetched objects 99
End delay calculation. (MEM=1055.07 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1055.07 CPU=0:00:00.1 REAL=0:00:00.0)
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 11 candidate Buffer cells
*info: There are 13 candidate Inverter cells

+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    55.84%|        -|   0.000|   0.000|   0:00:00.0| 1121.0M|
|    55.84%|        -|   0.000|   0.000|   0:00:00.0| 1121.0M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1121.0M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     8|     8|    -0.25|     8|     8|    -0.18|     9|     9|     0|     0|     5.39|     0.00|       0|       0|       0|  55.84|          |         |
|     8|     8|    -0.25|     8|     8|    -0.18|     0|     0|     0|     0|     5.34|     0.00|       9|       0|       0|  63.04| 0:00:00.0|  1142.1M|
|     8|     8|    -0.25|     8|     8|    -0.18|     0|     0|     0|     0|     5.34|     0.00|       0|       0|       0|  63.04| 0:00:00.0|  1142.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 8 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1142.1M) ***

*** Starting refinePlace (0:00:23.4 mem=1158.1M) ***
Total net bbox length = 1.857e+03 (1.024e+03 8.324e+02) (ext = 8.852e+02)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 122 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 34 insts, mean move: 3.40 um, max move: 15.20 um
	Max move on inst (c_reg[0]): (38.40, 4.80) --> (28.00, 9.60)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1158.1MB
Summary Report:
Instances move: 34 (out of 82 movable)
Instances flipped: 0
Mean displacement: 3.40 um
Max displacement: 15.20 um (Instance: c_reg[0]) (38.4, 4.8) -> (28, 9.6)
	Length: 21 sites, height: 1 rows, site name: CORE, cell type: DFFR_E
Total net bbox length = 1.937e+03 (1.056e+03 8.812e+02) (ext = 8.852e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1158.1MB
*** Finished refinePlace (0:00:23.4 mem=1158.1M) ***
*** maximum move = 15.20 um ***
*** Finished re-routing un-routed nets (1158.1M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1158.1M) ***
End: GigaOpt DRV Optimization
GigaOpt: Cleaning up trial route
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] Read 0 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=83  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 83 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 83 net(s) in layer range [2, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.012800e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      MQ  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 232
[NR-eGR]     M2  (2V) length: 5.864000e+02um, number of vias: 295
[NR-eGR]     M3  (3H) length: 5.136000e+02um, number of vias: 2
[NR-eGR]     M4  (4V) length: 8.000000e-01um, number of vias: 0
[NR-eGR]     MQ  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.100800e+03um, number of vias: 529
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.040000e+01um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1022.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
GigaOpt: Cleaning up extraction
Extraction called for design 'mult_ver' of instances=122 and nets=103 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mult_ver.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1022.312M)
GigaOpt: Cleaning up delay & timing
#################################################################################
# Design Stage: PreRoute
# Design Name: mult_ver
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1051.3)
Total number of fetched objects 108
End delay calculation. (MEM=1098.99 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1098.99 CPU=0:00:00.1 REAL=0:00:01.0)
Begin: GigaOpt DRV Optimization (small scale fixing)
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     8|     8|    -0.25|    10|    10|    -0.18|     0|     0|     0|     0|     5.33|     0.00|       0|       0|       0|  63.04|          |         |
|     8|     8|    -0.25|     8|     8|    -0.18|     0|     0|     0|     0|     5.33|     0.00|       0|       0|       2|  63.04| 0:00:00.0|  1120.1M|
|     8|     8|    -0.25|     8|     8|    -0.18|     0|     0|     0|     0|     5.33|     0.00|       0|       0|       0|  63.04| 0:00:00.0|  1120.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 8 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1120.1M) ***

*** Starting refinePlace (0:00:24.0 mem=1136.1M) ***
Total net bbox length = 1.937e+03 (1.056e+03 8.812e+02) (ext = 8.852e+02)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 122 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1136.1MB
Summary Report:
Instances move: 0 (out of 82 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.937e+03 (1.056e+03 8.812e+02) (ext = 8.852e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1136.1MB
*** Finished refinePlace (0:00:24.0 mem=1136.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1136.1M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1136.1M) ***
End: GigaOpt DRV Optimization (small scale fixing)
GigaOpt: Cleaning up delay & timing

------------------------------------------------------------
     Summary (cpu=0.04min real=0.03min mem=1062.8M)                             
------------------------------------------------------------

Setup views included:
 VIEW_ss_125 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  5.329  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   24    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.169   |      8 (8)       |
|   max_tran     |      8 (8)       |   -0.241   |      8 (8)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.040%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 835.6M, totSessionCpu=0:00:24 **
Reported timing to dir ../reports/mult_ver/preCTS_opt_timing
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 835.8M, totSessionCpu=0:00:24 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 VIEW_ss_125 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.329  |   N/A   |  5.329  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   24    |   N/A   |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.169   |      8 (8)       |
|   max_tran     |      8 (8)       |   -0.241   |      8 (8)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.040%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 835.9M, totSessionCpu=0:00:24 **
*** Finished optDesign ***
<CMD> create_ccopt_clock_tree_spec -file mult_ver.ctstch
Creating clock tree spec for modes (timing configs): syn_constraints
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: mult_ver.ctstch
<CMD> set_ccopt_property buffer_cells {CLK_I CLK_K CLK_M CLK_O CLK_Q}
<CMD> set_ccopt_property inverter_cells {CLKI_I CLKI_K CLKI_M CLKI_O CLKI_Q}
<CMD> ccopt_design -prefix CTS -outDir ../reports/mult_ver/CTS
#% Begin ccopt_design (date=02/17 22:36:12, mem=817.7M)
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): syn_constraints
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 8 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/syn_constraints was created. It contains 8 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort none.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1040.6M, init mem=1040.6M)
*info: Placed = 122            (Fixed = 40)
*info: Unplaced = 0           
Placement Density:63.04%(1513/2400)
Placement Density (including fixed std cells):66.28%(1743/2630)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1040.6M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Leaving CCOpt scope...
Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one key
inverter_cells is set for at least one key
preferred_extra_space is set for at least one key
route_type is set for at least one key
source_output_max_trans is set for at least one key
target_insertion_delay is set for at least one key
target_max_trans_sdc is set for at least one key
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Rebuilding timing graph...
Rebuilding timing graph done.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree clk, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.039.
Type 'man IMPCCOPT-1041' for more detail.
Library trimming inverters in power domain auto-default and half-corner CORNER_ss_125:setup.late removed 0 of 5 cells
Original list had 5 cells:
CLKI_Q CLKI_O CLKI_M CLKI_K CLKI_I 
Library trimming was not able to trim any cells:
CLKI_Q CLKI_O CLKI_M CLKI_K CLKI_I 
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CLK_Q CLK_O CLK_M CLK_K CLK_I 
  Inverters:   CLKI_Q CLKI_O CLKI_M CLKI_K CLKI_I 
  Clock gates: 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 2630.400um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner CORNER_ss_125:setup, late and power domain auto-default:
  Slew time target (leaf):    0.100ns
  Slew time target (trunk):   0.100ns
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.083ns
  Buffer max distance: 320.000um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLK_Q, fastest_considered_half_corner=CORNER_ss_125:setup.late, optimalDrivingDistance=320.000um, saturatedSlew=0.023ns, speed=3607.666um per ns, cellArea=270.000um^2 per 1000um}
  Inverter  : {lib_cell:CLKI_Q, fastest_considered_half_corner=CORNER_ss_125:setup.late, optimalDrivingDistance=120.000um, saturatedSlew=0.014ns, speed=1212.734um per ns, cellArea=784.000um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree timing engine global stage delay update for CORNER_ss_125:setup.late...
Clock tree timing engine global stage delay update for CORNER_ss_125:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree balancer configuration for skew_group clk/syn_constraints:
  Sources:                     pin clk
  Total number of sinks:       8
  Delay constrained sinks:     8
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner CORNER_ss_125:setup.late:
  Skew target:                 0.083ns
  Insertion delay target:      0.500ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group clk/syn_constraints with 8 clock sinks.

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------
Layer    Via Cell    Res.     Cap.     RC       Top of Stack
Range                (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------
M1-M2    M1_M2_V1    6.000    0.030    0.177    false
M2-M3    M2_M3_V2    6.000    0.020    0.121    false
M3-M4    M3_M4_V3    6.000    0.019    0.114    false
M4-MQ    M4_MQ_VL    3.000    0.049    0.147    false
------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:00.4 real=0:00:00.4)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
Innovus will update I/O latencies
External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Check Prerequisites done. (took cpu=0:00:00.4 real=0:00:00.4)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.4 real=0:00:00.4)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] Read 0 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=83  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 83 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 83 net(s) in layer range [2, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.012800e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      MQ  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 232
[NR-eGR]     M2  (2V) length: 5.864000e+02um, number of vias: 295
[NR-eGR]     M3  (3H) length: 5.136000e+02um, number of vias: 2
[NR-eGR]     M4  (4V) length: 8.000000e-01um, number of vias: 0
[NR-eGR]     MQ  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.100800e+03um, number of vias: 529
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.040000e+01um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1012.5 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.00 seconds
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Leaving CCOpt scope...
Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one key
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
inverter_cells is set for at least one key
preferred_extra_space is set for at least one key
route_type is set for at least one key
source_output_max_trans is set for at least one key
target_insertion_delay is set for at least one key
target_max_trans_sdc is set for at least one key
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
Rebuilding timing graph...
Rebuilding timing graph done.
**WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
**WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree clk, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.039.
Type 'man IMPCCOPT-1041' for more detail.
Library trimming inverters in power domain auto-default and half-corner CORNER_ss_125:setup.late removed 0 of 5 cells
Original list had 5 cells:
CLKI_Q CLKI_O CLKI_M CLKI_K CLKI_I 
Library trimming was not able to trim any cells:
CLKI_Q CLKI_O CLKI_M CLKI_K CLKI_I 
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CLK_Q CLK_O CLK_M CLK_K CLK_I 
  Inverters:   CLKI_Q CLKI_O CLKI_M CLKI_K CLKI_I 
  Clock gates: 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 2630.400um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner CORNER_ss_125:setup, late and power domain auto-default:
  Slew time target (leaf):    0.100ns
  Slew time target (trunk):   0.100ns
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.083ns
  Buffer max distance: 320.000um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLK_Q, fastest_considered_half_corner=CORNER_ss_125:setup.late, optimalDrivingDistance=320.000um, saturatedSlew=0.023ns, speed=3607.666um per ns, cellArea=270.000um^2 per 1000um}
  Inverter  : {lib_cell:CLKI_Q, fastest_considered_half_corner=CORNER_ss_125:setup.late, optimalDrivingDistance=120.000um, saturatedSlew=0.014ns, speed=1212.734um per ns, cellArea=784.000um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree timing engine global stage delay update for CORNER_ss_125:setup.late...
Clock tree timing engine global stage delay update for CORNER_ss_125:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree balancer configuration for skew_group clk/syn_constraints:
  Sources:                     pin clk
  Total number of sinks:       8
  Delay constrained sinks:     8
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner CORNER_ss_125:setup.late:
  Skew target:                 0.083ns
  Insertion delay target:      0.500ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew group is skew_group clk/syn_constraints with 8 clock sinks.

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------
Layer    Via Cell    Res.     Cap.     RC       Top of Stack
Range                (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------
M1-M2    M1_M2_V1    6.000    0.030    0.177    false
M2-M3    M2_M3_V2    6.000    0.020    0.121    false
M3-M4    M3_M4_V3    6.000    0.019    0.114    false
M4-MQ    M4_MQ_VL    3.000    0.049    0.147    false
------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:00.3 real=0:00:00.3)
CCOpt configuration status: all checks passed.
Adding exclusion drivers (these will be instances of the smallest area library cells).
No exclusion drivers are needed.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.3 real=0:00:00.3)
Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
      Rebuilding timing graph...
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=172.800um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=172.800um^2
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLK_Q: 2 
    Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for datapath.
*** Starting refinePlace (0:00:25.1 mem=1036.5M) ***
Total net bbox length = 1.948e+03 (1.064e+03 8.836e+02) (ext = 8.540e+02)
Move report: Detail placement moves 27 insts, mean move: 3.82 um, max move: 10.00 um
	Max move on inst (c_reg[0]): (28.00, 9.60) --> (33.20, 4.80)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1036.5MB
Summary Report:
Instances move: 27 (out of 84 movable)
Instances flipped: 0
Mean displacement: 3.82 um
Max displacement: 10.00 um (Instance: c_reg[0]) (28, 9.6) -> (33.2, 4.8)
	Length: 21 sites, height: 1 rows, site name: CORE, cell type: DFFR_E
Total net bbox length = 2.022e+03 (1.089e+03 9.328e+02) (ext = 8.736e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1036.5MB
*** Finished refinePlace (0:00:25.2 mem=1036.5M) ***
    Moved 3, flipped 1 and cell swapped 0 of 10 clock instance(s) during refinement.
    The largest move was 10 microns for c_reg[0].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for CORNER_ss_125:setup.late...
    Rebuilding timing graph...
    Rebuilding timing graph done.
    Clock tree timing engine global stage delay update for CORNER_ss_125:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Clustering':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=172.800um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=172.800um^2
      cell capacitance : b=0.080pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.080pF
      sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.004pF, leaf=0.009pF, total=0.014pF
      wire lengths     : top=0.000um, trunk=26.120um, leaf=62.600um, total=88.720um
    Clock DAG net violations after 'Clustering':
      Capacitance : {count=1, worst=[0.002pF]} avg=0.002pF sd=0.000pF sum=0.002pF
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.100ns count=2 avg=0.059ns sd=0.058ns min=0.018ns max=0.100ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=1 avg=0.020ns sd=0.000ns min=0.020ns max=0.020ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLK_Q: 2 
    Primary reporting skew group after 'Clustering':
      skew_group clk/syn_constraints: insertion delay [min=0.182, max=0.184, avg=0.183, sd=0.001], skew [0.001 vs 0.083], 100% {0.182, 0.184} (wid=0.006 ws=0.001) (gid=0.177 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group clk/syn_constraints: insertion delay [min=0.182, max=0.184, avg=0.183, sd=0.001], skew [0.001 vs 0.083], 100% {0.182, 0.184} (wid=0.006 ws=0.001) (gid=0.177 gs=0.000)
    Clock network insertion delays are now [0.182ns, 0.184ns] average 0.183ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 27 succeeded with high effort: 27 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Update congestion based capacitance...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 8 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'mult_ver' of instances=124 and nets=105 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mult_ver.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 980.043M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock tree timing engine global stage delay update for CORNER_ss_125:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for CORNER_ss_125:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats After congestion update:
    cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
    cell areas       : b=172.800um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=172.800um^2
    cell capacitance : b=0.080pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.080pF
    sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
    wire capacitance : top=0.000pF, trunk=0.004pF, leaf=0.010pF, total=0.014pF
    wire lengths     : top=0.000um, trunk=26.120um, leaf=62.600um, total=88.720um
  Clock DAG net violations After congestion update:
    Capacitance : {count=1, worst=[0.002pF]} avg=0.002pF sd=0.000pF sum=0.002pF
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=0.100ns count=2 avg=0.059ns sd=0.058ns min=0.018ns max=0.100ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
    Leaf  : target=0.100ns count=1 avg=0.020ns sd=0.000ns min=0.020ns max=0.020ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: CLK_Q: 2 
  Primary reporting skew group After congestion update:
    skew_group clk/syn_constraints: insertion delay [min=0.183, max=0.184, avg=0.183, sd=0.001], skew [0.001 vs 0.083], 100% {0.183, 0.184} (wid=0.006 ws=0.001) (gid=0.178 gs=0.000)
  Skew group summary After congestion update:
    skew_group clk/syn_constraints: insertion delay [min=0.183, max=0.184, avg=0.183, sd=0.001], skew [0.001 vs 0.083], 100% {0.183, 0.184} (wid=0.006 ws=0.001) (gid=0.178 gs=0.000)
  Clock network insertion delays are now [0.183ns, 0.184ns] average 0.183ns std.dev 0.001ns
  Update congestion based capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% .Info: CCOpt is analyzing the delay of a net driven by CLK_Q/Z using a timing arc from cell CLK_O
    ..80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=144.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=144.000um^2
      cell capacitance : b=0.064pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.064pF
      sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.010pF, total=0.016pF
      wire lengths     : top=0.000um, trunk=37.760um, leaf=62.600um, total=100.360um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.100ns count=2 avg=0.060ns sd=0.056ns min=0.021ns max=0.100ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=1 avg=0.020ns sd=0.000ns min=0.020ns max=0.020ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLK_Q: 1 CLK_O: 1 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/syn_constraints: insertion delay [min=0.189, max=0.190, avg=0.190, sd=0.001], skew [0.001 vs 0.083], 100% {0.189, 0.190} (wid=0.006 ws=0.001) (gid=0.185 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/syn_constraints: insertion delay [min=0.189, max=0.190, avg=0.190, sd=0.001], skew [0.001 vs 0.083], 100% {0.189, 0.190} (wid=0.006 ws=0.001) (gid=0.185 gs=0.000)
    Clock network insertion delays are now [0.189ns, 0.190ns] average 0.190ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=144.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=144.000um^2
      cell capacitance : b=0.064pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.064pF
      sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.006pF, leaf=0.010pF, total=0.016pF
      wire lengths     : top=0.000um, trunk=37.760um, leaf=62.600um, total=100.360um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.100ns count=2 avg=0.060ns sd=0.056ns min=0.021ns max=0.100ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=1 avg=0.020ns sd=0.000ns min=0.020ns max=0.020ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLK_Q: 1 CLK_O: 1 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/syn_constraints: insertion delay [min=0.189, max=0.190, avg=0.190, sd=0.001], skew [0.001 vs 0.083], 100% {0.189, 0.190} (wid=0.006 ws=0.001) (gid=0.185 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/syn_constraints: insertion delay [min=0.189, max=0.190, avg=0.190, sd=0.001], skew [0.001 vs 0.083], 100% {0.189, 0.190} (wid=0.006 ws=0.001) (gid=0.185 gs=0.000)
    Clock network insertion delays are now [0.189ns, 0.190ns] average 0.190ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
      cell areas       : b=57.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.600um^2
      cell capacitance : b=0.024pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.024pF
      sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.001pF, leaf=0.013pF, total=0.014pF
      wire lengths     : top=0.000um, trunk=3.000um, leaf=86.800um, total=89.800um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.100ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=1 avg=0.025ns sd=0.000ns min=0.025ns max=0.025ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLK_O: 1 
    Primary reporting skew group after 'Removing unnecessary root buffering':
      skew_group clk/syn_constraints: insertion delay [min=0.115, max=0.118, avg=0.117, sd=0.001], skew [0.002 vs 0.083], 100% {0.115, 0.118} (wid=0.004 ws=0.002) (gid=0.114 gs=0.000)
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/syn_constraints: insertion delay [min=0.115, max=0.118, avg=0.117, sd=0.001], skew [0.002 vs 0.083], 100% {0.115, 0.118} (wid=0.004 ws=0.002) (gid=0.114 gs=0.000)
    Clock network insertion delays are now [0.115ns, 0.118ns] average 0.117ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
      cell areas       : b=57.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.600um^2
      cell capacitance : b=0.024pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.024pF
      sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.001pF, leaf=0.013pF, total=0.014pF
      wire lengths     : top=0.000um, trunk=3.000um, leaf=86.800um, total=89.800um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.100ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=1 avg=0.025ns sd=0.000ns min=0.025ns max=0.025ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLK_O: 1 
    Primary reporting skew group after 'Removing unconstrained drivers':
      skew_group clk/syn_constraints: insertion delay [min=0.115, max=0.118, avg=0.117, sd=0.001], skew [0.002 vs 0.083], 100% {0.115, 0.118} (wid=0.004 ws=0.002) (gid=0.114 gs=0.000)
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/syn_constraints: insertion delay [min=0.115, max=0.118, avg=0.117, sd=0.001], skew [0.002 vs 0.083], 100% {0.115, 0.118} (wid=0.004 ws=0.002) (gid=0.114 gs=0.000)
    Clock network insertion delays are now [0.115ns, 0.118ns] average 0.117ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
      cell areas       : b=57.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.600um^2
      cell capacitance : b=0.024pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.024pF
      sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.001pF, leaf=0.013pF, total=0.014pF
      wire lengths     : top=0.000um, trunk=3.000um, leaf=86.800um, total=89.800um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.100ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=1 avg=0.025ns sd=0.000ns min=0.025ns max=0.025ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLK_O: 1 
    Primary reporting skew group after 'Reducing insertion delay 1':
      skew_group clk/syn_constraints: insertion delay [min=0.115, max=0.118, avg=0.117, sd=0.001], skew [0.002 vs 0.083], 100% {0.115, 0.118} (wid=0.004 ws=0.002) (gid=0.114 gs=0.000)
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/syn_constraints: insertion delay [min=0.115, max=0.118, avg=0.117, sd=0.001], skew [0.002 vs 0.083], 100% {0.115, 0.118} (wid=0.004 ws=0.002) (gid=0.114 gs=0.000)
    Clock network insertion delays are now [0.115ns, 0.118ns] average 0.117ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
      cell areas       : b=57.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.600um^2
      cell capacitance : b=0.024pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.024pF
      sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.001pF, leaf=0.013pF, total=0.014pF
      wire lengths     : top=0.000um, trunk=3.000um, leaf=86.800um, total=89.800um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.100ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=1 avg=0.025ns sd=0.000ns min=0.025ns max=0.025ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLK_O: 1 
    Primary reporting skew group after 'Removing longest path buffering':
      skew_group clk/syn_constraints: insertion delay [min=0.115, max=0.118, avg=0.117, sd=0.001], skew [0.002 vs 0.083], 100% {0.115, 0.118} (wid=0.004 ws=0.002) (gid=0.114 gs=0.000)
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/syn_constraints: insertion delay [min=0.115, max=0.118, avg=0.117, sd=0.001], skew [0.002 vs 0.083], 100% {0.115, 0.118} (wid=0.004 ws=0.002) (gid=0.114 gs=0.000)
    Clock network insertion delays are now [0.115ns, 0.118ns] average 0.117ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Info: CCOpt is analyzing the delay of a net driven by CLK_O/Z using a timing arc from cell CLK_Q
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
      cell areas       : b=57.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.600um^2
      cell capacitance : b=0.024pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.024pF
      sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.001pF, leaf=0.012pF, total=0.013pF
      wire lengths     : top=0.000um, trunk=3.000um, leaf=78.400um, total=81.400um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.100ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=1 avg=0.025ns sd=0.000ns min=0.025ns max=0.025ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLK_O: 1 
    Primary reporting skew group after 'Reducing insertion delay 2':
      skew_group clk/syn_constraints: insertion delay [min=0.116, max=0.116, avg=0.116, sd=0.000], skew [0.001 vs 0.083], 100% {0.116, 0.116} (wid=0.003 ws=0.001) (gid=0.114 gs=0.000)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/syn_constraints: insertion delay [min=0.116, max=0.116, avg=0.116, sd=0.000], skew [0.001 vs 0.083], 100% {0.116, 0.116} (wid=0.003 ws=0.001) (gid=0.114 gs=0.000)
    Clock network insertion delays are now [0.116ns, 0.116ns] average 0.116ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
      cell areas       : b=57.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.600um^2
      cell capacitance : b=0.024pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.024pF
      sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.001pF, leaf=0.012pF, total=0.013pF
      wire lengths     : top=0.000um, trunk=3.000um, leaf=78.400um, total=81.400um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.100ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=1 avg=0.025ns sd=0.000ns min=0.025ns max=0.025ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLK_O: 1 
    Primary reporting skew group after 'Improving clock tree routing':
      skew_group clk/syn_constraints: insertion delay [min=0.116, max=0.116, avg=0.116, sd=0.000], skew [0.001 vs 0.083], 100% {0.116, 0.116} (wid=0.003 ws=0.001) (gid=0.114 gs=0.000)
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/syn_constraints: insertion delay [min=0.116, max=0.116, avg=0.116, sd=0.000], skew [0.001 vs 0.083], 100% {0.116, 0.116} (wid=0.003 ws=0.001) (gid=0.114 gs=0.000)
    Clock network insertion delays are now [0.116ns, 0.116ns] average 0.116ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
      cell areas       : b=57.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.600um^2
      cell capacitance : b=0.024pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.024pF
      sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.001pF, leaf=0.012pF, total=0.013pF
      wire lengths     : top=0.000um, trunk=3.000um, leaf=78.400um, total=81.400um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.100ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=1 avg=0.025ns sd=0.000ns min=0.025ns max=0.025ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLK_O: 1 
    Primary reporting skew group after 'Reducing clock tree power 1':
      skew_group clk/syn_constraints: insertion delay [min=0.116, max=0.116, avg=0.116, sd=0.000], skew [0.001 vs 0.083], 100% {0.116, 0.116} (wid=0.003 ws=0.001) (gid=0.114 gs=0.000)
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/syn_constraints: insertion delay [min=0.116, max=0.116, avg=0.116, sd=0.000], skew [0.001 vs 0.083], 100% {0.116, 0.116} (wid=0.003 ws=0.001) (gid=0.114 gs=0.000)
    Clock network insertion delays are now [0.116ns, 0.116ns] average 0.116ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
      cell areas       : b=57.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.600um^2
      cell capacitance : b=0.024pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.024pF
      sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.001pF, leaf=0.012pF, total=0.013pF
      wire lengths     : top=0.000um, trunk=3.000um, leaf=78.400um, total=81.400um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.100ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=1 avg=0.025ns sd=0.000ns min=0.025ns max=0.025ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLK_O: 1 
    Primary reporting skew group after 'Reducing clock tree power 2':
      skew_group clk/syn_constraints: insertion delay [min=0.116, max=0.116, avg=0.116, sd=0.000], skew [0.001 vs 0.083], 100% {0.116, 0.116} (wid=0.003 ws=0.001) (gid=0.114 gs=0.000)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/syn_constraints: insertion delay [min=0.116, max=0.116, avg=0.116, sd=0.000], skew [0.001 vs 0.083], 100% {0.116, 0.116} (wid=0.003 ws=0.001) (gid=0.114 gs=0.000)
    Clock network insertion delays are now [0.116ns, 0.116ns] average 0.116ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.343ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 3 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
          cell areas       : b=57.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.600um^2
          cell capacitance : b=0.024pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.024pF
          sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
          wire capacitance : top=0.000pF, trunk=0.001pF, leaf=0.012pF, total=0.013pF
          wire lengths     : top=0.000um, trunk=3.000um, leaf=78.400um, total=81.400um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.100ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
          Leaf  : target=0.100ns count=1 avg=0.025ns sd=0.000ns min=0.025ns max=0.025ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLK_O: 1 
        Clock network insertion delays are now [0.116ns, 0.116ns] average 0.116ns std.dev 0.000ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
        Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
          cell areas       : b=57.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.600um^2
          cell capacitance : b=0.024pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.024pF
          sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
          wire capacitance : top=0.000pF, trunk=0.001pF, leaf=0.012pF, total=0.013pF
          wire lengths     : top=0.000um, trunk=3.000um, leaf=78.400um, total=81.400um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.100ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
          Leaf  : target=0.100ns count=1 avg=0.025ns sd=0.000ns min=0.025ns max=0.025ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLK_O: 1 
        Clock network insertion delays are now [0.116ns, 0.116ns] average 0.116ns std.dev 0.000ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
        Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
          cell areas       : b=153.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=153.600um^2
          cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
          sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
          wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.015pF, total=0.048pF
          wire lengths     : top=0.000um, trunk=229.400um, leaf=96.800um, total=326.200um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=6 avg=0.033ns sd=0.033ns min=0.018ns max=0.100ns {5 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
          Leaf  : target=0.100ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLK_O: 1 CLK_I: 5 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
          cell areas       : b=153.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=153.600um^2
          cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
          sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
          wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.015pF, total=0.048pF
          wire lengths     : top=0.000um, trunk=229.400um, leaf=96.800um, total=326.200um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.100ns count=6 avg=0.033ns sd=0.033ns min=0.018ns max=0.100ns {5 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
          Leaf  : target=0.100ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: CLK_O: 1 CLK_I: 5 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=153.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=153.600um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.015pF, total=0.048pF
      wire lengths     : top=0.000um, trunk=229.400um, leaf=96.800um, total=326.200um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.100ns count=6 avg=0.033ns sd=0.033ns min=0.018ns max=0.100ns {5 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLK_O: 1 CLK_I: 5 
    Clock network insertion delays are now [0.522ns, 0.524ns] average 0.523ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 182 succeeded with high effort: 182 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
    cell areas       : b=153.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=153.600um^2
    cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
    sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
    wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.015pF, total=0.048pF
    wire lengths     : top=0.000um, trunk=229.400um, leaf=96.800um, total=326.200um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.100ns count=6 avg=0.033ns sd=0.033ns min=0.018ns max=0.100ns {5 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
    Leaf  : target=0.100ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLK_O: 1 CLK_I: 5 
  Primary reporting skew group after Approximately balancing fragments:
    skew_group clk/syn_constraints: insertion delay [min=0.522, max=0.524, avg=0.523, sd=0.001], skew [0.002 vs 0.083], 100% {0.522, 0.524} (wid=0.007 ws=0.002) (gid=0.516 gs=0.000)
  Skew group summary after Approximately balancing fragments:
    skew_group clk/syn_constraints: insertion delay [min=0.522, max=0.524, avg=0.523, sd=0.001], skew [0.002 vs 0.083], 100% {0.522, 0.524} (wid=0.007 ws=0.002) (gid=0.516 gs=0.000)
  Clock network insertion delays are now [0.522ns, 0.524ns] average 0.523ns std.dev 0.001ns
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=153.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=153.600um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.015pF, total=0.048pF
      wire lengths     : top=0.000um, trunk=229.400um, leaf=96.800um, total=326.200um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.100ns count=6 avg=0.033ns sd=0.033ns min=0.018ns max=0.100ns {5 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLK_O: 1 CLK_I: 5 
    Primary reporting skew group after 'Improving fragments clock skew':
      skew_group clk/syn_constraints: insertion delay [min=0.522, max=0.524, avg=0.523, sd=0.001], skew [0.002 vs 0.083], 100% {0.522, 0.524} (wid=0.007 ws=0.002) (gid=0.516 gs=0.000)
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/syn_constraints: insertion delay [min=0.522, max=0.524, avg=0.523, sd=0.001], skew [0.002 vs 0.083], 100% {0.522, 0.524} (wid=0.007 ws=0.002) (gid=0.516 gs=0.000)
    Clock network insertion delays are now [0.522ns, 0.524ns] average 0.523ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
          cell areas       : b=153.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=153.600um^2
          cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
          sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
          wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.015pF, total=0.048pF
          wire lengths     : top=0.000um, trunk=229.400um, leaf=96.800um, total=326.200um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=6 avg=0.033ns sd=0.033ns min=0.018ns max=0.100ns {5 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
          Leaf  : target=0.100ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLK_O: 1 CLK_I: 5 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=153.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=153.600um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.015pF, total=0.048pF
      wire lengths     : top=0.000um, trunk=229.400um, leaf=96.800um, total=326.200um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.100ns count=6 avg=0.033ns sd=0.033ns min=0.018ns max=0.100ns {5 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLK_O: 1 CLK_I: 5 
    Primary reporting skew group after 'Approximately balancing step':
      skew_group clk/syn_constraints: insertion delay [min=0.522, max=0.524, avg=0.523, sd=0.001], skew [0.002 vs 0.083], 100% {0.522, 0.524} (wid=0.007 ws=0.002) (gid=0.516 gs=0.000)
    Skew group summary after 'Approximately balancing step':
      skew_group clk/syn_constraints: insertion delay [min=0.522, max=0.524, avg=0.523, sd=0.001], skew [0.002 vs 0.083], 100% {0.522, 0.524} (wid=0.007 ws=0.002) (gid=0.516 gs=0.000)
    Clock network insertion delays are now [0.522ns, 0.524ns] average 0.523ns std.dev 0.001ns
    BalancingStep Approximately balancing step has increased max desired latencies (wire and cell)
    {clk/syn_constraints,WC: 0.542 -> 0.542}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=153.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=153.600um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.015pF, total=0.048pF
      wire lengths     : top=0.000um, trunk=229.400um, leaf=96.800um, total=326.200um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.100ns count=6 avg=0.033ns sd=0.033ns min=0.018ns max=0.100ns {5 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLK_O: 1 CLK_I: 5 
    Primary reporting skew group after 'Fixing clock tree overload':
      skew_group clk/syn_constraints: insertion delay [min=0.522, max=0.524, avg=0.523, sd=0.001], skew [0.002 vs 0.083], 100% {0.522, 0.524} (wid=0.007 ws=0.002) (gid=0.516 gs=0.000)
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/syn_constraints: insertion delay [min=0.522, max=0.524, avg=0.523, sd=0.001], skew [0.002 vs 0.083], 100% {0.522, 0.524} (wid=0.007 ws=0.002) (gid=0.516 gs=0.000)
    Clock network insertion delays are now [0.522ns, 0.524ns] average 0.523ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=153.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=153.600um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.015pF, total=0.048pF
      wire lengths     : top=0.000um, trunk=229.400um, leaf=96.800um, total=326.200um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.100ns count=6 avg=0.033ns sd=0.033ns min=0.018ns max=0.100ns {5 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLK_O: 1 CLK_I: 5 
    Primary reporting skew group after 'Approximately balancing paths':
      skew_group clk/syn_constraints: insertion delay [min=0.522, max=0.524, avg=0.523, sd=0.001], skew [0.002 vs 0.083], 100% {0.522, 0.524} (wid=0.007 ws=0.002) (gid=0.516 gs=0.000)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/syn_constraints: insertion delay [min=0.522, max=0.524, avg=0.523, sd=0.001], skew [0.002 vs 0.083], 100% {0.522, 0.524} (wid=0.007 ws=0.002) (gid=0.516 gs=0.000)
    Clock network insertion delays are now [0.522ns, 0.524ns] average 0.523ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Polishing...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 8 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'mult_ver' of instances=128 and nets=109 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mult_ver.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 982.605M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock tree timing engine global stage delay update for CORNER_ss_125:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for CORNER_ss_125:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats After congestion update:
    cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
    cell areas       : b=153.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=153.600um^2
    cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
    sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
    wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.017pF, total=0.055pF
    wire lengths     : top=0.000um, trunk=229.400um, leaf=96.800um, total=326.200um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=0.100ns count=6 avg=0.034ns sd=0.033ns min=0.019ns max=0.100ns {5 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
    Leaf  : target=0.100ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: CLK_O: 1 CLK_I: 5 
  Primary reporting skew group After congestion update:
    skew_group clk/syn_constraints: insertion delay [min=0.525, max=0.527, avg=0.526, sd=0.001], skew [0.002 vs 0.083], 100% {0.525, 0.527} (wid=0.008 ws=0.002) (gid=0.519 gs=0.000)
  Skew group summary After congestion update:
    skew_group clk/syn_constraints: insertion delay [min=0.525, max=0.527, avg=0.526, sd=0.001], skew [0.002 vs 0.083], 100% {0.525, 0.527} (wid=0.008 ws=0.002) (gid=0.519 gs=0.000)
  Clock network insertion delays are now [0.525ns, 0.527ns] average 0.526ns std.dev 0.001ns
  Merging balancing drivers for power...
    Tried: 8 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=153.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=153.600um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.017pF, total=0.055pF
      wire lengths     : top=0.000um, trunk=229.400um, leaf=96.800um, total=326.200um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.100ns count=6 avg=0.034ns sd=0.033ns min=0.019ns max=0.100ns {5 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLK_O: 1 CLK_I: 5 
    Primary reporting skew group after 'Merging balancing drivers for power':
      skew_group clk/syn_constraints: insertion delay [min=0.525, max=0.527, avg=0.526, sd=0.001], skew [0.002 vs 0.083], 100% {0.525, 0.527} (wid=0.008 ws=0.002) (gid=0.519 gs=0.000)
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/syn_constraints: insertion delay [min=0.525, max=0.527, avg=0.526, sd=0.001], skew [0.002 vs 0.083], 100% {0.525, 0.527} (wid=0.008 ws=0.002) (gid=0.519 gs=0.000)
    Clock network insertion delays are now [0.525ns, 0.527ns] average 0.526ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=153.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=153.600um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.017pF, total=0.055pF
      wire lengths     : top=0.000um, trunk=229.400um, leaf=96.800um, total=326.200um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.100ns count=6 avg=0.034ns sd=0.033ns min=0.019ns max=0.100ns {5 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLK_O: 1 CLK_I: 5 
    Primary reporting skew group after 'Improving clock skew':
      skew_group clk/syn_constraints: insertion delay [min=0.525, max=0.527, avg=0.526, sd=0.001], skew [0.002 vs 0.083], 100% {0.525, 0.527} (wid=0.008 ws=0.002) (gid=0.519 gs=0.000)
    Skew group summary after 'Improving clock skew':
      skew_group clk/syn_constraints: insertion delay [min=0.525, max=0.527, avg=0.526, sd=0.001], skew [0.002 vs 0.083], 100% {0.525, 0.527} (wid=0.008 ws=0.002) (gid=0.519 gs=0.000)
    Clock network insertion delays are now [0.525ns, 0.527ns] average 0.526ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=0.135pF fall=0.124pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=153.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=153.600um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.017pF, total=0.055pF
      wire lengths     : top=0.000um, trunk=229.400um, leaf=96.800um, total=326.200um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.100ns count=6 avg=0.034ns sd=0.033ns min=0.019ns max=0.100ns {5 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLK_O: 1 CLK_I: 5 
    Primary reporting skew group after 'Reducing clock tree power 3':
      skew_group clk/syn_constraints: insertion delay [min=0.525, max=0.527, avg=0.526, sd=0.001], skew [0.002 vs 0.083], 100% {0.525, 0.527} (wid=0.008 ws=0.002) (gid=0.519 gs=0.000)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/syn_constraints: insertion delay [min=0.525, max=0.527, avg=0.526, sd=0.001], skew [0.002 vs 0.083], 100% {0.525, 0.527} (wid=0.008 ws=0.002) (gid=0.519 gs=0.000)
    Clock network insertion delays are now [0.525ns, 0.527ns] average 0.526ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=153.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=153.600um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.017pF, total=0.055pF
      wire lengths     : top=0.000um, trunk=229.400um, leaf=96.800um, total=326.200um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.100ns count=6 avg=0.034ns sd=0.033ns min=0.019ns max=0.100ns {5 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLK_O: 1 CLK_I: 5 
    Primary reporting skew group after 'Improving insertion delay':
      skew_group clk/syn_constraints: insertion delay [min=0.525, max=0.527, avg=0.526, sd=0.001], skew [0.002 vs 0.083], 100% {0.525, 0.527} (wid=0.008 ws=0.002) (gid=0.519 gs=0.000)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/syn_constraints: insertion delay [min=0.525, max=0.527, avg=0.526, sd=0.001], skew [0.002 vs 0.083], 100% {0.525, 0.527} (wid=0.008 ws=0.002) (gid=0.519 gs=0.000)
    Clock network insertion delays are now [0.525ns, 0.527ns] average 0.526ns std.dev 0.001ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Total capacitance is (rise=0.190pF fall=0.179pF), of which (rise=0.055pF fall=0.055pF) is wire, and (rise=0.135pF fall=0.124pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:00:25.6 mem=1034.3M) ***
Total net bbox length = 2.290e+03 (1.174e+03 1.117e+03) (ext = 9.276e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1034.3MB
Summary Report:
Instances move: 0 (out of 88 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.290e+03 (1.174e+03 1.117e+03) (ext = 9.276e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1034.3MB
*** Finished refinePlace (0:00:25.6 mem=1034.3M) ***
  Moved 0, flipped 0 and cell swapped 0 of 14 clock instance(s) during refinement.
  The largest move was 0 microns for .
  ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         7 (unrouted=7, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   102 (unrouted=20, trialRouted=82, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 7 nets for routing of which 7 have one or more fixed wires.
(ccopt eGR): Start to route 7 all nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] Read 0 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=88  numIgnoredNets=82
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 6 clock nets ( 6 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 6 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.408000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      MQ  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 243
[NR-eGR]     M2  (2V) length: 5.772000e+02um, number of vias: 302
[NR-eGR]     M3  (3H) length: 6.212000e+02um, number of vias: 15
[NR-eGR]     M4  (4V) length: 1.708000e+02um, number of vias: 0
[NR-eGR]     MQ  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.369200e+03um, number of vias: 560
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.288000e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 19
[NR-eGR]     M2  (2V) length: 2.920000e+01um, number of vias: 20
[NR-eGR]     M3  (3H) length: 1.296000e+02um, number of vias: 13
[NR-eGR]     M4  (4V) length: 1.700000e+02um, number of vias: 0
[NR-eGR]     MQ  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.288000e+02um, number of vias: 52
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 3.288000e+02um, number of vias: 52
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 975.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
        Early Global Route - eGR only step done. (took cpu=0:00:00.0 real=0:00:00.0)
Set FIXED routing status on 6 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:         7 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=6, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   102 (unrouted=20, trialRouted=82, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'mult_ver' of instances=128 and nets=109 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mult_ver.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 975.762M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for CORNER_ss_125:setup.late...
        Rebuilding timing graph...
        Rebuilding timing graph done.
        Clock tree timing engine global stage delay update for CORNER_ss_125:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
          cell areas       : b=153.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=153.600um^2
          cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
          sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
          wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.017pF, total=0.055pF
          wire lengths     : top=0.000um, trunk=230.200um, leaf=100.000um, total=330.200um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.033ns count=5 avg=0.020ns sd=0.002ns min=0.019ns max=0.023ns {3 <= 0.020ns, 2 <= 0.026ns, 0 <= 0.030ns, 0 <= 0.031ns, 0 <= 0.033ns}
          Trunk : target=0.100ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
          Leaf  : target=0.033ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {0 <= 0.020ns, 1 <= 0.026ns, 0 <= 0.029ns, 0 <= 0.031ns, 0 <= 0.033ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLK_O: 1 CLK_I: 5 
        Primary reporting skew group eGRPC initial state:
          skew_group clk/syn_constraints: insertion delay [min=0.524, max=0.525, avg=0.525, sd=0.001], skew [0.001 vs 0.083], 100% {0.524, 0.525} (wid=0.006 ws=0.001) (gid=0.519 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group clk/syn_constraints: insertion delay [min=0.524, max=0.525, avg=0.525, sd=0.001], skew [0.001 vs 0.083], 100% {0.524, 0.525} (wid=0.006 ws=0.001) (gid=0.519 gs=0.000)
        Clock network insertion delays are now [0.524ns, 0.525ns] average 0.525ns std.dev 0.001ns
        Moving buffers...
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
          cell areas       : b=153.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=153.600um^2
          cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
          sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
          wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.017pF, total=0.055pF
          wire lengths     : top=0.000um, trunk=230.200um, leaf=100.000um, total=330.200um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.033ns count=5 avg=0.020ns sd=0.002ns min=0.019ns max=0.023ns {3 <= 0.020ns, 2 <= 0.026ns, 0 <= 0.030ns, 0 <= 0.031ns, 0 <= 0.033ns}
          Trunk : target=0.100ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
          Leaf  : target=0.033ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {0 <= 0.020ns, 1 <= 0.026ns, 0 <= 0.029ns, 0 <= 0.031ns, 0 <= 0.033ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CLK_O: 1 CLK_I: 5 
        Primary reporting skew group eGRPC after moving buffers:
          skew_group clk/syn_constraints: insertion delay [min=0.524, max=0.525, avg=0.525, sd=0.001], skew [0.001 vs 0.083], 100% {0.524, 0.525} (wid=0.006 ws=0.001) (gid=0.519 gs=0.000)
        Skew group summary eGRPC after moving buffers:
          skew_group clk/syn_constraints: insertion delay [min=0.524, max=0.525, avg=0.525, sd=0.001], skew [0.001 vs 0.083], 100% {0.524, 0.525} (wid=0.006 ws=0.001) (gid=0.519 gs=0.000)
        Clock network insertion delays are now [0.524ns, 0.525ns] average 0.525ns std.dev 0.001ns
        Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 3 long paths. The largest offset applied was 0.000ns.
          
          
          Skew Group Offsets:
          
          -------------------------------------------------------------------------------------------------
          Skew Group             Num.     Num.       Offset        Max        Previous Max.    Current Max.
                                 Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          -------------------------------------------------------------------------------------------------
          clk/syn_constraints      8         3        37.500%      0.000ns       0.525ns         0.525ns
          -------------------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -----------------------------
          From (ns)    To (ns)    Count
          -----------------------------
          below         0.000       3
            0.000       0.005       0
          -----------------------------
          
          Mean=0.000ns Median=0.000ns Std.Dev=0.000ns
          
          
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
          Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...**WARN: (IMPCCOPT-2220):	CCOpt/PRO cannot construct a Route/RC graph for unrouted net 'clk'.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'clk'.
100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 6, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 6, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 5, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
          Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
          cell areas       : b=153.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=153.600um^2
          cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
          sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
          wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.017pF, total=0.055pF
          wire lengths     : top=0.000um, trunk=230.200um, leaf=100.000um, total=330.200um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.033ns count=5 avg=0.020ns sd=0.002ns min=0.019ns max=0.023ns {3 <= 0.020ns, 2 <= 0.026ns, 0 <= 0.030ns, 0 <= 0.031ns, 0 <= 0.033ns}
          Trunk : target=0.100ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
          Leaf  : target=0.033ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {0 <= 0.020ns, 1 <= 0.026ns, 0 <= 0.029ns, 0 <= 0.031ns, 0 <= 0.033ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CLK_O: 1 CLK_I: 5 
        Primary reporting skew group eGRPC after downsizing:
          skew_group clk/syn_constraints: insertion delay [min=0.524, max=0.525, avg=0.525, sd=0.001], skew [0.001 vs 0.083], 100% {0.524, 0.525} (wid=0.006 ws=0.001) (gid=0.519 gs=0.000)
        Skew group summary eGRPC after downsizing:
          skew_group clk/syn_constraints: insertion delay [min=0.524, max=0.525, avg=0.525, sd=0.001], skew [0.001 vs 0.083], 100% {0.524, 0.525} (wid=0.006 ws=0.001) (gid=0.519 gs=0.000)
        Clock network insertion delays are now [0.524ns, 0.525ns] average 0.525ns std.dev 0.001ns
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 7, tested: 7, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ---------------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
        ---------------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                  0
        trunk              0            0           0            0                    0                  0
        leaf               0            0           0            0                    0                  0
        ---------------------------------------------------------------------------------------------------------
        Total       -            -           -            -                           0 (100%)           0 (100%)
        ---------------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
          cell areas       : b=153.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=153.600um^2
          cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
          sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
          wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.017pF, total=0.055pF
          wire lengths     : top=0.000um, trunk=230.200um, leaf=100.000um, total=330.200um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.033ns count=5 avg=0.020ns sd=0.002ns min=0.019ns max=0.023ns {3 <= 0.020ns, 2 <= 0.026ns, 0 <= 0.030ns, 0 <= 0.031ns, 0 <= 0.033ns}
          Trunk : target=0.100ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
          Leaf  : target=0.033ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {0 <= 0.020ns, 1 <= 0.026ns, 0 <= 0.029ns, 0 <= 0.031ns, 0 <= 0.033ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CLK_O: 1 CLK_I: 5 
        Primary reporting skew group eGRPC after DRV fixing:
          skew_group clk/syn_constraints: insertion delay [min=0.524, max=0.525, avg=0.525, sd=0.001], skew [0.001 vs 0.083], 100% {0.524, 0.525} (wid=0.006 ws=0.001) (gid=0.519 gs=0.000)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk/syn_constraints: insertion delay [min=0.524, max=0.525, avg=0.525, sd=0.001], skew [0.001 vs 0.083], 100% {0.524, 0.525} (wid=0.006 ws=0.001) (gid=0.519 gs=0.000)
        Clock network insertion delays are now [0.524ns, 0.525ns] average 0.525ns std.dev 0.001ns
        Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 6 insts, 12 nets
        Rebuilding timing graph...
        Rebuilding timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
          cell areas       : b=153.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=153.600um^2
          cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
          sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
          wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.017pF, total=0.055pF
          wire lengths     : top=0.000um, trunk=230.200um, leaf=100.000um, total=330.200um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.033ns count=5 avg=0.020ns sd=0.002ns min=0.019ns max=0.023ns {3 <= 0.020ns, 2 <= 0.026ns, 0 <= 0.030ns, 0 <= 0.031ns, 0 <= 0.033ns}
          Trunk : target=0.100ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
          Leaf  : target=0.033ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {0 <= 0.020ns, 1 <= 0.026ns, 0 <= 0.029ns, 0 <= 0.031ns, 0 <= 0.033ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLK_O: 1 CLK_I: 5 
        Primary reporting skew group before routing clock trees:
          skew_group clk/syn_constraints: insertion delay [min=0.524, max=0.525, avg=0.525, sd=0.001], skew [0.001 vs 0.083], 100% {0.524, 0.525} (wid=0.006 ws=0.001) (gid=0.519 gs=0.000)
        Skew group summary before routing clock trees:
          skew_group clk/syn_constraints: insertion delay [min=0.524, max=0.525, avg=0.525, sd=0.001], skew [0.001 vs 0.083], 100% {0.524, 0.525} (wid=0.006 ws=0.001) (gid=0.519 gs=0.000)
        Clock network insertion delays are now [0.524ns, 0.525ns] average 0.525ns std.dev 0.001ns
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:00:25.7 mem=1059.2M) ***
Total net bbox length = 2.290e+03 (1.174e+03 1.117e+03) (ext = 9.276e+02)
Move report: Detail placement moves 16 insts, mean move: 4.20 um, max move: 8.80 um
	Max move on inst (mult_14/S1_2_0): (27.20, 0.00) --> (31.20, 4.80)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1059.2MB
Summary Report:
Instances move: 16 (out of 88 movable)
Instances flipped: 0
Mean displacement: 4.20 um
Max displacement: 8.80 um (Instance: mult_14/S1_2_0) (27.2, 0) -> (31.2, 4.8)
	Length: 21 sites, height: 1 rows, site name: CORE, cell type: ADDF_B
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 2.325e+03 (1.202e+03 1.122e+03) (ext = 9.372e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1059.2MB
*** Finished refinePlace (0:00:25.7 mem=1059.2M) ***
  Moved 1, flipped 1 and cell swapped 0 of 14 clock instance(s) during refinement.
  The largest move was 4.8 microns for c_reg[0].
  ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=6, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   102 (unrouted=20, trialRouted=82, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 7 nets for routing of which 7 have one or more fixed wires.
(ccopt eGR): Start to route 7 all nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] Read 0 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=88  numIgnoredNets=82
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 6 clock nets ( 6 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 6 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.360000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      MQ  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 243
[NR-eGR]     M2  (2V) length: 5.776000e+02um, number of vias: 302
[NR-eGR]     M3  (3H) length: 6.180000e+02um, number of vias: 16
[NR-eGR]     M4  (4V) length: 1.660000e+02um, number of vias: 0
[NR-eGR]     MQ  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.361600e+03um, number of vias: 561
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.212000e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 19
[NR-eGR]     M2  (2V) length: 2.960000e+01um, number of vias: 20
[NR-eGR]     M3  (3H) length: 1.264000e+02um, number of vias: 14
[NR-eGR]     M4  (4V) length: 1.652000e+02um, number of vias: 0
[NR-eGR]     MQ  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 3.212000e+02um, number of vias: 53
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 3.212000e+02um, number of vias: 53
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1011.5 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
Generated NR early global route guides for clocks to: /tmp/innovus_temp_224045_shell_G44895755_FRTjVZ/.rgfERk9m6
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.0 real=0:00:00.0)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 7 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 6 nets.
  Preferred NanoRoute mode settings: Current
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=02/17 22:36:14, mem=798.0M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Feb 17 22:36:14 2025
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[3] of net a[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[2] of net a[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[1] of net a[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[0] of net a[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[3] of net b[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[2] of net b[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[1] of net b[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[0] of net b[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[7] of net c[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[6] of net c[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[5] of net c[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[4] of net c[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[3] of net c[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[2] of net c[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[1] of net c[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[0] of net c[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_n of net rst_n because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
#Start routing data preparation on Mon Feb 17 22:36:14 2025
#
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.1600.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.1600.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.2000.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER MQ is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.2000.
#WARNING (NRDB-2078) The above via enclosure for LAYER MQ is not specified for width 0.4000.
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 
#WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M1 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
#WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M2 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
#WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M3 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
#WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M4 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.600.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.350 - 1.600] has 2 nets.
#Voltage range [0.000 - 1.600] has 106 nets.
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3600
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 829.51 (MB), peak = 862.41 (MB)
#Merging special wires...
#reading routing guides ......
#
#Finished routing data preparation on Mon Feb 17 22:36:14 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.09 (MB)
#Total memory = 829.73 (MB)
#Peak memory = 862.41 (MB)
#
#
#Start global routing on Mon Feb 17 22:36:14 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon Feb 17 22:36:14 2025
#
#Start routing resource analysis on Mon Feb 17 22:36:14 2025
#
#Routing resource analysis is done on Mon Feb 17 22:36:14 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H         120           0          72     6.94%
#  M2             V         138           0          72     0.00%
#  M3             H         120           0          72     0.00%
#  M4             V         138           0          72     0.00%
#  MQ             H          59           0          72     0.00%
#  --------------------------------------------------------------
#  Total                    575       0.00%         360     1.39%
#
#  7 nets (6.42%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Feb 17 22:36:14 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 830.00 (MB), peak = 862.41 (MB)
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 830.01 (MB), peak = 862.41 (MB)
#
#start global routing iteration 1...
#Initial_route: 0.00052
#Reroute: 0.00035
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 830.90 (MB), peak = 862.41 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 830.98 (MB), peak = 862.41 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 21 (skipped).
#Total number of selected nets for routing = 6.
#Total number of unselected nets (but routable) for routing = 82 (skipped).
#Total number of nets in the design = 109.
#
#82 skipped nets do not have any wires.
#6 routable nets have only global wires.
#6 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  6               0  
#------------------------------------------------
#        Total                  6               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  6              82  
#------------------------------------------------
#        Total                  6              82  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  MQ            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 313 um.
#Total half perimeter of net bounding box = 332 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 18 um.
#Total wire length on LAYER M3 = 127 um.
#Total wire length on LAYER M4 = 168 um.
#Total wire length on LAYER MQ = 0 um.
#Total number of vias = 49
#Up-Via Summary (total 49):
#           
#-----------------------
# M1                 19
# M2                 17
# M3                 13
#-----------------------
#                    49 
#
#Total number of involved priority nets 6
#Maximum src to sink distance for priority net 85.9
#Average of max src_to_sink distance for priority net 55.8
#Average of ave src_to_sink distance for priority net 52.2
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.83 (MB)
#Total memory = 831.57 (MB)
#Peak memory = 862.41 (MB)
#
#Finished global routing on Mon Feb 17 22:36:14 2025
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 831.18 (MB), peak = 862.41 (MB)
#Start Track Assignment.
#Done with 9 horizontal wires in 1 hboxes and 10 vertical wires in 1 hboxes.
#Done with 9 horizontal wires in 1 hboxes and 11 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 328 um.
#Total half perimeter of net bounding box = 332 um.
#Total wire length on LAYER M1 = 12 um.
#Total wire length on LAYER M2 = 23 um.
#Total wire length on LAYER M3 = 130 um.
#Total wire length on LAYER M4 = 162 um.
#Total wire length on LAYER MQ = 0 um.
#Total number of vias = 49
#Up-Via Summary (total 49):
#           
#-----------------------
# M1                 19
# M2                 17
# M3                 13
#-----------------------
#                    49 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 832.31 (MB), peak = 862.41 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 9.88 (MB)
#Total memory = 832.50 (MB)
#Peak memory = 862.41 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 860.01 (MB), peak = 862.41 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 314 um.
#Total half perimeter of net bounding box = 332 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 2 um.
#Total wire length on LAYER M3 = 124 um.
#Total wire length on LAYER M4 = 188 um.
#Total wire length on LAYER MQ = 0 um.
#Total number of vias = 56
#Up-Via Summary (total 56):
#           
#-----------------------
# M1                 19
# M2                 19
# M3                 18
#-----------------------
#                    56 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.38 (MB)
#Total memory = 835.88 (MB)
#Peak memory = 862.41 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.38 (MB)
#Total memory = 835.88 (MB)
#Peak memory = 862.41 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 48.71 (MB)
#Total memory = 846.76 (MB)
#Peak memory = 862.41 (MB)
#Number of warnings = 40
#Total number of warnings = 44
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Feb 17 22:36:14 2025
#
% End globalDetailRoute (date=02/17 22:36:14, total cpu=0:00:00.3, real=0:00:00.0, peak res=862.4M, current mem=846.9M)
        NanoRoute done. (took cpu=0:00:00.4 real=0:00:00.3)
      Clock detailed routing done.
Checking guided vs. routed lengths for 7 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
        0.000      10.000            1
       10.000      20.000            1
       20.000      30.000            0
       30.000      40.000            0
       40.000      50.000            2
       50.000      60.000            2
       60.000      70.000            0
       70.000      80.000            1
       80.000      90.000            0
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below       0.000            4
       0.000      1.000            3
      -------------------------------------
      

    Top 1 notable deviations of routed length from guided length
    =============================================================

    Net CTS_2 (9 terminals)
    Guided length:  max path =    80.000um, total =    96.199um
    Routed length:  max path =    78.400um, total =    93.000um
    Deviation:      max path =    -2.000%,  total =    -3.325%

Set FIXED routing status on 6 net(s)
Set FIXED placed status on 6 instance(s)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         7 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=6, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   102 (unrouted=102, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.


CCOpt: Starting congestion repair using flow wrapper.
    Congestion Repair...

Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] Read 0 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 66
[NR-eGR] Read numTotalNets=88  numIgnoredNets=6
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 82 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 82 net(s) in layer range [2, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.041600e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      MQ  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1053.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 243
[NR-eGR]     M2  (2V) length: 5.872000e+02um, number of vias: 311
[NR-eGR]     M3  (3H) length: 6.684000e+02um, number of vias: 20
[NR-eGR]     M4  (4V) length: 1.880000e+02um, number of vias: 0
[NR-eGR]     MQ  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.443600e+03um, number of vias: 574
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 1069.1M
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)

CCOpt: Done with congestion repair using flow wrapper.

Net route status summary:
  Clock:         7 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=6, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   102 (unrouted=20, trialRouted=82, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.4)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'mult_ver' of instances=128 and nets=109 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mult_ver.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1069.055M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for CORNER_ss_125:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for CORNER_ss_125:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
    cell areas       : b=153.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=153.600um^2
    cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
    sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
    wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.016pF, total=0.053pF
    wire lengths     : top=0.000um, trunk=226.200um, leaf=88.800um, total=315.000um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.033ns count=5 avg=0.020ns sd=0.002ns min=0.019ns max=0.023ns {3 <= 0.020ns, 2 <= 0.026ns, 0 <= 0.030ns, 0 <= 0.031ns, 0 <= 0.033ns}
    Trunk : target=0.100ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
    Leaf  : target=0.033ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {0 <= 0.020ns, 1 <= 0.026ns, 0 <= 0.029ns, 0 <= 0.031ns, 0 <= 0.033ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLK_O: 1 CLK_I: 5 
  Primary reporting skew group after routing clock trees:
    skew_group clk/syn_constraints: insertion delay [min=0.525, max=0.526, avg=0.525, sd=0.000], skew [0.001 vs 0.083], 100% {0.525, 0.526} (wid=0.007 ws=0.001) (gid=0.518 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group clk/syn_constraints: insertion delay [min=0.525, max=0.526, avg=0.525, sd=0.000], skew [0.001 vs 0.083], 100% {0.525, 0.526} (wid=0.007 ws=0.001) (gid=0.518 gs=0.000)
  Clock network insertion delays are now [0.525ns, 0.526ns] average 0.525ns std.dev 0.000ns
  CCOpt::Phase::Routing done. (took cpu=0:00:00.5 real=0:00:00.5)
  CCOpt::Phase::PostConditioning...
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 7, tested: 7, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=153.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=153.600um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.016pF, total=0.053pF
      wire lengths     : top=0.000um, trunk=226.200um, leaf=88.800um, total=315.000um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.033ns count=5 avg=0.020ns sd=0.002ns min=0.019ns max=0.023ns {3 <= 0.020ns, 2 <= 0.026ns, 0 <= 0.030ns, 0 <= 0.031ns, 0 <= 0.033ns}
      Trunk : target=0.100ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.033ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {0 <= 0.020ns, 1 <= 0.026ns, 0 <= 0.029ns, 0 <= 0.031ns, 0 <= 0.033ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CLK_O: 1 CLK_I: 5 
    Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
      skew_group clk/syn_constraints: insertion delay [min=0.525, max=0.526, avg=0.525, sd=0.000], skew [0.001 vs 0.083], 100% {0.525, 0.526} (wid=0.007 ws=0.001) (gid=0.518 gs=0.000)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk/syn_constraints: insertion delay [min=0.525, max=0.526, avg=0.525, sd=0.000], skew [0.001 vs 0.083], 100% {0.525, 0.526} (wid=0.007 ws=0.001) (gid=0.518 gs=0.000)
    Clock network insertion delays are now [0.525ns, 0.526ns] average 0.525ns std.dev 0.000ns
    Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 7, tested: 7, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=153.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=153.600um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.016pF, total=0.053pF
      wire lengths     : top=0.000um, trunk=226.200um, leaf=88.800um, total=315.000um
    Clock DAG net violations PostConditioning after DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.033ns count=5 avg=0.020ns sd=0.002ns min=0.019ns max=0.023ns {3 <= 0.020ns, 2 <= 0.026ns, 0 <= 0.030ns, 0 <= 0.031ns, 0 <= 0.033ns}
      Trunk : target=0.100ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.033ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {0 <= 0.020ns, 1 <= 0.026ns, 0 <= 0.029ns, 0 <= 0.031ns, 0 <= 0.033ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CLK_O: 1 CLK_I: 5 
    Primary reporting skew group PostConditioning after DRV fixing:
      skew_group clk/syn_constraints: insertion delay [min=0.525, max=0.526, avg=0.525, sd=0.000], skew [0.001 vs 0.083], 100% {0.525, 0.526} (wid=0.007 ws=0.001) (gid=0.518 gs=0.000)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk/syn_constraints: insertion delay [min=0.525, max=0.526, avg=0.525, sd=0.000], skew [0.001 vs 0.083], 100% {0.525, 0.526} (wid=0.007 ws=0.001) (gid=0.518 gs=0.000)
    Clock network insertion delays are now [0.525ns, 0.526ns] average 0.525ns std.dev 0.000ns
    Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    CCOpt-PostConditioning: nets considered: 7, nets tested: 7, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=153.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=153.600um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.016pF, total=0.053pF
      wire lengths     : top=0.000um, trunk=226.200um, leaf=88.800um, total=315.000um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.033ns count=5 avg=0.020ns sd=0.002ns min=0.019ns max=0.023ns {3 <= 0.020ns, 2 <= 0.026ns, 0 <= 0.030ns, 0 <= 0.031ns, 0 <= 0.033ns}
      Trunk : target=0.100ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.033ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {0 <= 0.020ns, 1 <= 0.026ns, 0 <= 0.029ns, 0 <= 0.031ns, 0 <= 0.033ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLK_O: 1 CLK_I: 5 
    Primary reporting skew group PostConditioning after re-buffering DRV fixing:
      skew_group clk/syn_constraints: insertion delay [min=0.525, max=0.526, avg=0.525, sd=0.000], skew [0.001 vs 0.083], 100% {0.525, 0.526} (wid=0.007 ws=0.001) (gid=0.518 gs=0.000)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/syn_constraints: insertion delay [min=0.525, max=0.526, avg=0.525, sd=0.000], skew [0.001 vs 0.083], 100% {0.525, 0.526} (wid=0.007 ws=0.001) (gid=0.518 gs=0.000)
    Clock network insertion delays are now [0.525ns, 0.526ns] average 0.525ns std.dev 0.000ns
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
      cell areas       : b=153.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=153.600um^2
      cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
      sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.016pF, total=0.053pF
      wire lengths     : top=0.000um, trunk=226.200um, leaf=88.800um, total=315.000um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.033ns count=5 avg=0.020ns sd=0.002ns min=0.019ns max=0.023ns {3 <= 0.020ns, 2 <= 0.026ns, 0 <= 0.030ns, 0 <= 0.031ns, 0 <= 0.033ns}
      Trunk : target=0.100ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.033ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {0 <= 0.020ns, 1 <= 0.026ns, 0 <= 0.029ns, 0 <= 0.031ns, 0 <= 0.033ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CLK_O: 1 CLK_I: 5 
    Primary reporting skew group PostConditioning after skew fixing by cell sizing:
      skew_group clk/syn_constraints: insertion delay [min=0.525, max=0.526, avg=0.525, sd=0.000], skew [0.001 vs 0.083], 100% {0.525, 0.526} (wid=0.007 ws=0.001) (gid=0.518 gs=0.000)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk/syn_constraints: insertion delay [min=0.525, max=0.526, avg=0.525, sd=0.000], skew [0.001 vs 0.083], 100% {0.525, 0.526} (wid=0.007 ws=0.001) (gid=0.518 gs=0.000)
    Clock network insertion delays are now [0.525ns, 0.526ns] average 0.525ns std.dev 0.000ns
    Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
    Set dirty flag on 0 insts, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=6, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   102 (unrouted=20, trialRouted=82, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for CORNER_ss_125:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for CORNER_ss_125:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
    cell areas       : b=153.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=153.600um^2
    cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
    sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
    wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.016pF, total=0.053pF
    wire lengths     : top=0.000um, trunk=226.200um, leaf=88.800um, total=315.000um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.033ns count=5 avg=0.020ns sd=0.002ns min=0.019ns max=0.023ns {3 <= 0.020ns, 2 <= 0.026ns, 0 <= 0.030ns, 0 <= 0.031ns, 0 <= 0.033ns}
    Trunk : target=0.100ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
    Leaf  : target=0.033ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {0 <= 0.020ns, 1 <= 0.026ns, 0 <= 0.029ns, 0 <= 0.031ns, 0 <= 0.033ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLK_O: 1 CLK_I: 5 
  Primary reporting skew group after post-conditioning:
    skew_group clk/syn_constraints: insertion delay [min=0.525, max=0.526, avg=0.525, sd=0.000], skew [0.001 vs 0.083], 100% {0.525, 0.526} (wid=0.007 ws=0.001) (gid=0.518 gs=0.000)
  Skew group summary after post-conditioning:
    skew_group clk/syn_constraints: insertion delay [min=0.525, max=0.526, avg=0.525, sd=0.000], skew [0.001 vs 0.083], 100% {0.525, 0.526} (wid=0.007 ws=0.001) (gid=0.518 gs=0.000)
  Clock network insertion delays are now [0.525ns, 0.526ns] average 0.525ns std.dev 0.000ns
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------------
  Cell type                     Count    Area       Capacitance
  -------------------------------------------------------------
  Buffers                         6      153.600       0.060
  Inverters                       0        0.000       0.000
  Integrated Clock Gates          0        0.000       0.000
  Non-Integrated Clock Gates      0        0.000       0.000
  Clock Logic                     0        0.000       0.000
  All                             6      153.600       0.060
  -------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      226.200
  Leaf        88.800
  Total      315.000
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.060    0.038    0.098
  Leaf     0.074    0.016    0.090
  Total    0.135    0.053    0.188
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
    8      0.074     0.009       0.000      0.009    0.009
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.033       5       0.020       0.002      0.019    0.023    {3 <= 0.020ns, 2 <= 0.026ns, 0 <= 0.030ns, 0 <= 0.031ns, 0 <= 0.033ns}         -
  Trunk       0.100       1       0.100       0.000      0.100    0.100    {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}         -
  Leaf        0.033       1       0.024       0.000      0.024    0.024    {0 <= 0.020ns, 1 <= 0.026ns, 0 <= 0.029ns, 0 <= 0.031ns, 0 <= 0.033ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  --------------------------------------
  Name     Type      Inst     Inst Area 
                     Count    (um^2)
  --------------------------------------
  CLK_O    buffer      1        57.600
  CLK_I    buffer      5        96.000
  --------------------------------------
  
  
  Primary reporting skew group summary at end of CTS:
  ===================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                 Skew Group             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  CORNER_ss_125:setup.late    clk/syn_constraints    0.525     0.526     0.001       0.083         0.001           0.001           0.525        0.000     100% {0.525, 0.526}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                 Skew Group             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  CORNER_ss_125:setup.late    clk/syn_constraints    0.525     0.526     0.001       0.083         0.001           0.001           0.525        0.000     100% {0.525, 0.526}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.525ns, 0.526ns] average 0.525ns std.dev 0.000ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
Connecting clock gate test enables...
Connecting clock gate test enables done.
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: mult_ver
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1129.66)
Total number of fetched objects 114
Total number of fetched objects 114
End delay calculation. (MEM=1178.36 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1178.36 CPU=0:00:00.0 REAL=0:00:00.0)
	Clock: clk, View: VIEW_ff_-55, Ideal Latency: 0.5, Propagated Latency: 0.257075
	 Executing: set_clock_latency -source -early -min -rise 0.242925 [get_pins clk]
	Clock: clk, View: VIEW_ff_-55, Ideal Latency: 0.5, Propagated Latency: 0.257075
	 Executing: set_clock_latency -source -late -min -rise 0.242925 [get_pins clk]
	Clock: clk, View: VIEW_ff_-55, Ideal Latency: 0.5, Propagated Latency: 0.273975
	 Executing: set_clock_latency -source -early -min -fall 0.226025 [get_pins clk]
	Clock: clk, View: VIEW_ff_-55, Ideal Latency: 0.5, Propagated Latency: 0.273975
	 Executing: set_clock_latency -source -late -min -fall 0.226025 [get_pins clk]
	Clock: clk, View: VIEW_ff_-55, Ideal Latency: 0.5, Propagated Latency: 0.257075
	 Executing: set_clock_latency -source -early -max -rise 0.242925 [get_pins clk]
	Clock: clk, View: VIEW_ff_-55, Ideal Latency: 0.5, Propagated Latency: 0.257075
	 Executing: set_clock_latency -source -late -max -rise 0.242925 [get_pins clk]
	Clock: clk, View: VIEW_ff_-55, Ideal Latency: 0.5, Propagated Latency: 0.273975
	 Executing: set_clock_latency -source -early -max -fall 0.226025 [get_pins clk]
	Clock: clk, View: VIEW_ff_-55, Ideal Latency: 0.5, Propagated Latency: 0.273975
	 Executing: set_clock_latency -source -late -max -fall 0.226025 [get_pins clk]
	Clock: clk, View: VIEW_ss_125, Ideal Latency: 0.5, Propagated Latency: 0.521594
	 Executing: set_clock_latency -source -early -min -rise -0.0215937 [get_pins clk]
	Clock: clk, View: VIEW_ss_125, Ideal Latency: 0.5, Propagated Latency: 0.521594
	 Executing: set_clock_latency -source -late -min -rise -0.0215937 [get_pins clk]
	Clock: clk, View: VIEW_ss_125, Ideal Latency: 0.5, Propagated Latency: 0.434444
	 Executing: set_clock_latency -source -early -min -fall 0.0655563 [get_pins clk]
	Clock: clk, View: VIEW_ss_125, Ideal Latency: 0.5, Propagated Latency: 0.434444
	 Executing: set_clock_latency -source -late -min -fall 0.0655563 [get_pins clk]
	Clock: clk, View: VIEW_ss_125, Ideal Latency: 0.5, Propagated Latency: 0.521594
	 Executing: set_clock_latency -source -early -max -rise -0.0215937 [get_pins clk]
	Clock: clk, View: VIEW_ss_125, Ideal Latency: 0.5, Propagated Latency: 0.521594
	 Executing: set_clock_latency -source -late -max -rise -0.0215937 [get_pins clk]
	Clock: clk, View: VIEW_ss_125, Ideal Latency: 0.5, Propagated Latency: 0.434444
	 Executing: set_clock_latency -source -early -max -fall 0.0655563 [get_pins clk]
	Clock: clk, View: VIEW_ss_125, Ideal Latency: 0.5, Propagated Latency: 0.434444
	 Executing: set_clock_latency -source -late -max -fall 0.0655563 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.2 real=0:00:00.2)
Clock DAG stats after update timingGraph:
  cell counts      : b=6, i=0, icg=0, nicg=0, l=0, total=6
  cell areas       : b=153.600um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=153.600um^2
  cell capacitance : b=0.060pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.060pF
  sink capacitance : count=8, total=0.074pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
  wire capacitance : top=0.000pF, trunk=0.038pF, leaf=0.016pF, total=0.053pF
  wire lengths     : top=0.000um, trunk=226.200um, leaf=88.800um, total=315.000um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.033ns count=5 avg=0.020ns sd=0.002ns min=0.019ns max=0.023ns {3 <= 0.020ns, 2 <= 0.026ns, 0 <= 0.030ns, 0 <= 0.031ns, 0 <= 0.033ns}
  Trunk : target=0.100ns count=1 avg=0.100ns sd=0.000ns min=0.100ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
  Leaf  : target=0.033ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {0 <= 0.020ns, 1 <= 0.026ns, 0 <= 0.029ns, 0 <= 0.031ns, 0 <= 0.033ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLK_O: 1 CLK_I: 5 
Primary reporting skew group after update timingGraph:
  skew_group clk/syn_constraints: insertion delay [min=0.525, max=0.526, avg=0.525, sd=0.000], skew [0.001 vs 0.083], 100% {0.525, 0.526} (wid=0.007 ws=0.001) (gid=0.518 gs=0.000)
Skew group summary after update timingGraph:
  skew_group clk/syn_constraints: insertion delay [min=0.525, max=0.526, avg=0.525, sd=0.000], skew [0.001 vs 0.083], 100% {0.525, 0.526} (wid=0.007 ws=0.001) (gid=0.518 gs=0.000)
Clock network insertion delays are now [0.525ns, 0.526ns] average 0.525ns std.dev 0.000ns
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.2 real=0:00:00.2)
Runtime done. (took cpu=0:00:02.3 real=0:00:02.3)
Runtime Summary
===============
Clock Runtime:  (63%) Core CTS           1.35 (Init 0.73, Construction 0.19, Implementation 0.19, eGRPC 0.11, PostConditioning 0.07, Other 0.06)
Clock Runtime:  (24%) CTS services       0.53 (RefinePlace 0.10, EarlyGlobalClock 0.06, NanoRoute 0.33, ExtractRC 0.04)
Clock Runtime:  (12%) Other CTS          0.26 (Init 0.02, CongRepair 0.07, TimingUpdate 0.17, Other 0.00)
Clock Runtime: (100%) Total              2.15

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**WARN: (IMPOPT-576):	18 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	a[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	a[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	a[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	a[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	b[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	b[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	b[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	b[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 835.0M, totSessionCpu=0:00:27 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1056.9M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: mult_ver
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1161.95)
Total number of fetched objects 114
End delay calculation. (MEM=1161.95 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1161.95 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:27.8 mem=1161.9M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 VIEW_ss_125 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.326  |   N/A   |  5.326  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   24    |   N/A   |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.169   |      8 (8)       |
|   max_tran     |      8 (8)       |   -0.242   |      8 (8)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.440%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 901.2M, totSessionCpu=0:00:28 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1120.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1120.1M) ***
*** Starting optimizing excluded clock nets MEM= 1120.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1120.1M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt DRV Optimization
Info: 6 nets with fixed/cover wires excluded.
Info: 7 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     8|     8|    -0.25|     8|     8|    -0.18|     0|     0|     0|     0|     5.33|     0.00|       0|       0|       0|  69.44|          |         |
|     8|     8|    -0.25|     8|     8|    -0.18|     0|     0|     0|     0|     5.33|     0.00|       0|       0|       0|  69.44| 0:00:00.0|  1166.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 7 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 8 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1166.3M) ***

End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=1125.3M)                             
------------------------------------------------------------

Setup views included:
 VIEW_ss_125 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.326  |   N/A   |  5.326  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   24    |   N/A   |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.169   |      8 (8)       |
|   max_tran     |      8 (8)       |   -0.242   |      8 (8)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.440%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 909.7M, totSessionCpu=0:00:30 **

Active setup views:
 VIEW_ss_125
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 6 nets with fixed/cover wires excluded.
Info: 7 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
BUFFER_E BUFFER_D BUFFER_H BUFFER_F BUFFER_J BUFFER_I BUFFER_L BUFFER_K BUFFER_M BUFFER_N BUFFER_O 
Number of usable buffer cells above: 11
Reclaim Optimization WNS Slack 0.043  TNS Slack 0.000 Density 69.44
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    69.44%|        -|   0.043|   0.000|   0:00:00.0| 1160.3M|
|    69.44%|        0|   0.043|   0.000|   0:00:00.0| 1180.4M|
|    69.44%|        0|   0.043|   0.000|   0:00:00.0| 1180.4M|
|    69.44%|        0|   0.043|   0.000|   0:00:00.0| 1181.4M|
|    65.04%|       23|   0.043|   0.000|   0:00:00.0| 1202.5M|
|    63.12%|        8|   0.043|   0.000|   0:00:00.0| 1202.5M|
|    62.72%|        1|   0.043|   0.000|   0:00:00.0| 1202.5M|
|    62.72%|        0|   0.043|   0.000|   0:00:00.0| 1202.5M|
|    62.72%|        0|   0.043|   0.000|   0:00:00.0| 1202.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.043  TNS Slack 0.000 Density 62.72
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 7 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
*** Starting refinePlace (0:00:30.9 mem=1202.5M) ***
Total net bbox length = 2.342e+03 (1.224e+03 1.118e+03) (ext = 9.364e+02)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 128 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1202.5MB
Summary Report:
Instances move: 0 (out of 82 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.342e+03 (1.224e+03 1.118e+03) (ext = 9.364e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1202.5MB
*** Finished refinePlace (0:00:30.9 mem=1202.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1202.5M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1202.5M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1129.27M, totSessionCpu=0:00:31).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] Read 0 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 66
[NR-eGR] Read numTotalNets=88  numIgnoredNets=6
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 82 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 82 net(s) in layer range [2, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.084800e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      MQ  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 245
[NR-eGR]     M2  (2V) length: 5.912000e+02um, number of vias: 315
[NR-eGR]     M3  (3H) length: 6.964000e+02um, number of vias: 22
[NR-eGR]     M4  (4V) length: 1.890000e+02um, number of vias: 0
[NR-eGR]     MQ  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.476600e+03um, number of vias: 582
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1094.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
Extraction called for design 'mult_ver' of instances=128 and nets=109 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mult_ver.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1094.258M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: mult_ver
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1121.48)
Total number of fetched objects 114
End delay calculation. (MEM=1169.18 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1169.18 CPU=0:00:00.1 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 6 nets with fixed/cover wires excluded.
Info: 7 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     8|     8|    -0.25|     9|     9|    -0.18|     0|     0|     0|     0|     5.31|     0.00|       0|       0|       0|  62.72|          |         |
|     8|     8|    -0.25|     8|     8|    -0.18|     0|     0|     0|     0|     5.31|     0.00|       0|       0|       1|  62.72| 0:00:00.0|  1207.3M|
|     8|     8|    -0.25|     8|     8|    -0.18|     0|     0|     0|     0|     5.31|     0.00|       0|       0|       0|  62.72| 0:00:00.0|  1207.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 7 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 8 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1207.3M) ***

*** Starting refinePlace (0:00:31.5 mem=1223.3M) ***
Total net bbox length = 2.342e+03 (1.224e+03 1.118e+03) (ext = 9.364e+02)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 128 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1223.3MB
Summary Report:
Instances move: 0 (out of 82 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.342e+03 (1.224e+03 1.118e+03) (ext = 9.364e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1223.3MB
*** Finished refinePlace (0:00:31.5 mem=1223.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1223.3M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1223.3M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 17.925%; Threshold: 100; Threshold for Hold: 100
Re-routed 17 nets
Extraction called for design 'mult_ver' of instances=128 and nets=109 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mult_ver.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1144.750M)
#################################################################################
# Design Stage: PreRoute
# Design Name: mult_ver
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1144.75)
Total number of fetched objects 114
End delay calculation. (MEM=1182.91 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1182.91 CPU=0:00:00.1 REAL=0:00:00.0)

Active setup views:
 VIEW_ss_125
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'mult_ver' of instances=128 and nets=109 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mult_ver.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1101.961M)
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] Read 0 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 66
[NR-eGR] Read numTotalNets=88  numIgnoredNets=6
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 82 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 82 net(s) in layer range [2, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.084800e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      MQ  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1102.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.00 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: mult_ver
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1126.67)
Total number of fetched objects 114
End delay calculation. (MEM=1174.37 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1174.37 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:31.9 mem=1174.4M)
Reported timing to dir ../reports/mult_ver/CTS
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 913.3M, totSessionCpu=0:00:32 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 VIEW_ss_125 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.311  |   N/A   |  5.311  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   24    |   N/A   |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.169   |      8 (8)       |
|   max_tran     |      8 (8)       |   -0.242   |      8 (8)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.720%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 913.5M, totSessionCpu=0:00:32 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-5140           2  Global net connect rules have not been c...
WARNING   IMPSP-315            2  Found %d instances insts with no PG Term...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665          18  %s : Net has unplaced terms or is connec...
WARNING   IMPCCOPT-1041        2  The source_output_max_trans is set for %...
WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
WARNING   IMPCCOPT-2220        1  CCOpt/PRO cannot construct a Route/RC gr...
WARNING   IMPCCOPT-2245        1  Cannot perform post-route optimization o...
WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
*** Message Summary: 39 warning(s), 0 error(s)

#% End ccopt_design (date=02/17 22:36:22, total cpu=0:00:07.8, real=0:00:10.0, peak res=921.4M, current mem=913.5M)
<CMD> saveDesign saves/mult_ver_cts
#% Begin save design ... (date=02/17 22:36:22, mem=913.5M)
% Begin Save ccopt configuration ... (date=02/17 22:36:22, mem=913.5M)
% End Save ccopt configuration ... (date=02/17 22:36:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=913.8M, current mem=913.8M)
% Begin Save netlist data ... (date=02/17 22:36:22, mem=913.8M)
Writing Binary DB to saves/mult_ver_cts.dat/mult_ver.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/17 22:36:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=913.8M, current mem=913.8M)
Saving congestion map file saves/mult_ver_cts.dat/mult_ver.route.congmap.gz ...
% Begin Save AAE data ... (date=02/17 22:36:22, mem=913.8M)
Saving AAE Data ...
% End Save AAE data ... (date=02/17 22:36:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=913.8M, current mem=913.8M)
% Begin Save clock tree data ... (date=02/17 22:36:22, mem=914.0M)
% End Save clock tree data ... (date=02/17 22:36:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=914.0M, current mem=914.0M)
Saving preference file saves/mult_ver_cts.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=02/17 22:36:22, mem=914.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/17 22:36:23, total cpu=0:00:00.0, real=0:00:01.0, peak res=914.0M, current mem=914.0M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/17 22:36:23, mem=914.0M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=02/17 22:36:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=914.0M, current mem=914.0M)
% Begin Save routing data ... (date=02/17 22:36:23, mem=914.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1129.7M) ***
% End Save routing data ... (date=02/17 22:36:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=914.0M, current mem=914.0M)
Saving property file saves/mult_ver_cts.dat/mult_ver.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1129.7M) ***
#Saving pin access data to file saves/mult_ver_cts.dat/mult_ver.apa ...
#
% Begin Save power constraints data ... (date=02/17 22:36:23, mem=914.1M)
% End Save power constraints data ... (date=02/17 22:36:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=914.1M, current mem=914.1M)
Saving rc congestion map saves/mult_ver_cts.dat/mult_ver.congmap.gz ...
RC_min RC_max
RC_min RC_max
RC_min RC_max
RC_min RC_max
RC_min RC_max
Generated self-contained design mult_ver_cts.dat
#% End save design ... (date=02/17 22:36:23, total cpu=0:00:00.5, real=0:00:01.0, peak res=914.1M, current mem=870.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> update_constraint_mode \
    -name syn_constraints \
    -sdc_files {../constraints/program_counter_postcts.sdc}
**ERROR: (TCLCMD-989):	cannot open SDC file '../constraints/program_counter_postcts.sdc' for mode 'syn_constraints'

<CMD> optDesign -postCTS -hold -outDir ../reports/mult_ver/postCTS_opt_timing
**WARN: (IMPOPT-576):	18 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	a[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	a[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	a[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	a[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	b[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	b[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	b[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	b[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 874.5M, totSessionCpu=0:00:34 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1109.8M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:33.8 mem=1109.8M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
#################################################################################
# Design Stage: PreRoute
# Design Name: mult_ver
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0.8125)
*** Calculating scaling factor for LIB_ff_-55 libraries using the default operating condition of each library.
Total number of fetched objects 114
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)

Active hold views:
 VIEW_ff_-55
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:00.2/0:00:00.0 (0.0), mem = 0.0M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:34.8 mem=1111.8M ***
Restoring Auto Hold Views:  VIEW_ff_-55
Restoring Hold Target Slack: 0

*Info: minBufDelay = 48.6 ps, libStdDelay = 21.5 ps, minBufSize = 9600000 (5.0)
*Info: worst delay setup view: VIEW_ss_125

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 VIEW_ss_125
Hold  views included:
 VIEW_ff_-55

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.311  |   N/A   |  5.311  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   24    |   N/A   |   24    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.296  |   N/A   |  2.296  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   16    |   N/A   |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.169   |      8 (8)       |
|   max_tran     |      8 (8)       |   -0.242   |      8 (8)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.720%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 876.7M, totSessionCpu=0:00:36 **
*info: Run optDesign holdfix with 1 thread.
Info: 6 nets with fixed/cover wires excluded.
Info: 7 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch


Active setup views:
 VIEW_ss_125
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1148.9 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] Read 0 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 66
[NR-eGR] Read numTotalNets=88  numIgnoredNets=6
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 82 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 82 net(s) in layer range [2, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.084800e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      MQ  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1148.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ../reports/mult_ver/postCTS_opt_timing
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 916.0M, totSessionCpu=0:00:36 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
#################################################################################
# Design Stage: PreRoute
# Design Name: mult_ver
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0.890625)
*** Calculating scaling factor for LIB_ff_-55 libraries using the default operating condition of each library.
Total number of fetched objects 114
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:00.2/0:00:00.0 (0.0), mem = 0.0M

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 VIEW_ss_125 
Hold  views included:
 VIEW_ff_-55

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.311  |   N/A   |  5.311  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   24    |   N/A   |   24    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.296  |   N/A   |  2.296  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   16    |   N/A   |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.169   |      8 (8)       |
|   max_tran     |      8 (8)       |   -0.242   |      8 (8)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.720%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:04, mem = 916.1M, totSessionCpu=0:00:36 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> timeDesign -postCTS -numPaths 10 -prefix postCTS -outDIR ../reports/mult_ver/postCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1108.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 VIEW_ss_125 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.311  |   N/A   |  5.311  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   24    |   N/A   |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.169   |      8 (8)       |
|   max_tran     |      8 (8)       |   -0.242   |      8 (8)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.720%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ../reports/mult_ver/postCTS
Total CPU time: 0.1 sec
Total Real time: 1.0 sec
Total Memory Usage: 1108.921875 Mbytes
<CMD> timeDesign -postCTS -hold -numPaths 10 -prefix postCTS_hold -outDIR ../reports/mult_ver/postCTS_hold
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1075.7M)
#################################################################################
# Design Stage: PreRoute
# Design Name: mult_ver
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1108.16)
*** Calculating scaling factor for LIB_ff_-55 libraries using the default operating condition of each library.
Total number of fetched objects 114
End delay calculation. (MEM=1155.86 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1155.86 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:36.2 mem=1155.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 VIEW_ff_-55 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.296  |   N/A   |  2.296  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   16    |   N/A   |   16    |
+--------------------+---------+---------+---------+

Density: 62.720%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ../reports/mult_ver/postCTS_hold
Total CPU time: 0.19 sec
Total Real time: 0.0 sec
Total Memory Usage: 1077.429688 Mbytes
<CMD> saveDesign saves/mult_ver_postcts
#% Begin save design ... (date=02/17 22:36:30, mem=831.9M)
% Begin Save ccopt configuration ... (date=02/17 22:36:30, mem=831.9M)
% End Save ccopt configuration ... (date=02/17 22:36:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=832.2M, current mem=832.2M)
% Begin Save netlist data ... (date=02/17 22:36:30, mem=832.2M)
Writing Binary DB to saves/mult_ver_postcts.dat/mult_ver.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/17 22:36:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=834.3M, current mem=834.3M)
Saving congestion map file saves/mult_ver_postcts.dat/mult_ver.route.congmap.gz ...
% Begin Save AAE data ... (date=02/17 22:36:31, mem=834.3M)
Saving AAE Data ...
% End Save AAE data ... (date=02/17 22:36:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=834.3M, current mem=834.3M)
% Begin Save clock tree data ... (date=02/17 22:36:31, mem=834.3M)
% End Save clock tree data ... (date=02/17 22:36:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=834.3M, current mem=834.3M)
Saving preference file saves/mult_ver_postcts.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=02/17 22:36:31, mem=834.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/17 22:36:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=834.3M, current mem=834.3M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/17 22:36:31, mem=834.3M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=02/17 22:36:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=834.3M, current mem=834.3M)
% Begin Save routing data ... (date=02/17 22:36:31, mem=834.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1083.4M) ***
% End Save routing data ... (date=02/17 22:36:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=835.3M, current mem=835.3M)
Saving property file saves/mult_ver_postcts.dat/mult_ver.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1083.4M) ***
#Saving pin access data to file saves/mult_ver_postcts.dat/mult_ver.apa ...
#
% Begin Save power constraints data ... (date=02/17 22:36:31, mem=835.3M)
% End Save power constraints data ... (date=02/17 22:36:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=835.3M, current mem=835.3M)
Saving rc congestion map saves/mult_ver_postcts.dat/mult_ver.congmap.gz ...
RC_min RC_max
RC_min RC_max
RC_min RC_max
RC_min RC_max
RC_min RC_max
Generated self-contained design mult_ver_postcts.dat
#% End save design ... (date=02/17 22:36:32, total cpu=0:00:00.5, real=0:00:02.0, peak res=835.3M, current mem=832.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> routeDesign
#% Begin routeDesign (date=02/17 22:36:32, mem=832.1M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 832.15 (MB), peak = 921.41 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1071.4M, init mem=1071.4M)
*info: Placed = 128            (Fixed = 46)
*info: Unplaced = 0           
Placement Density:62.72%(1505/2400)
Placement Density (including fixed std cells):65.99%(1736/2630)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1071.4M)
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (6) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1071.4M) ***
#ROUTE-DESIGN-CMD: N5-process: 0 [db_process_node=]
#Start route 7 clock nets...
% Begin globalDetailRoute (date=02/17 22:36:32, mem=832.2M)

globalDetailRoute

#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Mon Feb 17 22:36:32 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[3] of net a[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[2] of net a[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[1] of net a[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[0] of net a[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[3] of net b[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[2] of net b[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[1] of net b[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[0] of net b[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[7] of net c[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[6] of net c[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[5] of net c[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[4] of net c[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[3] of net c[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[2] of net c[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[1] of net c[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[0] of net c[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_n of net rst_n because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
#Start routing data preparation on Mon Feb 17 22:36:32 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.600.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.350 - 1.600] has 2 nets.
#Voltage range [0.000 - 1.600] has 106 nets.
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3600
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 836.59 (MB), peak = 921.41 (MB)
#Merging special wires...
#
#Finished routing data preparation on Mon Feb 17 22:36:32 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.86 (MB)
#Total memory = 836.59 (MB)
#Peak memory = 921.41 (MB)
#
#
#Start global routing on Mon Feb 17 22:36:32 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.92 (MB)
#Total memory = 836.59 (MB)
#Peak memory = 921.41 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#31 out of 128 instances (24.2%) need to be verified(marked ipoed), dirty area = 14.4%.
#99.0% of the total area is being checked for drcs
#99.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 843.87 (MB), peak = 921.41 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 314 um.
#Total half perimeter of net bounding box = 332 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 2 um.
#Total wire length on LAYER M3 = 124 um.
#Total wire length on LAYER M4 = 188 um.
#Total wire length on LAYER MQ = 0 um.
#Total number of vias = 56
#Up-Via Summary (total 56):
#           
#-----------------------
# M1                 19
# M2                 19
# M3                 18
#-----------------------
#                    56 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.77 (MB)
#Total memory = 837.36 (MB)
#Peak memory = 921.41 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.77 (MB)
#Total memory = 837.36 (MB)
#Peak memory = 921.41 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.66 (MB)
#Total memory = 836.87 (MB)
#Peak memory = 921.41 (MB)
#Number of warnings = 20
#Total number of warnings = 66
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Feb 17 22:36:32 2025
#
% End globalDetailRoute (date=02/17 22:36:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=836.9M, current mem=836.9M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=02/17 22:36:32, mem=836.9M)

globalDetailRoute

#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Mon Feb 17 22:36:32 2025
#
#Generating timing data, please wait...
#106 total nets, 6 already routed, 6 will ignore in trialRoute
#Reporting timing...
Total number of fetched objects 114
End delay calculation. (MEM=1155.29 CPU=0:00:00.0 REAL=0:00:00.0)
#Normalized TNS: 1000.00 10.00 0.00 0.00 0.00 0.00
#Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 883.09 (MB), peak = 921.41 (MB)
#Library Standard Delay: 21.50ps
#Slack threshold: 43.00ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 883.33 (MB), peak = 921.41 (MB)
#Use bna from skp: 0
#Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 885.41 (MB), peak = 921.41 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 889.45 (MB), peak = 921.41 (MB)
#Current view: VIEW_ss_125 
mult_ver
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 834.48 (MB), peak = 921.41 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[3] of net a[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[2] of net a[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[1] of net a[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[0] of net a[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[3] of net b[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[2] of net b[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[1] of net b[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[0] of net b[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[7] of net c[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[6] of net c[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[5] of net c[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[4] of net c[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[3] of net c[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[2] of net c[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[1] of net c[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[0] of net c[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_n of net rst_n because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
#Start routing data preparation on Mon Feb 17 22:36:34 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.600.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.350 - 1.600] has 2 nets.
#Voltage range [0.000 - 1.600] has 106 nets.
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3600
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 838.89 (MB), peak = 921.41 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration
#
#--------------------------------------------------------
# Summary of active signal nets routing constraints
#  Avoid Detour             : 0
#  Max Expansion Ratio      : 0
#  Cell-based Stacking Via  : 0
#  Inst-based Stacking Via  : 0
#  Prefer Extra Space       : 0
#  Prefer Multi-cut Via     : 0
#  S2s Control              : 0
#  Preferred Layer Effort   : 0
#  Bottom Preferred Layer
#
#--------------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 838.91 (MB), peak = 921.41 (MB)
#Merging special wires...
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '206' on M1. As a result, an RC of wire width '160' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '280' on M2. As a result, an RC of wire width '200' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '280' on M3. As a result, an RC of wire width '200' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '280' on M4. As a result, an RC of wire width '200' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '510' on M5. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
#
#Finished routing data preparation on Mon Feb 17 22:36:34 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 838.91 (MB)
#Peak memory = 921.41 (MB)
#
#
#Start global routing on Mon Feb 17 22:36:34 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon Feb 17 22:36:34 2025
#
#Start routing resource analysis on Mon Feb 17 22:36:34 2025
#
#Routing resource analysis is done on Mon Feb 17 22:36:34 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H         120           0          72     8.33%
#  M2             V         138           0          72     0.00%
#  M3             H         120           0          72     0.00%
#  M4             V         138           0          72     0.00%
#  MQ             H          59           0          72     0.00%
#  --------------------------------------------------------------
#  Total                    575       0.00%         360     1.67%
#
#  7 nets (6.42%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Mon Feb 17 22:36:34 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 838.95 (MB), peak = 921.41 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 838.95 (MB), peak = 921.41 (MB)
#
#Skip 1/2 round for no nets in the round...
#Route nets in 2/2 round...
#start global routing iteration 1...
#Initial_route: 0.00158
#Reroute: 0.00009
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 839.16 (MB), peak = 921.41 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 839.16 (MB), peak = 921.41 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 21 (skipped).
#Total number of routable nets = 88.
#Total number of nets in the design = 109.
#
#82 routable nets have only global wires.
#6 routable nets have only detail routed wires.
#6 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              82  
#-----------------------------
#        Total              82  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  6              82  
#------------------------------------------------
#        Total                  6              82  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  MQ            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |          0.00 |          0.00 |
[hotspot] |    M2(V)   |          0.00 |          0.00 |
[hotspot] |    M3(H)   |          0.00 |          0.00 |
[hotspot] |    M4(V)   |          0.00 |          0.00 |
[hotspot] |    MQ(H)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 1293 um.
#Total half perimeter of net bounding box = 1785 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 500 um.
#Total wire length on LAYER M3 = 605 um.
#Total wire length on LAYER M4 = 188 um.
#Total wire length on LAYER MQ = 0 um.
#Total number of vias = 380
#Up-Via Summary (total 380):
#           
#-----------------------
# M1                232
# M2                130
# M3                 18
#-----------------------
#                   380 
#
#Total number of involved regular nets 10
#Maximum src to sink distance  50.8
#Average of max src_to_sink distance  33.8
#Average of ave src_to_sink distance  25.0
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.05 (MB)
#Total memory = 839.98 (MB)
#Peak memory = 921.41 (MB)
#
#Finished global routing on Mon Feb 17 22:36:34 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 839.68 (MB), peak = 921.41 (MB)
#Start Track Assignment.
#Done with 67 horizontal wires in 1 hboxes and 69 vertical wires in 1 hboxes.
#Done with 8 horizontal wires in 1 hboxes and 10 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1             0.00 	  0.00%  	  0.00% 	  0.00%
# M2           492.09 	  0.00%  	  0.00% 	  0.00%
# M3           467.34 	  0.00%  	  0.00% 	  0.00%
# M4             0.00 	  0.00%  	  0.00% 	  0.00%
# MQ             0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All         959.43  	  0.00% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 1385 um.
#Total half perimeter of net bounding box = 1785 um.
#Total wire length on LAYER M1 = 77 um.
#Total wire length on LAYER M2 = 491 um.
#Total wire length on LAYER M3 = 630 um.
#Total wire length on LAYER M4 = 188 um.
#Total wire length on LAYER MQ = 0 um.
#Total number of vias = 380
#Up-Via Summary (total 380):
#           
#-----------------------
# M1                232
# M2                130
# M3                 18
#-----------------------
#                   380 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 839.94 (MB), peak = 921.41 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#Reporting timing...
Reading RCDB with compressed RC data.
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 114
AAE_INFO-618: Total number of nets in the design is 109,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1257.36 CPU=0:00:00.0 REAL=0:00:00.0)
Glitch Analysis: View VIEW_ss_125 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View VIEW_ss_125 -- Total Number of Nets Analyzed = 114. 
Total number of fetched objects 114
AAE_INFO-618: Total number of nets in the design is 109,  10.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1233.4 CPU=0:00:00.0 REAL=0:00:00.0)
#Normalized TNS: 1000.00 10.00 0.00 0.00 0.00 0.00
#Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 936.60 (MB), peak = 962.08 (MB)
#Library Standard Delay: 21.50ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 936.50 (MB), peak = 962.08 (MB)
#Use bna from skp: 0
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 936.50 (MB), peak = 962.08 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = 6.787775 (late)
*** writeDesignTiming (0:00:00.0) ***
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 938.62 (MB), peak = 962.08 (MB)
Un-suppress "**WARN ..." messages.
Current (total cpu=0:00:46.0, real=0:01:12, peak res=962.1M, current mem=883.3M)
mult_ver
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=891.3M, current mem=891.3M)
Current (total cpu=0:00:46.1, real=0:01:12, peak res=962.1M, current mem=891.3M)
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 88
-cppr none
-SIAware false
AAE DB initialization (MEM=1147.71 CPU=0:00:00.1 REAL=0:00:00.0) 
-combine_mmmc early_late_corner
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#--------------------------------------------------------
# Summary of active signal nets routing constraints
#  Avoid Detour             : 0
#  Max Expansion Ratio      : 0
#  Cell-based Stacking Via  : 0
#  Inst-based Stacking Via  : 0
#  Prefer Extra Space       : 0
#  Prefer Multi-cut Via     : 0
#  S2s Control              : 0
#  Preferred Layer Effort   : 0
#  Bottom Preferred Layer
#
#--------------------------------------------------------
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 888.21 (MB), peak = 962.08 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 88
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1             0.00 	  0.00%  	  0.00% 	  0.00%
# M2           491.70 	  0.00%  	  0.00% 	  0.00%
# M3           467.34 	  0.00%  	  0.00% 	  0.00%
# M4             0.00 	  0.00%  	  0.00% 	  0.00%
# MQ             0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All         959.04  	  0.00% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 1387 um.
#Total half perimeter of net bounding box = 1785 um.
#Total wire length on LAYER M1 = 72 um.
#Total wire length on LAYER M2 = 491 um.
#Total wire length on LAYER M3 = 637 um.
#Total wire length on LAYER M4 = 188 um.
#Total wire length on LAYER MQ = 0 um.
#Total number of vias = 380
#Up-Via Summary (total 380):
#           
#-----------------------
# M1                232
# M2                130
# M3                 18
#-----------------------
#                   380 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 889.14 (MB), peak = 962.08 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:11
#Increased memory = 49.63 (MB)
#Total memory = 884.75 (MB)
#Peak memory = 962.08 (MB)
#Start reading timing information from file .timing_file_224045.tif.gz ...
#Read in timing information for 18 ports, 88 instances from timing file .timing_file_224045.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 906.30 (MB), peak = 962.08 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 1316 um.
#Total half perimeter of net bounding box = 1785 um.
#Total wire length on LAYER M1 = 475 um.
#Total wire length on LAYER M2 = 439 um.
#Total wire length on LAYER M3 = 214 um.
#Total wire length on LAYER M4 = 188 um.
#Total wire length on LAYER MQ = 0 um.
#Total number of vias = 230
#Up-Via Summary (total 230):
#           
#-----------------------
# M1                177
# M2                 35
# M3                 18
#-----------------------
#                   230 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.17 (MB)
#Total memory = 885.92 (MB)
#Peak memory = 962.08 (MB)
#
#start routing for process antenna violation fix ...
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '206' on M1. As a result, an RC of wire width '160' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '280' on M2. As a result, an RC of wire width '200' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '280' on M3. As a result, an RC of wire width '200' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '280' on M4. As a result, an RC of wire width '200' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '510' on M5. As a result, an RC of wire width '400' is being used instead. This may cause some accuracy degradation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 887.21 (MB), peak = 962.08 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 1316 um.
#Total half perimeter of net bounding box = 1785 um.
#Total wire length on LAYER M1 = 475 um.
#Total wire length on LAYER M2 = 439 um.
#Total wire length on LAYER M3 = 214 um.
#Total wire length on LAYER M4 = 188 um.
#Total wire length on LAYER MQ = 0 um.
#Total number of vias = 230
#Up-Via Summary (total 230):
#           
#-----------------------
# M1                177
# M2                 35
# M3                 18
#-----------------------
#                   230 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 1316 um.
#Total half perimeter of net bounding box = 1785 um.
#Total wire length on LAYER M1 = 475 um.
#Total wire length on LAYER M2 = 439 um.
#Total wire length on LAYER M3 = 214 um.
#Total wire length on LAYER M4 = 188 um.
#Total wire length on LAYER MQ = 0 um.
#Total number of vias = 230
#Up-Via Summary (total 230):
#           
#-----------------------
# M1                177
# M2                 35
# M3                 18
#-----------------------
#                   230 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#98.63% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 887.65 (MB), peak = 962.08 (MB)
#CELL_VIEW mult_ver,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 1316 um.
#Total half perimeter of net bounding box = 1785 um.
#Total wire length on LAYER M1 = 475 um.
#Total wire length on LAYER M2 = 439 um.
#Total wire length on LAYER M3 = 214 um.
#Total wire length on LAYER M4 = 188 um.
#Total wire length on LAYER MQ = 0 um.
#Total number of vias = 230
#Up-Via Summary (total 230):
#           
#-----------------------
# M1                177
# M2                 35
# M3                 18
#-----------------------
#                   230 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 908.71 (MB), peak = 962.08 (MB)
#CELL_VIEW mult_ver,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Feb 17 22:36:45 2025
#
#
#Start Post Route Wire Spread.
#Done with 1 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 1320 um.
#Total half perimeter of net bounding box = 1785 um.
#Total wire length on LAYER M1 = 475 um.
#Total wire length on LAYER M2 = 442 um.
#Total wire length on LAYER M3 = 214 um.
#Total wire length on LAYER M4 = 188 um.
#Total wire length on LAYER MQ = 0 um.
#Total number of vias = 230
#Up-Via Summary (total 230):
#           
#-----------------------
# M1                177
# M2                 35
# M3                 18
#-----------------------
#                   230 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 909.10 (MB), peak = 962.08 (MB)
#CELL_VIEW mult_ver,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 887.60 (MB), peak = 962.08 (MB)
#CELL_VIEW mult_ver,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 1320 um.
#Total half perimeter of net bounding box = 1785 um.
#Total wire length on LAYER M1 = 475 um.
#Total wire length on LAYER M2 = 442 um.
#Total wire length on LAYER M3 = 214 um.
#Total wire length on LAYER M4 = 188 um.
#Total wire length on LAYER MQ = 0 um.
#Total number of vias = 230
#Up-Via Summary (total 230):
#           
#-----------------------
# M1                177
# M2                 35
# M3                 18
#-----------------------
#                   230 
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.69 (MB)
#Total memory = 886.44 (MB)
#Peak memory = 962.08 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:13
#Increased memory = 38.74 (MB)
#Total memory = 875.64 (MB)
#Peak memory = 962.08 (MB)
#Number of warnings = 19
#Total number of warnings = 86
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Feb 17 22:36:45 2025
#
% End globalDetailRoute (date=02/17 22:36:45, total cpu=0:00:09.8, real=0:00:13.0, peak res=962.1M, current mem=875.1M)
#routeDesign: cpu time = 00:00:10, elapsed time = 00:00:13, memory = 875.08 (MB), peak = 962.08 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-6140         10  The RC table is not interpolated for wir...
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
WARNING   TCLCMD-1403          2  '%s'                                     
*** Message Summary: 14 warning(s), 0 error(s)

#% End routeDesign (date=02/17 22:36:45, total cpu=0:00:09.9, real=0:00:13.0, peak res=962.1M, current mem=875.1M)
<CMD> setExtractRCMode -engine postRoute -effortLevel medium
<CMD> timeDesign -postCTS -numPaths 10 -prefix postRoute -outDIR ../reports/mult_ver/postRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1128.2M)
Extraction called for design 'mult_ver' of instances=128 and nets=109 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mult_ver.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1128.250M)
AAE DB initialization (MEM=1159.12 CPU=0:00:00.1 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: mult_ver
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1183.33)
Total number of fetched objects 114
Total number of fetched objects 114
End delay calculation. (MEM=1242.56 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1231.02 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:47.2 mem=1231.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 VIEW_ss_125 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.339  |   N/A   |  5.339  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   24    |   N/A   |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.169   |      8 (8)       |
|   max_tran     |      8 (8)       |   -0.242   |      8 (8)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.720%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ../reports/mult_ver/postRoute
Total CPU time: 0.48 sec
Total Real time: 2.0 sec
Total Memory Usage: 1188.335938 Mbytes
<CMD> timeDesign -postCTS -hold -numPaths 10 -prefix postRoute_hold -outDIR ../reports/mult_ver/postRoute_hold
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1154.3M)
#################################################################################
# Design Stage: PostRoute
# Design Name: mult_ver
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1188.59)
*** Calculating scaling factor for LIB_ff_-55 libraries using the default operating condition of each library.
Total number of fetched objects 114
Total number of fetched objects 114
End delay calculation. (MEM=1236.28 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1236.28 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:47.5 mem=1236.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 VIEW_ff_-55 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.295  |   N/A   |  2.295  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   16    |   N/A   |   16    |
+--------------------+---------+---------+---------+

Density: 62.720%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ../reports/mult_ver/postRoute_hold
Total CPU time: 0.26 sec
Total Real time: 0.0 sec
Total Memory Usage: 1156.335938 Mbytes
<CMD> optDesign -postRoute -outDir ../reports/mult_ver/postRouteOpt
**WARN: (IMPOPT-576):	18 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	a[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	a[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	a[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	a[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	b[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	b[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	b[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	b[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 900.8M, totSessionCpu=0:00:48 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Created 363 library cell signatures
#Created 109 NETS and 0 SPECIALNETS signatures
#Created 128 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 900.84 (MB), peak = 962.08 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 900.85 (MB), peak = 962.08 (MB)
Begin checking placement ... (start mem=1165.4M, init mem=1165.4M)
*info: Placed = 128            (Fixed = 46)
*info: Unplaced = 0           
Placement Density:62.72%(1505/2400)
Placement Density (including fixed std cells):65.99%(1736/2630)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1165.4M)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[3] of net a[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[2] of net a[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[1] of net a[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[0] of net a[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[3] of net b[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[2] of net b[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[1] of net b[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[0] of net b[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[7] of net c[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[6] of net c[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[5] of net c[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[4] of net c[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[3] of net c[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[2] of net c[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[1] of net c[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[0] of net c[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_n of net rst_n because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#Start routing data preparation on Mon Feb 17 22:36:47 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.600.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.350 - 1.600] has 2 nets.
#Voltage range [0.000 - 1.600] has 106 nets.
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3600
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 899.20 (MB), peak = 962.08 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner RC_min /apps/design_kits/ibm_kits/IBM_DIG_FLOW/cmos8hp/cadence/v.20110204/tch/cmos8hp_7AM_41_FuncCmax.tch 25.000000 (real) 
#Corner RC_max /apps/design_kits/ibm_kits/IBM_DIG_FLOW/cmos8hp/cadence/v.20110204/tch/cmos8hp_7AM_41_FuncCmax.tch 25.000000 (real) 
#Layer LY does not exist in nanoroute.
#Layer AM does not exist in nanoroute.
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#MQ -> MQ (5)
#Layer LY does not exist in nanoroute.
#Layer AM does not exist in nanoroute.
#SADV_On
# Corner(s) : 
#RC_min [25.00] 
#RC_max [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=84 [7, 224]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /apps/design_kits/ibm_kits/IBM_DIG_FLOW/cmos8hp/cadence/v.20110204/tch/cmos8hp_7AM_41_FuncCmax.tch
#found RESMODEL /apps/design_kits/ibm_kits/IBM_DIG_FLOW/cmos8hp/cadence/v.20110204/tch/cmos8hp_7AM_41_FuncCmax.tch 25.000000 
#number model r/c [1,1] [7,224] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 909.99 (MB), peak = 962.08 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner RC_min /apps/design_kits/ibm_kits/IBM_DIG_FLOW/cmos8hp/cadence/v.20110204/tch/cmos8hp_7AM_41_FuncCmax.tch 25.000000 (real) 
#Corner RC_max /apps/design_kits/ibm_kits/IBM_DIG_FLOW/cmos8hp/cadence/v.20110204/tch/cmos8hp_7AM_41_FuncCmax.tch 25.000000 (real) 
#Layer LY does not exist in nanoroute.
#Layer AM does not exist in nanoroute.
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#MQ -> MQ (5)
#Layer LY does not exist in nanoroute.
#Layer AM does not exist in nanoroute.
#SADV_On
# Corner(s) : 
#RC_min [25.00] 
#RC_max [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=84 [7, 224]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /apps/design_kits/ibm_kits/IBM_DIG_FLOW/cmos8hp/cadence/v.20110204/tch/cmos8hp_7AM_41_FuncCmax.tch
#found RESMODEL /apps/design_kits/ibm_kits/IBM_DIG_FLOW/cmos8hp/cadence/v.20110204/tch/cmos8hp_7AM_41_FuncCmax.tch 25.000000 
#number model r/c [1,1] [7,224] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 920.05 (MB), peak = 962.08 (MB)
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Mon Feb 17 22:36:50 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.600.
#Voltage range [0.000 - 1.600] has 106 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.350 - 1.600] has 2 nets.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 912.14 (MB), peak = 962.08 (MB)
#Start routing data preparation on Mon Feb 17 22:36:50 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.600.
#Voltage range [0.000 - 1.600] has 106 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.350 - 1.600] has 2 nets.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 912.14 (MB), peak = 962.08 (MB)
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#2x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 1 hboxes with single thread on machine with  Xeon 2.00GHz 28160KB Cache 80CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 88 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.95 (MB), total memory =   913.09 (MB), peak memory =   962.08 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 913.09 (MB), peak = 962.08 (MB)
#RC Statistics: 280 Res, 131 Ground Cap, 10 XCap (Edge to Edge)
#RC V/H edge ratio: 0.26, Avg V/H Edge Length: 1980.48 (126), Avg L-Edge Length: 6917.33 (101)
#Start writing rcdb into /tmp/innovus_temp_224045_shell_G44895755_FRTjVZ/nr224045_fdW8ux.rcdb.d
#Finish writing rcdb with 374 nodes, 286 edges, and 20 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 914.72 (MB), peak = 962.08 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_224045_shell_G44895755_FRTjVZ/nr224045_fdW8ux.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1220.125M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_224045_shell_G44895755_FRTjVZ/nr224045_fdW8ux.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell mult_ver has rcdb /tmp/innovus_temp_224045_shell_G44895755_FRTjVZ/nr224045_fdW8ux.rcdb.d specified
Cell mult_ver, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1196.125M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:03
#Elapsed time = 00:00:04
#Increased memory = 15.33 (MB)
#Total memory = 914.52 (MB)
#Peak memory = 962.08 (MB)
#
#0 inserted nodes are removed
Reading RCDB with compressed RC data.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: mult_ver
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1180.28)
*** Calculating scaling factor for LIB_ss_125 libraries using the default operating condition of each library.
Total number of fetched objects 114
AAE_INFO-618: Total number of nets in the design is 109,  100.0 percent of the nets selected for SI analysis
Total number of fetched objects 114
AAE_INFO-618: Total number of nets in the design is 109,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1227.96 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1227.96 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1228.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1228.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1188.32)
Glitch Analysis: View VIEW_ss_125 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View VIEW_ss_125 -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 114
AAE_INFO-618: Total number of nets in the design is 109,  10.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1194.47 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1194.47 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:51.2 mem=1194.5M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 VIEW_ss_125 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.301  |   N/A   |  5.301  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   24    |   N/A   |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.169   |      8 (8)       |
|   max_tran     |      8 (8)       |   -0.242   |      8 (8)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.720%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 923.4M, totSessionCpu=0:00:51 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         7 (unrouted=1, trialRouted=0, noStatus=0, routed=6, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   102 (unrouted=20, trialRouted=0, noStatus=0, routed=82, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
**WARN: (IMPCCOPT-2199):	Aborting ccopt_pro: Not enough clocktree routes routed (6 routed out of 7 total).
ERROR: 'ccopt_pro failed, refer to earlier error messages.' while running ccopt_pro
**INFO: Start fixing DRV (Mem = 1165.86M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 7 clock nets excluded from IPO operation.
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     8|     8|    -0.24|     8|     8|    -0.17|     0|     0|     0|     0|     0|     0|     5.30|     0.00|       0|       0|       0|  62.72|          |         |
|     8|     8|    -0.24|     8|     8|    -0.17|     0|     0|     0|     0|     0|     0|     5.30|     0.00|       0|       0|       0|  62.72| 0:00:01.0|  1286.9M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 7 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 8 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     8 net(s): Could not be fixed as the violating term's net is not routed.


*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:01.0 mem=1286.9M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 973.4M, totSessionCpu=0:00:53 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 1226.94M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.03min real=0.03min mem=1226.9M)                             
------------------------------------------------------------

Setup views included:
 VIEW_ss_125 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.301  |   N/A   |  5.301  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   24    |   N/A   |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.169   |      8 (8)       |
|   max_tran     |      8 (8)       |   -0.242   |      8 (8)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.720%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 973.4M, totSessionCpu=0:00:53 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 973.7M, totSessionCpu=0:00:53 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1217.40M, totSessionCpu=0:00:53).
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 973.8M, totSessionCpu=0:00:53 **

Default Rule : ""
Non Default Rules :
Worst Slack : 214748.365 ns
Total 0 nets layer assigned (0.0).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 5.301 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 VIEW_ss_125 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.301  |   N/A   |  5.301  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   24    |   N/A   |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.169   |      8 (8)       |
|   max_tran     |      8 (8)       |   -0.242   |      8 (8)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.720%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 934.8M, totSessionCpu=0:00:53 **
*** Starting refinePlace (0:00:53.4 mem=1181.5M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 128 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1181.5MB
Summary Report:
Instances move: 0 (out of 82 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1181.5MB
*** Finished refinePlace (0:00:53.4 mem=1181.5M) ***
Density distribution unevenness ratio = 4.887%
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Mon Feb 17 22:36:54 2025
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[3] of net a[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[2] of net a[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[1] of net a[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[0] of net a[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[3] of net b[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[2] of net b[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[1] of net b[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[0] of net b[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[7] of net c[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[6] of net c[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[5] of net c[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[4] of net c[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[3] of net c[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[2] of net c[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[1] of net c[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[0] of net c[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_n of net rst_n because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
#Loading the last recorded routing design signature
#Created 41 NETS and 0 SPECIALNETS new signatures
#No placement changes detected since last routing
#Start routing data preparation on Mon Feb 17 22:36:54 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.600.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.350 - 1.600] has 2 nets.
#Voltage range [0.000 - 1.600] has 106 nets.
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3600
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 939.71 (MB), peak = 974.91 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#41 routed nets are extracted.
#47 routed net(s) are imported.
#21 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 109.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon Feb 17 22:36:54 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.77 (MB)
#Total memory = 939.71 (MB)
#Peak memory = 974.91 (MB)
#
#
#Start global routing on Mon Feb 17 22:36:54 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.82 (MB)
#Total memory = 939.76 (MB)
#Peak memory = 974.91 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 940.92 (MB), peak = 974.91 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 1320 um.
#Total half perimeter of net bounding box = 1785 um.
#Total wire length on LAYER M1 = 475 um.
#Total wire length on LAYER M2 = 442 um.
#Total wire length on LAYER M3 = 214 um.
#Total wire length on LAYER M4 = 188 um.
#Total wire length on LAYER MQ = 0 um.
#Total number of vias = 230
#Up-Via Summary (total 230):
#           
#-----------------------
# M1                177
# M2                 35
# M3                 18
#-----------------------
#                   230 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.08 (MB)
#Total memory = 939.84 (MB)
#Peak memory = 974.91 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 940.87 (MB), peak = 974.91 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 1320 um.
#Total half perimeter of net bounding box = 1785 um.
#Total wire length on LAYER M1 = 475 um.
#Total wire length on LAYER M2 = 442 um.
#Total wire length on LAYER M3 = 214 um.
#Total wire length on LAYER M4 = 188 um.
#Total wire length on LAYER MQ = 0 um.
#Total number of vias = 230
#Up-Via Summary (total 230):
#           
#-----------------------
# M1                177
# M2                 35
# M3                 18
#-----------------------
#                   230 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 1320 um.
#Total half perimeter of net bounding box = 1785 um.
#Total wire length on LAYER M1 = 475 um.
#Total wire length on LAYER M2 = 442 um.
#Total wire length on LAYER M3 = 214 um.
#Total wire length on LAYER M4 = 188 um.
#Total wire length on LAYER MQ = 0 um.
#Total number of vias = 230
#Up-Via Summary (total 230):
#           
#-----------------------
# M1                177
# M2                 35
# M3                 18
#-----------------------
#                   230 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Feb 17 22:36:54 2025
#
#
#Start Post Route Wire Spread.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 1320 um.
#Total half perimeter of net bounding box = 1785 um.
#Total wire length on LAYER M1 = 475 um.
#Total wire length on LAYER M2 = 442 um.
#Total wire length on LAYER M3 = 214 um.
#Total wire length on LAYER M4 = 188 um.
#Total wire length on LAYER MQ = 0 um.
#Total number of vias = 230
#Up-Via Summary (total 230):
#           
#-----------------------
# M1                177
# M2                 35
# M3                 18
#-----------------------
#                   230 
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 941.42 (MB), peak = 974.91 (MB)
#CELL_VIEW mult_ver,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 1320 um.
#Total half perimeter of net bounding box = 1785 um.
#Total wire length on LAYER M1 = 475 um.
#Total wire length on LAYER M2 = 442 um.
#Total wire length on LAYER M3 = 214 um.
#Total wire length on LAYER M4 = 188 um.
#Total wire length on LAYER MQ = 0 um.
#Total number of vias = 230
#Up-Via Summary (total 230):
#           
#-----------------------
# M1                177
# M2                 35
# M3                 18
#-----------------------
#                   230 
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.08 (MB)
#Total memory = 939.84 (MB)
#Peak memory = 974.91 (MB)
#Updating routing design signature
#Created 363 library cell signatures
#Created 109 NETS and 0 SPECIALNETS signatures
#Created 128 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 939.84 (MB), peak = 974.91 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 939.84 (MB), peak = 974.91 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.54 (MB)
#Total memory = 939.36 (MB)
#Peak memory = 974.91 (MB)
#Number of warnings = 19
#Total number of warnings = 123
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Feb 17 22:36:54 2025
#
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 939.3M, totSessionCpu=0:00:54 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
New Signature Flow (restoreNanoRouteOptions) ....
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[3] of net a[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[2] of net a[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[1] of net a[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/a[0] of net a[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[3] of net b[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[2] of net b[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[1] of net b[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/b[0] of net b[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[7] of net c[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[6] of net c[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[5] of net c[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[4] of net c[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[3] of net c[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[2] of net c[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[1] of net c[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/c[0] of net c[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst_n of net rst_n because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#Start routing data preparation on Mon Feb 17 22:36:54 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.600.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.350 - 1.600] has 2 nets.
#Voltage range [0.000 - 1.600] has 106 nets.
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3600
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 943.59 (MB), peak = 974.91 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner RC_min /apps/design_kits/ibm_kits/IBM_DIG_FLOW/cmos8hp/cadence/v.20110204/tch/cmos8hp_7AM_41_FuncCmax.tch 25.000000 (real) 
#Corner RC_max /apps/design_kits/ibm_kits/IBM_DIG_FLOW/cmos8hp/cadence/v.20110204/tch/cmos8hp_7AM_41_FuncCmax.tch 25.000000 (real) 
#Layer LY does not exist in nanoroute.
#Layer AM does not exist in nanoroute.
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#MQ -> MQ (5)
#Layer LY does not exist in nanoroute.
#Layer AM does not exist in nanoroute.
#SADV_On
# Corner(s) : 
#RC_min [25.00] 
#RC_max [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=84 [7, 224]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /apps/design_kits/ibm_kits/IBM_DIG_FLOW/cmos8hp/cadence/v.20110204/tch/cmos8hp_7AM_41_FuncCmax.tch
#found RESMODEL /apps/design_kits/ibm_kits/IBM_DIG_FLOW/cmos8hp/cadence/v.20110204/tch/cmos8hp_7AM_41_FuncCmax.tch 25.000000 
#number model r/c [1,1] [7,224] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 956.35 (MB), peak = 974.91 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner RC_min /apps/design_kits/ibm_kits/IBM_DIG_FLOW/cmos8hp/cadence/v.20110204/tch/cmos8hp_7AM_41_FuncCmax.tch 25.000000 (real) 
#Corner RC_max /apps/design_kits/ibm_kits/IBM_DIG_FLOW/cmos8hp/cadence/v.20110204/tch/cmos8hp_7AM_41_FuncCmax.tch 25.000000 (real) 
#Layer LY does not exist in nanoroute.
#Layer AM does not exist in nanoroute.
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#MQ -> MQ (5)
#Layer LY does not exist in nanoroute.
#Layer AM does not exist in nanoroute.
#SADV_On
# Corner(s) : 
#RC_min [25.00] 
#RC_max [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=84 [7, 224]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /apps/design_kits/ibm_kits/IBM_DIG_FLOW/cmos8hp/cadence/v.20110204/tch/cmos8hp_7AM_41_FuncCmax.tch
#found RESMODEL /apps/design_kits/ibm_kits/IBM_DIG_FLOW/cmos8hp/cadence/v.20110204/tch/cmos8hp_7AM_41_FuncCmax.tch 25.000000 
#number model r/c [1,1] [7,224] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 965.50 (MB), peak = 974.91 (MB)
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Mon Feb 17 22:36:58 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.600.
#Voltage range [0.000 - 1.600] has 106 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.350 - 1.600] has 2 nets.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 959.10 (MB), peak = 974.91 (MB)
#Start routing data preparation on Mon Feb 17 22:36:58 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.600.
#Voltage range [0.000 - 1.600] has 106 nets.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.350 - 1.600] has 2 nets.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 959.10 (MB), peak = 974.91 (MB)
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#2x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 1 hboxes with single thread on machine with  Xeon 2.00GHz 28160KB Cache 80CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 88 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.45 (MB), total memory =   959.55 (MB), peak memory =   974.91 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 959.55 (MB), peak = 974.91 (MB)
#RC Statistics: 280 Res, 131 Ground Cap, 10 XCap (Edge to Edge)
#RC V/H edge ratio: 0.26, Avg V/H Edge Length: 1980.48 (126), Avg L-Edge Length: 6917.33 (101)
#Start writing rcdb into /tmp/innovus_temp_224045_shell_G44895755_FRTjVZ/nr224045_YQnPrL.rcdb.d
#Finish writing rcdb with 374 nodes, 286 edges, and 20 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 961.25 (MB), peak = 974.91 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_224045_shell_G44895755_FRTjVZ/nr224045_YQnPrL.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1235.008M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_224045_shell_G44895755_FRTjVZ/nr224045_YQnPrL.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell mult_ver has rcdb /tmp/innovus_temp_224045_shell_G44895755_FRTjVZ/nr224045_YQnPrL.rcdb.d specified
Cell mult_ver, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1211.008M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:03
#Elapsed time = 00:00:04
#Increased memory = 17.57 (MB)
#Total memory = 961.16 (MB)
#Peak memory = 974.91 (MB)
#
#0 inserted nodes are removed
**optDesign ... cpu = 0:00:09, real = 0:00:11, mem = 905.6M, totSessionCpu=0:00:57 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: mult_ver
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1192.95)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Creating RPSQ from WeeR and WRes ...
Reading RCDB with compressed RC data.
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 114
AAE_INFO-618: Total number of nets in the design is 109,  100.0 percent of the nets selected for SI analysis
Total number of fetched objects 114
AAE_INFO-618: Total number of nets in the design is 109,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1240.63 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1240.63 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1240.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1240.6M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1204.99)
Glitch Analysis: View VIEW_ss_125 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View VIEW_ss_125 -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 114
AAE_INFO-618: Total number of nets in the design is 109,  10.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1211.14 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1211.14 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:57.7 mem=1211.1M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 VIEW_ss_125 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.301  |   N/A   |  5.301  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   24    |   N/A   |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.169   |      8 (8)       |
|   max_tran     |      8 (8)       |   -0.242   |      8 (8)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.720%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 945.2M, totSessionCpu=0:00:58 **
**optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 945.2M, totSessionCpu=0:00:58 **
Executing marking Critical Nets1
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 945.2M, totSessionCpu=0:00:58 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1172.99M, totSessionCpu=0:00:58).
**optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 945.2M, totSessionCpu=0:00:58 **

Latch borrow mode reset to max_borrow
Reported timing to dir ../reports/mult_ver/postRouteOpt
**optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 945.2M, totSessionCpu=0:00:58 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 VIEW_ss_125 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.301  |   N/A   |  5.301  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   24    |   N/A   |   24    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.169   |      8 (8)       |
|   max_tran     |      8 (8)       |   -0.242   |      8 (8)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.720%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:14, mem = 945.3M, totSessionCpu=0:00:58 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postRoute -hold -outDir ../reports/mult_ver/postRouteOpt_hold
**WARN: (IMPOPT-576):	18 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	a[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	a[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	a[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	a[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	b[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	b[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	b[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	b[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	c[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 949.2M, totSessionCpu=0:00:59 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Created 363 library cell signatures
#Created 109 NETS and 0 SPECIALNETS signatures
#Created 128 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 949.17 (MB), peak = 974.91 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 949.17 (MB), peak = 974.91 (MB)
Begin checking placement ... (start mem=1189.0M, init mem=1189.0M)
*info: Placed = 128            (Fixed = 46)
*info: Unplaced = 0           
Placement Density:62.72%(1505/2400)
Placement Density (including fixed std cells):65.99%(1736/2630)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1189.0M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
The design is extracted. Skipping TQuantus.
GigaOpt Hold Optimizer is used
Reading RCDB with compressed RC data.
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:58.8 mem=1205.0M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.0M
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: mult_ver
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for LIB_ff_-55 libraries using the default operating condition of each library.
Total number of fetched objects 114
AAE_INFO-618: Total number of nets in the design is 109,  100.0 percent of the nets selected for SI analysis
Total number of fetched objects 114
AAE_INFO-618: Total number of nets in the design is 109,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View VIEW_ff_-55 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View VIEW_ff_-55 -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 114
AAE_INFO-618: Total number of nets in the design is 109,  7.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:00:00.7 mem=0.0M)

Active hold views:
 VIEW_ff_-55
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:00.7 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_224045_shell_G44895755_FRTjVZ/coe_eosdata_4xTUZu/VIEW_ff_-55.twf, for view: VIEW_ff_-55 
	 Dumping view 1 VIEW_ff_-55 
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:00.8 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:00.8/0:00:01.0 (0.8), mem = 0.0M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:59.7 mem=1207.0M ***
Setting latch borrow mode to budget during optimization.
Restoring Auto Hold Views:  VIEW_ff_-55
Restoring Active Hold Views:  VIEW_ff_-55 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_224045_shell_G44895755_FRTjVZ/coe_eosdata_4xTUZu/VIEW_ff_-55.twf 
	 Loading view 1 VIEW_ff_-55 

*Info: minBufDelay = 48.6 ps, libStdDelay = 21.5 ps, minBufSize = 9600000 (5.0)
*Info: worst delay setup view: VIEW_ss_125

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 VIEW_ss_125
Hold  views included:
 VIEW_ff_-55

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.301  |   N/A   |  5.301  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   24    |   N/A   |   24    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.302  |   N/A   |  2.302  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   16    |   N/A   |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.169   |      8 (8)       |
|   max_tran     |      8 (8)       |   -0.242   |      8 (8)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.720%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 948.8M, totSessionCpu=0:01:01 **
*info: Run optDesign holdfix with 1 thread.
Info: 7 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

Latch borrow mode reset to max_borrow
Reported timing to dir ../reports/mult_ver/postRouteOpt_hold
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 988.1M, totSessionCpu=0:01:01 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 1.0M
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: mult_ver
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for LIB_ff_-55 libraries using the default operating condition of each library.
Total number of fetched objects 114
AAE_INFO-618: Total number of nets in the design is 109,  100.0 percent of the nets selected for SI analysis
Total number of fetched objects 114
AAE_INFO-618: Total number of nets in the design is 109,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View VIEW_ff_-55 -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View VIEW_ff_-55 -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 114
AAE_INFO-618: Total number of nets in the design is 109,  7.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:00:00.8 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:00.8/0:00:01.0 (0.8), mem = 0.0M

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 VIEW_ss_125 
Hold  views included:
 VIEW_ff_-55

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.301  |   N/A   |  5.301  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   24    |   N/A   |   24    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.302  |   N/A   |  2.302  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   16    |   N/A   |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.169   |      8 (8)       |
|   max_tran     |      8 (8)       |   -0.242   |      8 (8)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.720%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:06, mem = 988.1M, totSessionCpu=0:01:01 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> saveDesign saves/mult_ver_route
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=02/17 22:37:07, mem=988.1M)
% Begin Save ccopt configuration ... (date=02/17 22:37:07, mem=988.1M)
% End Save ccopt configuration ... (date=02/17 22:37:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=988.7M, current mem=988.7M)
% Begin Save netlist data ... (date=02/17 22:37:07, mem=988.7M)
Writing Binary DB to saves/mult_ver_route.dat/mult_ver.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/17 22:37:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=988.7M, current mem=988.7M)
Saving congestion map file saves/mult_ver_route.dat/mult_ver.route.congmap.gz ...
% Begin Save AAE data ... (date=02/17 22:37:07, mem=989.2M)
Saving AAE Data ...
% End Save AAE data ... (date=02/17 22:37:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=989.2M, current mem=989.2M)
% Begin Save clock tree data ... (date=02/17 22:37:07, mem=990.0M)
% End Save clock tree data ... (date=02/17 22:37:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=990.0M, current mem=990.0M)
Saving preference file saves/mult_ver_route.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=02/17 22:37:08, mem=990.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/17 22:37:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=990.0M, current mem=990.0M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/17 22:37:08, mem=990.0M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=02/17 22:37:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=990.0M, current mem=990.0M)
% Begin Save routing data ... (date=02/17 22:37:08, mem=990.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1241.0M) ***
% End Save routing data ... (date=02/17 22:37:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=991.0M, current mem=991.0M)
Saving property file saves/mult_ver_route.dat/mult_ver.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1241.0M) ***
#Saving pin access data to file saves/mult_ver_route.dat/mult_ver.apa ...
#
% Begin Save power constraints data ... (date=02/17 22:37:08, mem=991.0M)
% End Save power constraints data ... (date=02/17 22:37:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=991.0M, current mem=991.0M)
RC_min RC_max
RC_min RC_max
RC_min RC_max
RC_min RC_max
RC_min RC_max
Generated self-contained design mult_ver_route.dat
#% End save design ... (date=02/17 22:37:09, total cpu=0:00:00.6, real=0:00:02.0, peak res=991.5M, current mem=947.1M)
*** Message Summary: 0 warning(s), 0 error(s)

invalid command name "mult_ver"
<CMD> addDeCapCellCandidates DECAP_C 7.775
<CMD> addDeCap -totCap 100 -addFixAttr -prefix DECAP -cells DECAP_C
Add decoupling capacitance in area (0 0) (55.15 48).
Total decoupling capacitance threshold is 100 fF.
The capacitance of the already placed decoupling capacitance instances is 0 fF.
The decoupling capacitance needed is 100 fF.
Add decoupling capacitance cells with low effort (homogeneous) approach.
Iteration 0:
   Added 0 instances (0 fF).
   Checking for DRC violations on added decoupling instances.
                  ...... bin size: 2560
   Found 0 DRC violations. (CPU 0:00:00.1)
Added 0 decoupling capacitance instances. Total capacitance is 0 fF.

--------------------------------------------------------------------------------
Exiting Innovus on Mon Feb 17 22:38:22 2025
  Total CPU time:     0:01:33
  Total real time:    0:02:52
  Peak memory (main): 1021.61MB


*** Memory Usage v#1 (Current mem = 1279.051M, initial mem = 251.676M) ***
*** Message Summary: 1148 warning(s), 1 error(s)

--- Ending "Innovus" (totcpu=0:01:13, real=0:02:50, mem=1279.1M) ---
