{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1514288260501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1514288260502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 26 13:37:40 2017 " "Processing started: Tue Dec 26 13:37:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1514288260502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1514288260502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off girlanda -c girlanda " "Command: quartus_map --read_settings_files=on --write_settings_files=off girlanda -c girlanda" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1514288260502 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1514288261026 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "girlanda.v(13) " "Verilog HDL information at girlanda.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "girlanda.v" "" { Text "D:/Quartus_Labs/girlanda/girlanda.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1514288261086 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "girlanda.v(40) " "Verilog HDL information at girlanda.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "girlanda.v" "" { Text "D:/Quartus_Labs/girlanda/girlanda.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1514288261086 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "girlanda.v(50) " "Verilog HDL information at girlanda.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "girlanda.v" "" { Text "D:/Quartus_Labs/girlanda/girlanda.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1514288261086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "girlanda.v 1 1 " "Found 1 design units, including 1 entities, in source file girlanda.v" { { "Info" "ISGN_ENTITY_NAME" "1 girlanda " "Found entity 1: girlanda" {  } { { "girlanda.v" "" { Text "D:/Quartus_Labs/girlanda/girlanda.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514288261088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514288261088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "girlanda_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file girlanda_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 girlanda_tb " "Found entity 1: girlanda_tb" {  } { { "girlanda_tb.v" "" { Text "D:/Quartus_Labs/girlanda/girlanda_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514288261092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514288261092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rejim.v 1 1 " "Found 1 design units, including 1 entities, in source file rejim.v" { { "Info" "ISGN_ENTITY_NAME" "1 rejim " "Found entity 1: rejim" {  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514288261098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514288261098 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "girlanda " "Elaborating entity \"girlanda\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1514288261591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rejim rejim:rejim_1 " "Elaborating entity \"rejim\" for hierarchy \"rejim:rejim_1\"" {  } { { "girlanda.v" "rejim_1" { Text "D:/Quartus_Labs/girlanda/girlanda.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514288261595 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 rejim.v(22) " "Verilog HDL assignment warning at rejim.v(22): truncated value with size 32 to match size of target (3)" {  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1514288261596 "|girlanda|rejim:rejim_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 rejim.v(32) " "Verilog HDL assignment warning at rejim.v(32): truncated value with size 32 to match size of target (3)" {  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1514288261596 "|girlanda|rejim:rejim_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 rejim.v(58) " "Verilog HDL assignment warning at rejim.v(58): truncated value with size 32 to match size of target (3)" {  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1514288261597 "|girlanda|rejim:rejim_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 rejim.v(79) " "Verilog HDL assignment warning at rejim.v(79): truncated value with size 32 to match size of target (3)" {  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1514288261597 "|girlanda|rejim:rejim_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "red rejim.v(15) " "Verilog HDL Always Construct warning at rejim.v(15): inferring latch(es) for variable \"red\", which holds its previous value in one or more paths through the always construct" {  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1514288261597 "|girlanda|rejim:rejim_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "register_red rejim.v(15) " "Verilog HDL Always Construct warning at rejim.v(15): inferring latch(es) for variable \"register_red\", which holds its previous value in one or more paths through the always construct" {  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1514288261597 "|girlanda|rejim:rejim_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "green rejim.v(15) " "Verilog HDL Always Construct warning at rejim.v(15): inferring latch(es) for variable \"green\", which holds its previous value in one or more paths through the always construct" {  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1514288261597 "|girlanda|rejim:rejim_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "register_green rejim.v(15) " "Verilog HDL Always Construct warning at rejim.v(15): inferring latch(es) for variable \"register_green\", which holds its previous value in one or more paths through the always construct" {  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1514288261597 "|girlanda|rejim:rejim_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_task rejim.v(15) " "Verilog HDL Always Construct warning at rejim.v(15): inferring latch(es) for variable \"r_task\", which holds its previous value in one or more paths through the always construct" {  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1514288261597 "|girlanda|rejim:rejim_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g_task rejim.v(15) " "Verilog HDL Always Construct warning at rejim.v(15): inferring latch(es) for variable \"g_task\", which holds its previous value in one or more paths through the always construct" {  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1514288261597 "|girlanda|rejim:rejim_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g_task rejim.v(15) " "Inferred latch for \"g_task\" at rejim.v(15)" {  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514288261597 "|girlanda|rejim:rejim_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_task rejim.v(15) " "Inferred latch for \"r_task\" at rejim.v(15)" {  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514288261597 "|girlanda|rejim:rejim_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_green\[0\] rejim.v(15) " "Inferred latch for \"register_green\[0\]\" at rejim.v(15)" {  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514288261598 "|girlanda|rejim:rejim_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_green\[1\] rejim.v(15) " "Inferred latch for \"register_green\[1\]\" at rejim.v(15)" {  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514288261598 "|girlanda|rejim:rejim_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_green\[2\] rejim.v(15) " "Inferred latch for \"register_green\[2\]\" at rejim.v(15)" {  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514288261598 "|girlanda|rejim:rejim_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] rejim.v(15) " "Inferred latch for \"green\[0\]\" at rejim.v(15)" {  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514288261598 "|girlanda|rejim:rejim_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] rejim.v(15) " "Inferred latch for \"green\[1\]\" at rejim.v(15)" {  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514288261598 "|girlanda|rejim:rejim_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] rejim.v(15) " "Inferred latch for \"green\[2\]\" at rejim.v(15)" {  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514288261598 "|girlanda|rejim:rejim_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] rejim.v(15) " "Inferred latch for \"green\[3\]\" at rejim.v(15)" {  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514288261598 "|girlanda|rejim:rejim_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[4\] rejim.v(15) " "Inferred latch for \"green\[4\]\" at rejim.v(15)" {  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514288261598 "|girlanda|rejim:rejim_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_red\[0\] rejim.v(15) " "Inferred latch for \"register_red\[0\]\" at rejim.v(15)" {  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514288261598 "|girlanda|rejim:rejim_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_red\[1\] rejim.v(15) " "Inferred latch for \"register_red\[1\]\" at rejim.v(15)" {  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514288261598 "|girlanda|rejim:rejim_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_red\[2\] rejim.v(15) " "Inferred latch for \"register_red\[2\]\" at rejim.v(15)" {  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514288261598 "|girlanda|rejim:rejim_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] rejim.v(15) " "Inferred latch for \"red\[0\]\" at rejim.v(15)" {  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514288261598 "|girlanda|rejim:rejim_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] rejim.v(15) " "Inferred latch for \"red\[1\]\" at rejim.v(15)" {  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514288261598 "|girlanda|rejim:rejim_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] rejim.v(15) " "Inferred latch for \"red\[2\]\" at rejim.v(15)" {  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514288261598 "|girlanda|rejim:rejim_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] rejim.v(15) " "Inferred latch for \"red\[3\]\" at rejim.v(15)" {  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514288261598 "|girlanda|rejim:rejim_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] rejim.v(15) " "Inferred latch for \"red\[4\]\" at rejim.v(15)" {  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1514288261599 "|girlanda|rejim:rejim_1"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_os14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_os14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_os14 " "Found entity 1: altsyncram_os14" {  } { { "db/altsyncram_os14.tdf" "" { Text "D:/Quartus_Labs/girlanda/db/altsyncram_os14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514288263425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514288263425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0hq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0hq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0hq1 " "Found entity 1: altsyncram_0hq1" {  } { { "db/altsyncram_0hq1.tdf" "" { Text "D:/Quartus_Labs/girlanda/db/altsyncram_0hq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514288263541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514288263541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9oc " "Found entity 1: mux_9oc" {  } { { "db/mux_9oc.tdf" "" { Text "D:/Quartus_Labs/girlanda/db/mux_9oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514288263916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514288263916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "D:/Quartus_Labs/girlanda/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514288264068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514288264068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8ci " "Found entity 1: cntr_8ci" {  } { { "db/cntr_8ci.tdf" "" { Text "D:/Quartus_Labs/girlanda/db/cntr_8ci.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514288264290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514288264290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u4j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u4j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u4j " "Found entity 1: cntr_u4j" {  } { { "db/cntr_u4j.tdf" "" { Text "D:/Quartus_Labs/girlanda/db/cntr_u4j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514288264435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514288264435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tbi " "Found entity 1: cntr_tbi" {  } { { "db/cntr_tbi.tdf" "" { Text "D:/Quartus_Labs/girlanda/db/cntr_tbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514288264637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514288264637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "D:/Quartus_Labs/girlanda/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514288264764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514288264764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "D:/Quartus_Labs/girlanda/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514288264913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514288264913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "D:/Quartus_Labs/girlanda/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514288265004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514288265004 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_1 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_1\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514288265132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rejim:rejim_1\|red\[4\] " "Latch rejim:rejim_1\|red\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "girlanda.v" "" { Text "D:/Quartus_Labs/girlanda/girlanda.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1514288267075 ""}  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1514288267075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rejim:rejim_1\|green\[4\] " "Latch rejim:rejim_1\|green\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "girlanda.v" "" { Text "D:/Quartus_Labs/girlanda/girlanda.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1514288267075 ""}  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1514288267075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rejim:rejim_1\|r_task " "Latch rejim:rejim_1\|r_task has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "girlanda.v" "" { Text "D:/Quartus_Labs/girlanda/girlanda.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1514288267075 ""}  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1514288267075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rejim:rejim_1\|register_red\[0\] " "Latch rejim:rejim_1\|register_red\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rejim:rejim_1\|register_red\[0\] " "Ports D and ENA on the latch are fed by the same signal rejim:rejim_1\|register_red\[0\]" {  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1514288267076 ""}  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1514288267076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rejim:rejim_1\|register_red\[1\] " "Latch rejim:rejim_1\|register_red\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "girlanda.v" "" { Text "D:/Quartus_Labs/girlanda/girlanda.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1514288267076 ""}  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1514288267076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rejim:rejim_1\|register_red\[2\] " "Latch rejim:rejim_1\|register_red\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter\[0\] " "Ports D and ENA on the latch are fed by the same signal counter\[0\]" {  } { { "girlanda.v" "" { Text "D:/Quartus_Labs/girlanda/girlanda.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1514288267076 ""}  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1514288267076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rejim:rejim_1\|g_task " "Latch rejim:rejim_1\|g_task has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "girlanda.v" "" { Text "D:/Quartus_Labs/girlanda/girlanda.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1514288267076 ""}  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1514288267076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rejim:rejim_1\|register_green\[2\] " "Latch rejim:rejim_1\|register_green\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rejim:rejim_1\|register_green\[2\] " "Ports D and ENA on the latch are fed by the same signal rejim:rejim_1\|register_green\[2\]" {  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1514288267076 ""}  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1514288267076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rejim:rejim_1\|register_green\[0\] " "Latch rejim:rejim_1\|register_green\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rejim:rejim_1\|register_green\[0\] " "Ports D and ENA on the latch are fed by the same signal rejim:rejim_1\|register_green\[0\]" {  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1514288267076 ""}  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1514288267076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rejim:rejim_1\|register_green\[1\] " "Latch rejim:rejim_1\|register_green\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rejim:rejim_1\|register_green\[0\] " "Ports D and ENA on the latch are fed by the same signal rejim:rejim_1\|register_green\[0\]" {  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1514288267077 ""}  } { { "rejim.v" "" { Text "D:/Quartus_Labs/girlanda/rejim.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1514288267077 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/quartus13/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1514288267272 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1514288267273 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "d:/quartus13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 942 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1514288267539 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/quartus13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/quartus13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1514288267987 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1514288267987 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/quartus13/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514288268073 "|girlanda|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1514288268073 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus_Labs/girlanda/output_files/girlanda.map.smsg " "Generated suppressed messages file D:/Quartus_Labs/girlanda/output_files/girlanda.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1514288268394 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_1 83 84 0 0 1 " "Partially connected in-system debug instance \"auto_signaltap_1\" to 83 of its 84 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 1 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1514288268953 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1514288268995 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514288268995 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1240 " "Implemented 1240 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1514288269286 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1514288269286 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1158 " "Implemented 1158 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1514288269286 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1514288269286 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1514288269286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "621 " "Peak virtual memory: 621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1514288269381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 26 13:37:49 2017 " "Processing ended: Tue Dec 26 13:37:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1514288269381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1514288269381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1514288269381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1514288269381 ""}
