

================================================================
== Vitis HLS Report for 'conv2d_3x3'
================================================================
* Date:           Thu Jul 31 11:30:13 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        conv2d_3x3
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu1cg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.490 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                |                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                    |                Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_conv2d_3x3_Pipeline_VITIS_LOOP_88_2_fu_147  |conv2d_3x3_Pipeline_VITIS_LOOP_88_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_86_1  |        ?|        ?|         ?|          -|          -|  2049|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    -|      -|      -|    -|
|Expression       |        -|    -|      0|    224|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |        6|    -|    208|    773|    0|
|Memory           |        -|    -|      -|      -|    -|
|Multiplexer      |        -|    -|      -|    152|    -|
|Register         |        -|    -|    171|      -|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |        6|    0|    379|   1149|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      216|  216|  74880|  37440|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |        2|    0|     ~0|      3|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                    |                Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |grp_conv2d_3x3_Pipeline_VITIS_LOOP_88_2_fu_147  |conv2d_3x3_Pipeline_VITIS_LOOP_88_2  |        6|   0|  208|  773|    0|
    +------------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |Total                                           |                                     |        6|   0|  208|  773|    0|
    +------------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                          Variable Name                         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |row_3_fu_303_p2                                                 |         +|   0|  0|  19|          12|           1|
    |sum_12_fu_464_p2                                                |         +|   0|  0|  17|          12|          12|
    |sub_ln67_fu_448_p2                                              |         -|   0|  0|  18|          11|          11|
    |sum_10_fu_334_p2                                                |         -|   0|  0|  18|          11|          11|
    |sum_11_fu_458_p2                                                |         -|   0|  0|  17|          12|          12|
    |sum_fu_387_p2                                                   |         -|   0|  0|  18|          11|          11|
    |ap_predicate_op103_write_state4                                 |       and|   0|  0|   2|           1|           1|
    |grp_conv2d_3x3_Pipeline_VITIS_LOOP_88_2_fu_147_output_r_TREADY  |       and|   0|  0|   2|           1|           1|
    |cmp64_fu_272_p2                                                 |      icmp|   0|  0|  20|          12|          13|
    |cmp_fu_279_p2                                                   |      icmp|   0|  0|  19|          12|           1|
    |icmp_fu_296_p2                                                  |      icmp|   0|  0|  18|          11|           1|
    |icmp_ln72_fu_488_p2                                             |      icmp|   0|  0|   9|           2|           1|
    |ap_block_state4                                                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state5                                                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_io                                              |        or|   0|  0|   2|           1|           1|
    |or_ln70_fu_508_p2                                               |        or|   0|  0|   2|           1|           1|
    |select_ln70_1_fu_366_p3                                         |    select|   0|  0|   9|           1|          10|
    |select_ln70_2_fu_518_p3                                         |    select|   0|  0|   9|           1|          10|
    |select_ln70_3_fu_407_p3                                         |    select|   0|  0|   2|           1|           2|
    |select_ln70_4_fu_354_p3                                         |    select|   0|  0|   2|           1|           2|
    |select_ln70_5_fu_500_p3                                         |    select|   0|  0|   2|           1|           2|
    |select_ln70_fu_419_p3                                           |    select|   0|  0|   9|           1|          10|
    |xor_ln70_1_fu_348_p2                                            |       xor|   0|  0|   2|           1|           2|
    |xor_ln70_2_fu_494_p2                                            |       xor|   0|  0|   2|           1|           2|
    |xor_ln70_fu_401_p2                                              |       xor|   0|  0|   2|           1|           2|
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                           |          |   0|  0| 224|         121|         122|
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  31|          6|    1|          6|
    |input_r_TREADY_int_regslice   |   9|          2|    1|          2|
    |output_r_TDATA_blk_n          |   9|          2|    1|          2|
    |output_r_TDATA_int_regslice   |  26|          5|   16|         80|
    |output_r_TVALID_int_regslice  |  14|          3|    1|          3|
    |row_fu_88                     |   9|          2|   12|         24|
    |window_0_1_loc_0_fu_108       |   9|          2|   10|         20|
    |window_0_2_loc_0_fu_112       |   9|          2|   10|         20|
    |window_1_1_loc_0_fu_100       |   9|          2|   10|         20|
    |window_1_2_loc_0_fu_104       |   9|          2|   10|         20|
    |window_2_1_loc_0_fu_92        |   9|          2|   10|         20|
    |window_2_2_loc_0_fu_96        |   9|          2|   10|         20|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 152|         32|   92|        237|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                    |   5|   0|    5|          0|
    |ap_predicate_pred37_state4                                   |   1|   0|    1|          0|
    |ap_predicate_pred37_state5                                   |   1|   0|    1|          0|
    |ap_predicate_pred57_state4                                   |   1|   0|    1|          0|
    |ap_predicate_pred57_state5                                   |   1|   0|    1|          0|
    |ap_predicate_pred67_state4                                   |   1|   0|    1|          0|
    |ap_predicate_pred67_state5                                   |   1|   0|    1|          0|
    |cmp64_reg_666                                                |   1|   0|    1|          0|
    |cmp_reg_671                                                  |   1|   0|    1|          0|
    |grp_conv2d_3x3_Pipeline_VITIS_LOOP_88_2_fu_147_ap_start_reg  |   1|   0|    1|          0|
    |icmp_reg_676                                                 |   1|   0|    1|          0|
    |row_2_reg_644                                                |  12|   0|   12|          0|
    |row_3_reg_681                                                |  12|   0|   12|          0|
    |row_fu_88                                                    |  12|   0|   12|          0|
    |window_0_1                                                   |  10|   0|   10|          0|
    |window_0_1_loc_0_fu_108                                      |  10|   0|   10|          0|
    |window_0_2                                                   |  10|   0|   10|          0|
    |window_0_2_loc_0_fu_112                                      |  10|   0|   10|          0|
    |window_1_1                                                   |  10|   0|   10|          0|
    |window_1_1_loc_0_fu_100                                      |  10|   0|   10|          0|
    |window_1_2                                                   |  10|   0|   10|          0|
    |window_1_2_loc_0_fu_104                                      |  10|   0|   10|          0|
    |window_2_1                                                   |  10|   0|   10|          0|
    |window_2_1_loc_0_fu_92                                       |  10|   0|   10|          0|
    |window_2_2                                                   |  10|   0|   10|          0|
    |window_2_2_loc_0_fu_96                                       |  10|   0|   10|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        | 171|   0|  171|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------+-----+-----+--------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|    conv2d_3x3|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|    conv2d_3x3|  return value|
|input_r_TDATA    |   in|   16|          axis|       input_r|       pointer|
|input_r_TVALID   |   in|    1|          axis|       input_r|       pointer|
|input_r_TREADY   |  out|    1|          axis|       input_r|       pointer|
|output_r_TDATA   |  out|   16|          axis|      output_r|       pointer|
|output_r_TVALID  |  out|    1|          axis|      output_r|       pointer|
|output_r_TREADY  |   in|    1|          axis|      output_r|       pointer|
+-----------------+-----+-----+--------------+--------------+--------------+

