/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [26:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [23:0] celloutsig_0_22z;
  wire [28:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [4:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  reg [4:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [3:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  reg [6:0] celloutsig_0_45z;
  wire [9:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_84z;
  wire [5:0] celloutsig_0_85z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [5:0] celloutsig_1_16z;
  wire [26:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [23:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_0z[7] & celloutsig_0_1z);
  assign celloutsig_0_5z = ~(celloutsig_0_4z & celloutsig_0_0z[3]);
  assign celloutsig_0_31z = ~(celloutsig_0_23z[26] & celloutsig_0_30z);
  assign celloutsig_0_8z = !(celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_4z);
  assign celloutsig_1_8z = !(celloutsig_1_2z ? celloutsig_1_6z : celloutsig_1_7z);
  assign celloutsig_0_26z = !(celloutsig_0_15z ? celloutsig_0_18z : celloutsig_0_17z[8]);
  assign celloutsig_0_42z = ~celloutsig_0_23z[25];
  assign celloutsig_0_49z = ~((celloutsig_0_28z[0] | celloutsig_0_20z[0]) & celloutsig_0_23z[28]);
  assign celloutsig_0_84z = ~((celloutsig_0_2z | celloutsig_0_15z) & celloutsig_0_47z);
  assign celloutsig_1_4z = ~((celloutsig_1_3z | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_0_30z = ~((celloutsig_0_17z[4] | celloutsig_0_1z) & celloutsig_0_3z[2]);
  assign celloutsig_0_44z = celloutsig_0_6z | ~(celloutsig_0_10z);
  assign celloutsig_1_0z = in_data[130] | ~(in_data[160]);
  assign celloutsig_1_6z = celloutsig_1_4z | ~(in_data[191]);
  assign celloutsig_1_15z = celloutsig_1_6z | ~(celloutsig_1_7z);
  assign celloutsig_0_13z = celloutsig_0_12z | ~(celloutsig_0_3z[4]);
  assign celloutsig_0_24z = celloutsig_0_4z | ~(celloutsig_0_23z[26]);
  assign celloutsig_0_29z = celloutsig_0_26z | ~(celloutsig_0_18z);
  assign celloutsig_0_36z = celloutsig_0_23z[24:20] & celloutsig_0_7z;
  assign celloutsig_0_85z = { celloutsig_0_46z[9:5], celloutsig_0_63z } & { celloutsig_0_23z[5:1], celloutsig_0_49z };
  assign celloutsig_1_17z = { celloutsig_1_1z[23:3], celloutsig_1_1z[3], celloutsig_1_1z[3], celloutsig_1_1z[3], celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_0z } & { celloutsig_1_1z[20:11], celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_12z };
  assign celloutsig_0_28z = { celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_14z } & celloutsig_0_19z[7:5];
  assign celloutsig_0_7z = { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z } / { 1'h1, in_data[46], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_17z = { in_data[69], celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_2z } / { 1'h1, celloutsig_0_0z[8:1] };
  assign celloutsig_0_63z = celloutsig_0_17z[3:0] === { celloutsig_0_20z, celloutsig_0_44z };
  assign celloutsig_0_11z = { celloutsig_0_0z[7:3], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_6z } === in_data[37:26];
  assign celloutsig_0_14z = celloutsig_0_0z[6:0] === { in_data[71:67], celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_18z = { celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_9z } === { in_data[15:13], celloutsig_0_14z, celloutsig_0_15z };
  assign celloutsig_0_34z = { celloutsig_0_23z[5:4], celloutsig_0_26z, celloutsig_0_31z, celloutsig_0_30z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_31z, celloutsig_0_15z } === { celloutsig_0_0z, celloutsig_0_33z };
  assign celloutsig_1_3z = { celloutsig_1_1z[16:10], celloutsig_1_0z, celloutsig_1_0z } > in_data[159:151];
  assign celloutsig_0_9z = { celloutsig_0_0z[7:1], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z } > { in_data[79:75], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_19z = { in_data[141:140], celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_11z } > { celloutsig_1_13z, celloutsig_1_16z };
  assign celloutsig_0_1z = in_data[76:38] > { in_data[36:18], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_47z = ! { celloutsig_0_23z[8:3], celloutsig_0_29z, celloutsig_0_21z, celloutsig_0_38z, celloutsig_0_42z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_30z, celloutsig_0_25z, celloutsig_0_28z };
  assign celloutsig_1_7z = ! { celloutsig_1_1z[14], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_9z = ! { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_13z = ! celloutsig_1_10z;
  assign celloutsig_0_12z = ! { in_data[78:75], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_15z = ! { celloutsig_0_7z[4:2], celloutsig_0_1z };
  assign celloutsig_0_16z = ! { celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_2z = ! { celloutsig_0_0z[9:2], celloutsig_0_1z };
  assign celloutsig_0_25z = ! { celloutsig_0_0z[9:4], celloutsig_0_4z };
  assign celloutsig_1_16z = in_data[104] ? { celloutsig_1_10z[2:1], celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_2z } : { celloutsig_1_1z[18:16], celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_38z = ^ { in_data[33:17], celloutsig_0_24z, celloutsig_0_25z, celloutsig_0_4z };
  assign celloutsig_0_6z = ^ { in_data[56:49], celloutsig_0_3z };
  assign celloutsig_1_2z = ^ in_data[133:123];
  assign celloutsig_1_5z = ^ { in_data[162:157], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_11z = ^ { in_data[117:103], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_1_12z = ^ { celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_11z };
  assign celloutsig_1_18z = ^ celloutsig_1_17z[14:3];
  assign celloutsig_0_10z = ^ { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_21z = ^ { celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_33z = ^ { celloutsig_0_23z[12], celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_25z };
  assign celloutsig_0_43z = { celloutsig_0_29z, celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_13z } << { celloutsig_0_7z[3:1], celloutsig_0_10z };
  assign celloutsig_0_19z = { in_data[73:52], celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_10z } << { celloutsig_0_3z[2], celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_23z = { celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_7z } << { celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_19z };
  assign celloutsig_0_22z = { celloutsig_0_19z[17:5], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_7z } >> { celloutsig_0_19z[12:0], celloutsig_0_18z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[79:70] >>> in_data[38:29];
  assign celloutsig_0_46z = celloutsig_0_22z[16:7] >>> { celloutsig_0_45z[6], celloutsig_0_34z, celloutsig_0_10z, celloutsig_0_36z, celloutsig_0_6z, celloutsig_0_44z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_45z = 7'h00;
    else if (!clkin_data[32]) celloutsig_0_45z = { celloutsig_0_43z[0], celloutsig_0_34z, celloutsig_0_10z, celloutsig_0_29z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_9z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_10z = 4'h0;
    else if (!clkin_data[64]) celloutsig_1_10z = in_data[157:154];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_20z = 3'h0;
    else if (!clkin_data[32]) celloutsig_0_20z = { celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_18z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_3z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_3z = { celloutsig_0_0z[2:1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign { celloutsig_1_1z[3], celloutsig_1_1z[23:4] } = ~ { celloutsig_1_0z, in_data[184:165] };
  assign celloutsig_1_1z[2:0] = { celloutsig_1_1z[3], celloutsig_1_1z[3], celloutsig_1_1z[3] };
  assign { out_data[128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_84z, celloutsig_0_85z };
endmodule
