module wideexpr_00692(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {1{+($signed($signed(s0)))}};
  assign y1 = &(+(((s4)-(s5))>>>(6'sb110011)));
  assign y2 = ($signed(((+(s2))^(s0))>>>((ctrl[7]?2'sb10:(ctrl[1]?6'sb000011:3'sb010)))))<<<((ctrl[7]?(s1)&(((4'sb1011)<<<(s3))<<((u2)<<<(s6))):-(+((s3)<(4'sb0101)))));
  assign y3 = 1'sb1;
  assign y4 = (5'sb10110)>>>(($signed($signed(($signed(5'b10000))>>((($unsigned(1'sb1))+((4'b1011)^(3'sb001)))==(u4)))))<<(({4{1'sb1}})>>(({4'sb0111,4'sb0000})+({((u6)+({1{s1}}))^(((s5)+(s4))<=((ctrl[0]?s1:6'sb000000))),(ctrl[7]?+((ctrl[2]?4'sb1011:3'b010)):((ctrl[3]?2'sb01:1'sb1))^~((s7)<<<(5'sb11010))),$unsigned(3'b000)}))));
  assign y5 = (($signed((4'sb0011)^~(-($signed(3'sb011)))))+((+(s4))-(-(((2'b10)>=(s7))>>>($signed(s6))))))+((($signed(&((3'sb100)^~(5'sb10100))))<<(((3'sb000)<<({4{5'b11011}}))-((ctrl[3]?(3'sb010)-(1'sb1):3'sb110))))^((+({(s0)>>(s4),^(2'sb00),4'sb1000}))^((ctrl[1]?($signed(s1))|(1'sb0):($signed(s2))+(4'sb0010)))));
  assign y6 = 1'sb0;
  assign y7 = ($signed((ctrl[6]?((ctrl[3]?2'sb10:$unsigned(s6)))<=((s3)>(s4)):(({3{2'b10}})<<<(5'sb10101))<=({2{(ctrl[6]?s2:5'sb11110)}}))))^~({(($signed((6'sb111110)>(s1)))<<($unsigned((s6)>>>(s7))))<<((s1)>>(s6)),({s2,!((1'sb0)&(6'sb010010)),$signed($signed(s1)),(ctrl[0]?$unsigned(u2):+(1'b1))})<<(+({$signed(1'sb0),(ctrl[7]?4'sb0001:s2),u7})),4'sb0100});
endmodule
