Name:S.Sriharshan 
company:CODETECH IT SOLUTIONS 
ID:CT4VLSI4317 
Domain:VLSI 
Duration:JULY 10-2024 TO AUGUST 10-2024
Mentor:Neela Santhosh Kumar

Overview of Project

Objective:

The objective of this project is to Design digital circits like logic gates,adders and multiplexers using verilog HDL within vlsi software

key Activities:

To perform decision-making operations and task coordination

Technologies used:

Verilog HDL: Hardware description language to implement digital design
