--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_FC_V2_M3_MARKING.twx CNC2_FC_V2_M3_MARKING.ncd -o
CNC2_FC_V2_M3_MARKING.twr CNC2_FC_V2_M3_MARKING.pcf -ucf
CNC2_FC_V2_M3_MARKING.ucf

Design file:              CNC2_FC_V2_M3_MARKING.ncd
Physical constraint file: CNC2_FC_V2_M3_MARKING.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Tx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
M7.I                         BUFGMUX_X3Y14.I0                 0.681  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Rx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
N8.I                         BUFGMUX_X2Y10.I0                 0.739  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 269861362 paths analyzed, 15897 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.986ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA (SLICE_X2Y67.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.975ns (Levels of Logic = 6)
  Clock Path Skew:      1.892ns (1.420 - -0.472)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y53.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y45.B6      net (fanout=21)       1.402   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y45.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_RDState_FSM_FFd1
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X37Y49.C5      net (fanout=9)        0.584   AddressDecoderCS0n
    SLICE_X37Y49.C       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_Address_16
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_SacnHead_Select1
    SLICE_X39Y49.A5      net (fanout=6)        0.381   CNC2_FC_V2_M3_MARKING/SacnHead_Select
    SLICE_X39Y49.A       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_DataIn_7
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_363_o1
    SLICE_X33Y60.A6      net (fanout=9)        1.048   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_363_o
    SLICE_X33Y60.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/Mmux_m_NextTotalCount8
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X27Y59.D2      net (fanout=16)       1.268   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X27Y59.D       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<3>
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X23Y61.A3      net (fanout=7)        0.878   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X23Y61.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y67.CE       net (fanout=6)        6.111   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y67.CLK      Tceck                 0.304   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMD_O
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.975ns (2.303ns logic, 11.672ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      15.345ns (Levels of Logic = 5)
  Clock Path Skew:      0.164ns (0.529 - 0.365)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_ibus_WE to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y56.BQ      Tcko                  0.391   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_ibus_WE
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_ibus_WE
    SLICE_X38Y69.C1      net (fanout=24)       2.032   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_ibus_WE
    SLICE_X38Y69.C       Tilo                  0.204   CNC2_FC_V2_M3_MARKING/m_last_Led_Request
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/IBUS_Write1
    SLICE_X39Y49.A4      net (fanout=16)       2.019   CNC2_FC_V2_M3_MARKING/ibus_Write
    SLICE_X39Y49.A       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_DataIn_7
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_363_o1
    SLICE_X33Y60.A6      net (fanout=9)        1.048   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_363_o
    SLICE_X33Y60.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/Mmux_m_NextTotalCount8
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X27Y59.D2      net (fanout=16)       1.268   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X27Y59.D       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<3>
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X23Y61.A3      net (fanout=7)        0.878   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X23Y61.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y67.CE       net (fanout=6)        6.111   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y67.CLK      Tceck                 0.304   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMD_O
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     15.345ns (1.989ns logic, 13.356ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      14.753ns (Levels of Logic = 5)
  Clock Path Skew:      0.136ns (0.529 - 0.393)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_last_ibus_WE to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y60.AQ      Tcko                  0.408   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X38Y69.C3      net (fanout=23)       1.423   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X38Y69.C       Tilo                  0.204   CNC2_FC_V2_M3_MARKING/m_last_Led_Request
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/IBUS_Write1
    SLICE_X39Y49.A4      net (fanout=16)       2.019   CNC2_FC_V2_M3_MARKING/ibus_Write
    SLICE_X39Y49.A       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_DataIn_7
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_363_o1
    SLICE_X33Y60.A6      net (fanout=9)        1.048   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_363_o
    SLICE_X33Y60.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/Mmux_m_NextTotalCount8
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X27Y59.D2      net (fanout=16)       1.268   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X27Y59.D       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<3>
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X23Y61.A3      net (fanout=7)        0.878   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X23Y61.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y67.CE       net (fanout=6)        6.111   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y67.CLK      Tceck                 0.304   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMD_O
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     14.753ns (2.006ns logic, 12.747ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMB (SLICE_X2Y67.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.975ns (Levels of Logic = 6)
  Clock Path Skew:      1.892ns (1.420 - -0.472)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y53.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y45.B6      net (fanout=21)       1.402   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y45.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_RDState_FSM_FFd1
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X37Y49.C5      net (fanout=9)        0.584   AddressDecoderCS0n
    SLICE_X37Y49.C       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_Address_16
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_SacnHead_Select1
    SLICE_X39Y49.A5      net (fanout=6)        0.381   CNC2_FC_V2_M3_MARKING/SacnHead_Select
    SLICE_X39Y49.A       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_DataIn_7
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_363_o1
    SLICE_X33Y60.A6      net (fanout=9)        1.048   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_363_o
    SLICE_X33Y60.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/Mmux_m_NextTotalCount8
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X27Y59.D2      net (fanout=16)       1.268   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X27Y59.D       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<3>
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X23Y61.A3      net (fanout=7)        0.878   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X23Y61.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y67.CE       net (fanout=6)        6.111   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y67.CLK      Tceck                 0.304   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMD_O
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.975ns (2.303ns logic, 11.672ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      15.345ns (Levels of Logic = 5)
  Clock Path Skew:      0.164ns (0.529 - 0.365)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_ibus_WE to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y56.BQ      Tcko                  0.391   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_ibus_WE
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_ibus_WE
    SLICE_X38Y69.C1      net (fanout=24)       2.032   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_ibus_WE
    SLICE_X38Y69.C       Tilo                  0.204   CNC2_FC_V2_M3_MARKING/m_last_Led_Request
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/IBUS_Write1
    SLICE_X39Y49.A4      net (fanout=16)       2.019   CNC2_FC_V2_M3_MARKING/ibus_Write
    SLICE_X39Y49.A       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_DataIn_7
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_363_o1
    SLICE_X33Y60.A6      net (fanout=9)        1.048   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_363_o
    SLICE_X33Y60.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/Mmux_m_NextTotalCount8
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X27Y59.D2      net (fanout=16)       1.268   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X27Y59.D       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<3>
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X23Y61.A3      net (fanout=7)        0.878   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X23Y61.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y67.CE       net (fanout=6)        6.111   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y67.CLK      Tceck                 0.304   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMD_O
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     15.345ns (1.989ns logic, 13.356ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      14.753ns (Levels of Logic = 5)
  Clock Path Skew:      0.136ns (0.529 - 0.393)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_last_ibus_WE to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y60.AQ      Tcko                  0.408   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X38Y69.C3      net (fanout=23)       1.423   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X38Y69.C       Tilo                  0.204   CNC2_FC_V2_M3_MARKING/m_last_Led_Request
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/IBUS_Write1
    SLICE_X39Y49.A4      net (fanout=16)       2.019   CNC2_FC_V2_M3_MARKING/ibus_Write
    SLICE_X39Y49.A       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_DataIn_7
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_363_o1
    SLICE_X33Y60.A6      net (fanout=9)        1.048   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_363_o
    SLICE_X33Y60.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/Mmux_m_NextTotalCount8
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X27Y59.D2      net (fanout=16)       1.268   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X27Y59.D       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<3>
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X23Y61.A3      net (fanout=7)        0.878   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X23Y61.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y67.CE       net (fanout=6)        6.111   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y67.CLK      Tceck                 0.304   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMD_O
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     14.753ns (2.006ns logic, 12.747ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMC (SLICE_X2Y67.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.975ns (Levels of Logic = 6)
  Clock Path Skew:      1.892ns (1.420 - -0.472)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y53.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y45.B6      net (fanout=21)       1.402   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X39Y45.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_RDState_FSM_FFd1
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X37Y49.C5      net (fanout=9)        0.584   AddressDecoderCS0n
    SLICE_X37Y49.C       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_Address_16
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_SacnHead_Select1
    SLICE_X39Y49.A5      net (fanout=6)        0.381   CNC2_FC_V2_M3_MARKING/SacnHead_Select
    SLICE_X39Y49.A       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_DataIn_7
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_363_o1
    SLICE_X33Y60.A6      net (fanout=9)        1.048   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_363_o
    SLICE_X33Y60.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/Mmux_m_NextTotalCount8
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X27Y59.D2      net (fanout=16)       1.268   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X27Y59.D       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<3>
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X23Y61.A3      net (fanout=7)        0.878   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X23Y61.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y67.CE       net (fanout=6)        6.111   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y67.CLK      Tceck                 0.304   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMD_O
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.975ns (2.303ns logic, 11.672ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMC (RAM)
  Requirement:          25.000ns
  Data Path Delay:      15.345ns (Levels of Logic = 5)
  Clock Path Skew:      0.164ns (0.529 - 0.365)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_ibus_WE to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y56.BQ      Tcko                  0.391   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_ibus_WE
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_ibus_WE
    SLICE_X38Y69.C1      net (fanout=24)       2.032   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_ibus_WE
    SLICE_X38Y69.C       Tilo                  0.204   CNC2_FC_V2_M3_MARKING/m_last_Led_Request
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/IBUS_Write1
    SLICE_X39Y49.A4      net (fanout=16)       2.019   CNC2_FC_V2_M3_MARKING/ibus_Write
    SLICE_X39Y49.A       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_DataIn_7
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_363_o1
    SLICE_X33Y60.A6      net (fanout=9)        1.048   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_363_o
    SLICE_X33Y60.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/Mmux_m_NextTotalCount8
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X27Y59.D2      net (fanout=16)       1.268   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X27Y59.D       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<3>
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X23Y61.A3      net (fanout=7)        0.878   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X23Y61.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y67.CE       net (fanout=6)        6.111   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y67.CLK      Tceck                 0.304   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMD_O
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     15.345ns (1.989ns logic, 13.356ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMC (RAM)
  Requirement:          25.000ns
  Data Path Delay:      14.753ns (Levels of Logic = 5)
  Clock Path Skew:      0.136ns (0.529 - 0.393)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_last_ibus_WE to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y60.AQ      Tcko                  0.408   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X38Y69.C3      net (fanout=23)       1.423   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X38Y69.C       Tilo                  0.204   CNC2_FC_V2_M3_MARKING/m_last_Led_Request
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/IBUS_Write1
    SLICE_X39Y49.A4      net (fanout=16)       2.019   CNC2_FC_V2_M3_MARKING/ibus_Write
    SLICE_X39Y49.A       Tilo                  0.259   LocalBusBridgeAleDec_inst/m_DataIn_7
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_363_o1
    SLICE_X33Y60.A6      net (fanout=9)        1.048   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/IBUS_Select_IBUS_Write_AND_363_o
    SLICE_X33Y60.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/Mmux_m_NextTotalCount8
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad1
    SLICE_X27Y59.D2      net (fanout=16)       1.268   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<0>
    SLICE_X27Y59.D       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_TotalCount<3>
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X23Y61.A3      net (fanout=7)        0.878   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X23Y61.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y67.CE       net (fanout=6)        6.111   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X2Y67.CLK      Tceck                 0.304   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMD_O
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     14.753ns (2.006ns logic, 12.747ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_1 (SLICE_X19Y41.D5), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_1 (FF)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.900ns (Levels of Logic = 3)
  Clock Path Skew:      1.472ns (1.135 - -0.337)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_1 to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y29.CQ      Tcko                  0.198   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/reg_dout_1
    SLICE_X18Y26.D5      net (fanout=1)        0.454   ML3MST_inst/reg_dout<1>
    SLICE_X18Y26.D       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_cyclic_count_d<22>
                                                       ML3MST_inst/Mmux_host_data_r121
    SLICE_X19Y41.C6      net (fanout=2)        0.651   LB_MIII_DataOut<1>
    SLICE_X19Y41.C       Tilo                  0.156   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit<1>
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<1>LogicTrst
    SLICE_X19Y41.D5      net (fanout=74)       0.070   CNC2_FC_V2_M3_MARKING/ibus_DataIn<1>
    SLICE_X19Y41.CLK     Tah         (-Th)    -0.215   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit<1>
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_NextPostFIFOCommit21
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_1
    -------------------------------------------------  ---------------------------
    Total                                      1.900ns (0.725ns logic, 1.175ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_1 (FF)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.982ns (Levels of Logic = 3)
  Clock Path Skew:      1.490ns (1.135 - -0.355)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_1 to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y51.CQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<1>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_1
    SLICE_X32Y46.C5      net (fanout=1)        0.287   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<1>
    SLICE_X32Y46.C       Tilo                  0.142   LocalBusBridgeMIII_inst/m_DataIn<2>
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<1>LogicTrst_SW0
    SLICE_X19Y41.C1      net (fanout=3)        0.914   N28
    SLICE_X19Y41.C       Tilo                  0.156   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit<1>
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<1>LogicTrst
    SLICE_X19Y41.D5      net (fanout=74)       0.070   CNC2_FC_V2_M3_MARKING/ibus_DataIn<1>
    SLICE_X19Y41.CLK     Tah         (-Th)    -0.215   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit<1>
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_NextPostFIFOCommit21
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_1
    -------------------------------------------------  ---------------------------
    Total                                      1.982ns (0.711ns logic, 1.271ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.197ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_17 (FF)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.064ns (Levels of Logic = 3)
  Clock Path Skew:      1.457ns (1.135 - -0.322)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_17 to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y33.CQ      Tcko                  0.198   ML3MST_inst/reg_dout<17>
                                                       ML3MST_inst/reg_dout_17
    SLICE_X14Y33.B4      net (fanout=1)        0.471   ML3MST_inst/reg_dout<17>
    SLICE_X14Y33.B       Tilo                  0.156   LB_MIII_DataOut<17>
                                                       ML3MST_inst/Mmux_host_data_r91
    SLICE_X19Y41.C4      net (fanout=2)        0.798   LB_MIII_DataOut<17>
    SLICE_X19Y41.C       Tilo                  0.156   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit<1>
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<1>LogicTrst
    SLICE_X19Y41.D5      net (fanout=74)       0.070   CNC2_FC_V2_M3_MARKING/ibus_DataIn<1>
    SLICE_X19Y41.CLK     Tah         (-Th)    -0.215   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit<1>
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_NextPostFIFOCommit21
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_PostFIFOCommit_1
    -------------------------------------------------  ---------------------------
    Total                                      2.064ns (0.725ns logic, 1.339ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMC (SLICE_X22Y41.CX), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_30 (FF)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.879ns (Levels of Logic = 2)
  Clock Path Skew:      1.450ns (1.113 - -0.337)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_30 to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y41.DQ      Tcko                  0.198   ML3MST_inst/reg_dout<30>
                                                       ML3MST_inst/reg_dout_30
    SLICE_X24Y44.A3      net (fanout=1)        0.391   ML3MST_inst/reg_dout<30>
    SLICE_X24Y44.A       Tilo                  0.142   N54
                                                       ML3MST_inst/Mmux_host_data_r241
    SLICE_X24Y44.C1      net (fanout=2)        0.720   LB_MIII_DataOut<30>
    SLICE_X24Y44.C       Tilo                  0.142   N54
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<14>LogicTrst
    SLICE_X22Y41.CX      net (fanout=63)       0.384   CNC2_FC_V2_M3_MARKING/ibus_DataIn<14>
    SLICE_X22Y41.CLK     Tdh         (-Th)     0.098   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMD_O
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      1.879ns (0.384ns logic, 1.495ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_14 (FF)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.906ns (Levels of Logic = 2)
  Clock Path Skew:      1.412ns (1.113 - -0.299)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_14 to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y33.BQ      Tcko                  0.200   ML3MST_inst/reg_dout<15>
                                                       ML3MST_inst/reg_dout_14
    SLICE_X24Y44.B5      net (fanout=1)        0.765   ML3MST_inst/reg_dout<14>
    SLICE_X24Y44.B       Tilo                  0.142   N54
                                                       ML3MST_inst/Mmux_host_data_r61
    SLICE_X24Y44.C4      net (fanout=2)        0.371   LB_MIII_DataOut<14>
    SLICE_X24Y44.C       Tilo                  0.142   N54
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<14>LogicTrst
    SLICE_X22Y41.CX      net (fanout=63)       0.384   CNC2_FC_V2_M3_MARKING/ibus_DataIn<14>
    SLICE_X22Y41.CLK     Tdh         (-Th)     0.098   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMD_O
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      1.906ns (0.386ns logic, 1.520ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.921ns (Levels of Logic = 3)
  Clock Path Skew:      1.403ns (1.113 - -0.290)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y44.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X33Y44.D5      net (fanout=7)        0.446   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X33Y44.D       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X24Y44.D3      net (fanout=16)       0.531   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X24Y44.D       Tilo                  0.142   N54
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<14>LogicTrst_SW0
    SLICE_X24Y44.C6      net (fanout=3)        0.018   N54
    SLICE_X24Y44.C       Tilo                  0.142   N54
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<14>LogicTrst
    SLICE_X22Y41.CX      net (fanout=63)       0.384   CNC2_FC_V2_M3_MARKING/ibus_DataIn<14>
    SLICE_X22Y41.CLK     Tdh         (-Th)     0.098   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMD_O
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (0.542ns logic, 1.379ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24_RAMA (SLICE_X18Y41.AX), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_6 (FF)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.883ns (Levels of Logic = 2)
  Clock Path Skew:      1.440ns (1.135 - -0.305)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_6 to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y29.AQ      Tcko                  0.198   ML3MST_inst/reg_dout<7>
                                                       ML3MST_inst/reg_dout_6
    SLICE_X20Y34.D6      net (fanout=1)        0.494   ML3MST_inst/reg_dout<6>
    SLICE_X20Y34.D       Tilo                  0.142   LB_MIII_DataOut<6>
                                                       ML3MST_inst/Mmux_host_data_r291
    SLICE_X20Y40.A4      net (fanout=2)        0.689   LB_MIII_DataOut<6>
    SLICE_X20Y40.A       Tilo                  0.142   N38
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<6>LogicTrst
    SLICE_X18Y41.AX      net (fanout=66)       0.338   CNC2_FC_V2_M3_MARKING/ibus_DataIn<6>
    SLICE_X18Y41.CLK     Tdh         (-Th)     0.120   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24_RAMD_O
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      1.883ns (0.362ns logic, 1.521ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_22 (FF)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.965ns (Levels of Logic = 2)
  Clock Path Skew:      1.445ns (1.135 - -0.310)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_22 to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y38.AQ      Tcko                  0.198   ML3MST_inst/reg_dout<23>
                                                       ML3MST_inst/reg_dout_22
    SLICE_X19Y38.C4      net (fanout=1)        0.197   ML3MST_inst/reg_dout<22>
    SLICE_X19Y38.C       Tilo                  0.156   LB_MIII_DataOut<22>
                                                       ML3MST_inst/Mmux_host_data_r151
    SLICE_X20Y40.A6      net (fanout=2)        1.054   LB_MIII_DataOut<22>
    SLICE_X20Y40.A       Tilo                  0.142   N38
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<6>LogicTrst
    SLICE_X18Y41.AX      net (fanout=66)       0.338   CNC2_FC_V2_M3_MARKING/ibus_DataIn<6>
    SLICE_X18Y41.CLK     Tdh         (-Th)     0.120   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24_RAMD_O
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      1.965ns (0.376ns logic, 1.589ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.307ns (Levels of Logic = 3)
  Clock Path Skew:      1.425ns (1.135 - -0.290)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y44.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X33Y44.D5      net (fanout=7)        0.446   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X33Y44.D       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X20Y40.B6      net (fanout=16)       0.788   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X20Y40.B       Tilo                  0.142   N38
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<6>LogicTrst_SW0
    SLICE_X20Y40.A3      net (fanout=3)        0.215   N38
    SLICE_X20Y40.A       Tilo                  0.142   N38
                                                       CNC2_FC_V2_M3_MARKING/ibus_DataIn<6>LogicTrst
    SLICE_X18Y41.AX      net (fanout=66)       0.338   CNC2_FC_V2_M3_MARKING/ibus_DataIn<6>
    SLICE_X18Y41.CLK     Tdh         (-Th)     0.120   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24_RAMD_O
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.307ns (0.520ns logic, 1.787ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 145760 paths analyzed, 615 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.488ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27 (SLICE_X53Y41.A2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.328ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.349 - 0.350)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y46.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    SLICE_X53Y41.C5      net (fanout=11)       1.697   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<0>
    SLICE_X53Y41.CMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<27>_SW0
    SLICE_X53Y41.A2      net (fanout=1)        0.605   ML3MST_inst/N390
    SLICE_X53Y41.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27
    -------------------------------------------------  ---------------------------
    Total                                      3.328ns (1.026ns logic, 2.302ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_31 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.842ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.349 - 0.358)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 60.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_31 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y46.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_31
    SLICE_X53Y41.C4      net (fanout=2)        1.211   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<31>
    SLICE_X53Y41.CMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<27>_SW0
    SLICE_X53Y41.A2      net (fanout=1)        0.605   ML3MST_inst/N390
    SLICE_X53Y41.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27
    -------------------------------------------------  ---------------------------
    Total                                      2.842ns (1.026ns logic, 1.816ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_26 (SLICE_X53Y41.B4), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.996ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.349 - 0.350)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y46.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    SLICE_X53Y41.C5      net (fanout=11)       1.697   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<0>
    SLICE_X53Y41.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<26>_SW0
    SLICE_X53Y41.B4      net (fanout=1)        0.327   ML3MST_inst/N388
    SLICE_X53Y41.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<26>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_26
    -------------------------------------------------  ---------------------------
    Total                                      2.996ns (0.972ns logic, 2.024ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_30 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_26 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.354ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.349 - 0.355)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 60.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_30 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y44.AMUX    Tshcko                0.461   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_30
    SLICE_X53Y41.C3      net (fanout=2)        0.985   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<30>
    SLICE_X53Y41.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<26>_SW0
    SLICE_X53Y41.B4      net (fanout=1)        0.327   ML3MST_inst/N388
    SLICE_X53Y41.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<26>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_26
    -------------------------------------------------  ---------------------------
    Total                                      2.354ns (1.042ns logic, 1.312ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24 (SLICE_X53Y43.A2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.974ns (Levels of Logic = 2)
  Clock Path Skew:      0.005ns (0.355 - 0.350)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y46.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    SLICE_X53Y43.C5      net (fanout=11)       1.343   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<0>
    SLICE_X53Y43.CMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<24>_SW0
    SLICE_X53Y43.A2      net (fanout=1)        0.605   ML3MST_inst/N386
    SLICE_X53Y43.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<24>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24
    -------------------------------------------------  ---------------------------
    Total                                      2.974ns (1.026ns logic, 1.948ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_28 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.289ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.157 - 0.160)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 60.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_28 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y41.DQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_28
    SLICE_X53Y43.C4      net (fanout=2)        0.658   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
    SLICE_X53Y43.CMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<24>_SW0
    SLICE_X53Y43.A2      net (fanout=1)        0.605   ML3MST_inst/N386
    SLICE_X53Y43.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<24>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24
    -------------------------------------------------  ---------------------------
    Total                                      2.289ns (1.026ns logic, 1.263ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_24 (SLICE_X52Y42.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_24 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_24 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y42.AQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_24
    SLICE_X52Y42.A6      net (fanout=2)        0.022   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<24>
    SLICE_X52Y42.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_24_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_24
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27 (SLICE_X52Y42.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y42.DQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27
    SLICE_X52Y42.D6      net (fanout=2)        0.022   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<27>
    SLICE_X52Y42.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_27
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19 (SLICE_X52Y45.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y45.DQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19
    SLICE_X52Y45.D6      net (fanout=2)        0.023   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<19>
    SLICE_X52Y45.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_19
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y18.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y16.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TX_CLK/I0
  Logical resource: BUFG_inst_TX_CLK/I0
  Location pin: BUFGMUX_X3Y14.I0
  Clock network: IBUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 195 paths analyzed, 158 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.173ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (SLICE_X37Y7.A2), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.107ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.349 - 0.380)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y6.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X40Y7.A4       net (fanout=2)        1.424   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X40Y7.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o15
    SLICE_X37Y7.A2       net (fanout=1)        0.765   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o14
    SLICE_X37Y7.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      3.107ns (0.918ns logic, 2.189ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.752ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.256 - 0.262)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y7.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    SLICE_X40Y7.A5       net (fanout=3)        1.069   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
    SLICE_X40Y7.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o15
    SLICE_X37Y7.A2       net (fanout=1)        0.765   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o14
    SLICE_X37Y7.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      2.752ns (0.918ns logic, 1.834ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.548ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.256 - 0.262)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y7.CMUX     Tshcko                0.461   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    SLICE_X40Y7.A6       net (fanout=3)        0.795   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<4>
    SLICE_X40Y7.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o15
    SLICE_X37Y7.A2       net (fanout=1)        0.765   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o14
    SLICE_X37Y7.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      2.548ns (0.988ns logic, 1.560ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (SLICE_X37Y7.A1), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.999ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.256 - 0.278)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y8.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4
    SLICE_X39Y7.A6       net (fanout=2)        1.406   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<4>
    SLICE_X39Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fsmfake2<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o12
    SLICE_X37Y7.A1       net (fanout=1)        0.621   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o11
    SLICE_X37Y7.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      2.999ns (0.972ns logic, 2.027ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.354ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.256 - 0.283)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y5.DQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3
    SLICE_X39Y7.A1       net (fanout=2)        0.761   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
    SLICE_X39Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fsmfake2<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o12
    SLICE_X37Y7.A1       net (fanout=1)        0.621   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o11
    SLICE_X37Y7.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      2.354ns (0.972ns logic, 1.382ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.227ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.256 - 0.278)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y8.BQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3
    SLICE_X39Y7.A2       net (fanout=2)        0.634   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<3>
    SLICE_X39Y7.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fsmfake2<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o12
    SLICE_X37Y7.A1       net (fanout=1)        0.621   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o11
    SLICE_X37Y7.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      2.227ns (0.972ns logic, 1.255ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 (SLICE_X48Y3.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.708ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.332 - 0.335)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y5.DQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X49Y3.A4       net (fanout=1)        0.906   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X49Y3.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1
    SLICE_X48Y3.SR       net (fanout=1)        0.811   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X48Y3.CLK      Trck                  0.285   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      2.708ns (0.991ns logic, 1.717ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.197ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.152 - 0.156)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y5.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X49Y3.A6       net (fanout=3)        0.451   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X49Y3.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1
    SLICE_X48Y3.SR       net (fanout=1)        0.811   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X48Y3.CLK      Trck                  0.285   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      2.197ns (0.935ns logic, 1.262ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (SLICE_X34Y5.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.290ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.087 - 0.091)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y5.BQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    SLICE_X34Y5.D4       net (fanout=2)        0.220   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
    SLICE_X34Y5.CLK      Tah         (-Th)     0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.290ns (0.070ns logic, 0.220ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (SLICE_X34Y5.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.290ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.087 - 0.091)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y5.BQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    SLICE_X34Y5.D4       net (fanout=2)        0.220   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
    SLICE_X34Y5.CLK      Tah         (-Th)     0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.290ns (0.070ns logic, 0.220ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (SLICE_X34Y5.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.290ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.087 - 0.091)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y5.BQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    SLICE_X34Y5.D4       net (fanout=2)        0.220   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
    SLICE_X34Y5.CLK      Tah         (-Th)     0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.290ns (0.070ns logic, 0.220ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RX_CLK/I0
  Logical resource: BUFG_inst_RX_CLK/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: IBUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X34Y5.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X34Y5.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;

 1305 paths analyzed, 422 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_8 (SLICE_X22Y30.A6), 52 paths
--------------------------------------------------------------------------------
Delay (setup path):     10.080ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      9.268ns (Levels of Logic = 7)
  Clock Path Skew:      -0.317ns (1.556 - 1.873)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y9.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55
    SLICE_X38Y24.D1      net (fanout=15)       3.813   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55
    SLICE_X38Y24.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_ddd<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X38Y24.A5      net (fanout=1)        0.330   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X38Y24.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_ddd<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X36Y23.A6      net (fanout=2)        0.348   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X36Y23.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X36Y23.B4      net (fanout=1)        0.379   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X36Y23.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X36Y23.D1      net (fanout=1)        0.443   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X36Y23.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X32Y30.C5      net (fanout=1)        1.070   ML3MST_inst/mux30_122
    SLICE_X32Y30.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[1]
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X22Y30.A6      net (fanout=1)        0.708   ML3MST_inst/mux30_7
    SLICE_X22Y30.CLK     Tas                   0.289   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                      9.268ns (2.177ns logic, 7.091ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.606ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      7.794ns (Levels of Logic = 7)
  Clock Path Skew:      -0.317ns (1.556 - 1.873)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y9.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56
    SLICE_X38Y24.D2      net (fanout=31)       2.339   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56
    SLICE_X38Y24.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_ddd<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X38Y24.A5      net (fanout=1)        0.330   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X38Y24.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_ddd<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X36Y23.A6      net (fanout=2)        0.348   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X36Y23.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X36Y23.B4      net (fanout=1)        0.379   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X36Y23.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X36Y23.D1      net (fanout=1)        0.443   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X36Y23.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X32Y30.C5      net (fanout=1)        1.070   ML3MST_inst/mux30_122
    SLICE_X32Y30.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[1]
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X22Y30.A6      net (fanout=1)        0.708   ML3MST_inst/mux30_7
    SLICE_X22Y30.CLK     Tas                   0.289   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                      7.794ns (2.177ns logic, 5.617ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.522ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      7.710ns (Levels of Logic = 7)
  Clock Path Skew:      -0.317ns (1.556 - 1.873)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y9.DQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
    SLICE_X38Y24.D6      net (fanout=16)       2.255   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
    SLICE_X38Y24.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_ddd<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X38Y24.A5      net (fanout=1)        0.330   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X38Y24.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_ddd<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X36Y23.A6      net (fanout=2)        0.348   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X36Y23.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X36Y23.B4      net (fanout=1)        0.379   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X36Y23.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X36Y23.D1      net (fanout=1)        0.443   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X36Y23.CMUX    Topdc                 0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X32Y30.C5      net (fanout=1)        1.070   ML3MST_inst/mux30_122
    SLICE_X32Y30.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[1]
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X22Y30.A6      net (fanout=1)        0.708   ML3MST_inst/mux30_7
    SLICE_X22Y30.CLK     Tas                   0.289   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                      7.710ns (2.177ns logic, 5.533ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_11 (SLICE_X25Y32.C3), 36 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.627ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86 (FF)
  Destination:          ML3MST_inst/reg_dout_11 (FF)
  Data Path Delay:      8.718ns (Levels of Logic = 7)
  Clock Path Skew:      -0.414ns (1.549 - 1.963)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86 to ML3MST_inst/reg_dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y18.BQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86
    SLICE_X37Y24.A5      net (fanout=353)      1.799   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd86
    SLICE_X37Y24.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]211
    SLICE_X40Y26.D6      net (fanout=2)        0.679   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]21
    SLICE_X40Y26.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X40Y26.C4      net (fanout=1)        0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]
    SLICE_X40Y26.C       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]2
    SLICE_X32Y25.A2      net (fanout=1)        1.032   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X32Y25.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/rx_cyclic_buf_b_top<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X32Y25.B4      net (fanout=1)        0.379   ML3MST_inst/debug_info_10<11>
    SLICE_X32Y25.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/rx_cyclic_buf_b_top<11>
                                                       ML3MST_inst/mux2_122
    SLICE_X25Y32.D1      net (fanout=1)        1.468   ML3MST_inst/mux2_122
    SLICE_X25Y32.D       Tilo                  0.259   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/mux2_7
    SLICE_X25Y32.C3      net (fanout=1)        0.846   ML3MST_inst/mux2_7
    SLICE_X25Y32.CLK     Tas                   0.322   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>31
                                                       ML3MST_inst/reg_dout_11
    -------------------------------------------------  ---------------------------
    Total                                      8.718ns (2.068ns logic, 6.650ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.409ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd1 (FF)
  Destination:          ML3MST_inst/reg_dout_11 (FF)
  Data Path Delay:      8.587ns (Levels of Logic = 7)
  Clock Path Skew:      -0.327ns (1.549 - 1.876)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd1 to ML3MST_inst/reg_dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y23.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd1
    SLICE_X37Y24.A3      net (fanout=8)        1.685   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd1
    SLICE_X37Y24.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]211
    SLICE_X40Y26.D6      net (fanout=2)        0.679   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]21
    SLICE_X40Y26.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X40Y26.C4      net (fanout=1)        0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]
    SLICE_X40Y26.C       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]2
    SLICE_X32Y25.A2      net (fanout=1)        1.032   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X32Y25.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/rx_cyclic_buf_b_top<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X32Y25.B4      net (fanout=1)        0.379   ML3MST_inst/debug_info_10<11>
    SLICE_X32Y25.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/rx_cyclic_buf_b_top<11>
                                                       ML3MST_inst/mux2_122
    SLICE_X25Y32.D1      net (fanout=1)        1.468   ML3MST_inst/mux2_122
    SLICE_X25Y32.D       Tilo                  0.259   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/mux2_7
    SLICE_X25Y32.C3      net (fanout=1)        0.846   ML3MST_inst/mux2_7
    SLICE_X25Y32.CLK     Tas                   0.322   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>31
                                                       ML3MST_inst/reg_dout_11
    -------------------------------------------------  ---------------------------
    Total                                      8.587ns (2.051ns logic, 6.536ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.203ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42 (FF)
  Destination:          ML3MST_inst/reg_dout_11 (FF)
  Data Path Delay:      8.355ns (Levels of Logic = 8)
  Clock Path Skew:      -0.353ns (1.549 - 1.902)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42 to ML3MST_inst/reg_dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y23.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
    SLICE_X40Y26.A1      net (fanout=44)       0.877   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
    SLICE_X40Y26.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT7121
    SLICE_X40Y26.B4      net (fanout=4)        0.403   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT712
    SLICE_X40Y26.BMUX    Tilo                  0.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]11
    SLICE_X40Y26.D1      net (fanout=10)       0.655   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X40Y26.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X40Y26.C4      net (fanout=1)        0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]
    SLICE_X40Y26.C       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]2
    SLICE_X32Y25.A2      net (fanout=1)        1.032   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X32Y25.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/rx_cyclic_buf_b_top<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X32Y25.B4      net (fanout=1)        0.379   ML3MST_inst/debug_info_10<11>
    SLICE_X32Y25.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/rx_cyclic_buf_b_top<11>
                                                       ML3MST_inst/mux2_122
    SLICE_X25Y32.D1      net (fanout=1)        1.468   ML3MST_inst/mux2_122
    SLICE_X25Y32.D       Tilo                  0.259   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/mux2_7
    SLICE_X25Y32.C3      net (fanout=1)        0.846   ML3MST_inst/mux2_7
    SLICE_X25Y32.CLK     Tas                   0.322   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>31
                                                       ML3MST_inst/reg_dout_11
    -------------------------------------------------  ---------------------------
    Total                                      8.355ns (2.248ns logic, 6.107ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_0 (SLICE_X27Y29.A5), 61 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.132ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd31 (FF)
  Destination:          ML3MST_inst/reg_dout_0 (FF)
  Data Path Delay:      8.292ns (Levels of Logic = 7)
  Clock Path Skew:      -0.345ns (1.533 - 1.878)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd31 to ML3MST_inst/reg_dout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y10.BQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd35
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd31
    SLICE_X26Y22.B3      net (fanout=51)       2.178   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd31
    SLICE_X26Y22.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]1
    SLICE_X26Y22.A5      net (fanout=1)        0.222   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]
    SLICE_X26Y22.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]2
    SLICE_X24Y23.A3      net (fanout=1)        0.979   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]1
    SLICE_X24Y23.A       Tilo                  0.205   ML3MST_inst/debug_info_11<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]3
    SLICE_X24Y23.C1      net (fanout=1)        0.441   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]2
    SLICE_X24Y23.CMUX    Tilo                  0.251   ML3MST_inst/debug_info_11<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]4
    SLICE_X32Y24.D4      net (fanout=1)        1.165   ML3MST_inst/debug_info_11<0>
    SLICE_X32Y24.D       Tilo                  0.205   ML3MST_inst/mux_122
                                                       ML3MST_inst/mux_122
    SLICE_X27Y29.B3      net (fanout=1)        1.064   ML3MST_inst/mux_122
    SLICE_X27Y29.B       Tilo                  0.259   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/mux_7
    SLICE_X27Y29.A5      net (fanout=1)        0.187   ML3MST_inst/mux_7
    SLICE_X27Y29.CLK     Tas                   0.322   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/host_addr<6>16
                                                       ML3MST_inst/reg_dout_0
    -------------------------------------------------  ---------------------------
    Total                                      8.292ns (2.056ns logic, 6.236ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.060ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd35 (FF)
  Destination:          ML3MST_inst/reg_dout_0 (FF)
  Data Path Delay:      8.220ns (Levels of Logic = 7)
  Clock Path Skew:      -0.345ns (1.533 - 1.878)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd35 to ML3MST_inst/reg_dout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y10.DQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd35
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd35
    SLICE_X26Y22.B1      net (fanout=8)        2.106   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd35
    SLICE_X26Y22.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]1
    SLICE_X26Y22.A5      net (fanout=1)        0.222   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]
    SLICE_X26Y22.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]2
    SLICE_X24Y23.A3      net (fanout=1)        0.979   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]1
    SLICE_X24Y23.A       Tilo                  0.205   ML3MST_inst/debug_info_11<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]3
    SLICE_X24Y23.C1      net (fanout=1)        0.441   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]2
    SLICE_X24Y23.CMUX    Tilo                  0.251   ML3MST_inst/debug_info_11<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]4
    SLICE_X32Y24.D4      net (fanout=1)        1.165   ML3MST_inst/debug_info_11<0>
    SLICE_X32Y24.D       Tilo                  0.205   ML3MST_inst/mux_122
                                                       ML3MST_inst/mux_122
    SLICE_X27Y29.B3      net (fanout=1)        1.064   ML3MST_inst/mux_122
    SLICE_X27Y29.B       Tilo                  0.259   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/mux_7
    SLICE_X27Y29.A5      net (fanout=1)        0.187   ML3MST_inst/mux_7
    SLICE_X27Y29.CLK     Tas                   0.322   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/host_addr<6>16
                                                       ML3MST_inst/reg_dout_0
    -------------------------------------------------  ---------------------------
    Total                                      8.220ns (2.056ns logic, 6.164ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.970ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd25 (FF)
  Destination:          ML3MST_inst/reg_dout_0 (FF)
  Data Path Delay:      8.124ns (Levels of Logic = 7)
  Clock Path Skew:      -0.351ns (1.533 - 1.884)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 62.500ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd25 to ML3MST_inst/reg_dout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y15.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd26
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd25
    SLICE_X26Y22.B4      net (fanout=16)       2.027   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd25
    SLICE_X26Y22.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]1
    SLICE_X26Y22.A5      net (fanout=1)        0.222   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]
    SLICE_X26Y22.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]2
    SLICE_X24Y23.A3      net (fanout=1)        0.979   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]1
    SLICE_X24Y23.A       Tilo                  0.205   ML3MST_inst/debug_info_11<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]3
    SLICE_X24Y23.C1      net (fanout=1)        0.441   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]2
    SLICE_X24Y23.CMUX    Tilo                  0.251   ML3MST_inst/debug_info_11<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[0]4
    SLICE_X32Y24.D4      net (fanout=1)        1.165   ML3MST_inst/debug_info_11<0>
    SLICE_X32Y24.D       Tilo                  0.205   ML3MST_inst/mux_122
                                                       ML3MST_inst/mux_122
    SLICE_X27Y29.B3      net (fanout=1)        1.064   ML3MST_inst/mux_122
    SLICE_X27Y29.B       Tilo                  0.259   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/mux_7
    SLICE_X27Y29.A5      net (fanout=1)        0.187   ML3MST_inst/mux_7
    SLICE_X27Y29.CLK     Tas                   0.322   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/host_addr<6>16
                                                       ML3MST_inst/reg_dout_0
    -------------------------------------------------  ---------------------------
    Total                                      8.124ns (2.039ns logic, 6.085ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rs_CMD_clr_d_20 (SLICE_X35Y42.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.119ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_20 (FF)
  Destination:          ML3MST_inst/reg_rs_CMD_clr_d_20 (FF)
  Data Path Delay:      0.472ns (Levels of Logic = 0)
  Clock Path Skew:      0.096ns (0.916 - 0.820)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 50.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_20 to ML3MST_inst/reg_rs_CMD_clr_d_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y40.CQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_20
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_20
    SLICE_X35Y42.CX      net (fanout=2)        0.215   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_20
    SLICE_X35Y42.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/reg_rs_CMD_clr_d<21>
                                                       ML3MST_inst/reg_rs_CMD_clr_d_20
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.257ns logic, 0.215ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rs_CMD_clr_d_16 (SLICE_X39Y39.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.041ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_16 (FF)
  Destination:          ML3MST_inst/reg_rs_CMD_clr_d_16 (FF)
  Data Path Delay:      0.534ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (0.921 - 0.841)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 50.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_16 to ML3MST_inst/reg_rs_CMD_clr_d_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y39.AQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_17
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_16
    SLICE_X39Y39.CX      net (fanout=2)        0.277   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_16
    SLICE_X39Y39.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/reg_rs_CMD_clr_d<17>
                                                       ML3MST_inst/reg_rs_CMD_clr_d_16
    -------------------------------------------------  ---------------------------
    Total                                      0.534ns (0.257ns logic, 0.277ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rs_CMD_clr_d_17 (SLICE_X39Y39.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.048ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_17 (FF)
  Destination:          ML3MST_inst/reg_rs_CMD_clr_d_17 (FF)
  Data Path Delay:      0.623ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (0.921 - 0.841)
  Source Clock:         BUFG_CLK_50MHz rising at 60.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 50.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_17 to ML3MST_inst/reg_rs_CMD_clr_d_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y39.CQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_17
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_17
    SLICE_X39Y39.DX      net (fanout=2)        0.366   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_17
    SLICE_X39Y39.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/reg_rs_CMD_clr_d<17>
                                                       ML3MST_inst/reg_rs_CMD_clr_d_17
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.257ns logic, 0.366ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;

 1341 paths analyzed, 169 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (SLICE_X3Y24.B2), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.714ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      11.992ns (Levels of Logic = 12)
  Clock Path Skew:      -0.227ns (1.710 - 1.937)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y29.AQ      Tcko                  0.447   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X7Y20.C3       net (fanout=16)       2.176   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X7Y20.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X7Y20.B4       net (fanout=2)        0.333   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X7Y20.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X7Y20.A5       net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X7Y20.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X5Y24.B2       net (fanout=2)        1.074   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X5Y24.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X5Y24.A5       net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X5Y24.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X5Y24.D3       net (fanout=2)        0.322   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X5Y24.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X5Y24.C6       net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X5Y24.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X7Y25.A2       net (fanout=2)        0.657   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X7Y25.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X7Y25.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X7Y25.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X2Y25.A1       net (fanout=3)        1.258   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X2Y25.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X3Y24.C2       net (fanout=8)        0.893   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X3Y24.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X3Y24.B2       net (fanout=1)        1.085   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X3Y24.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     11.992ns (3.562ns logic, 8.430ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.631ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      11.908ns (Levels of Logic = 12)
  Clock Path Skew:      -0.228ns (1.710 - 1.938)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_3 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.DQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_3
    SLICE_X7Y20.C1       net (fanout=15)       2.148   ML3MST_inst/reg_rw_IDLY<3>
    SLICE_X7Y20.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X7Y20.B4       net (fanout=2)        0.333   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X7Y20.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X7Y20.A5       net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X7Y20.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X5Y24.B2       net (fanout=2)        1.074   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X5Y24.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X5Y24.A5       net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X5Y24.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X5Y24.D3       net (fanout=2)        0.322   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X5Y24.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X5Y24.C6       net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X5Y24.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X7Y25.A2       net (fanout=2)        0.657   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X7Y25.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X7Y25.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X7Y25.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X2Y25.A1       net (fanout=3)        1.258   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X2Y25.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X3Y24.C2       net (fanout=8)        0.893   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X3Y24.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X3Y24.B2       net (fanout=1)        1.085   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X3Y24.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     11.908ns (3.506ns logic, 8.402ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.328ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      11.605ns (Levels of Logic = 12)
  Clock Path Skew:      -0.228ns (1.710 - 1.938)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X7Y20.C2       net (fanout=9)        1.845   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X7Y20.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X7Y20.B4       net (fanout=2)        0.333   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X7Y20.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X7Y20.A5       net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X7Y20.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X5Y24.B2       net (fanout=2)        1.074   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X5Y24.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X5Y24.A5       net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X5Y24.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X5Y24.D3       net (fanout=2)        0.322   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X5Y24.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X5Y24.C6       net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X5Y24.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X7Y25.A2       net (fanout=2)        0.657   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X7Y25.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X7Y25.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X7Y25.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X2Y25.A1       net (fanout=3)        1.258   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X2Y25.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X3Y24.C2       net (fanout=8)        0.893   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X3Y24.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X3Y24.B2       net (fanout=1)        1.085   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X3Y24.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     11.605ns (3.506ns logic, 8.099ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (SLICE_X3Y24.A2), 113 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.441ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      11.719ns (Levels of Logic = 12)
  Clock Path Skew:      -0.227ns (1.710 - 1.937)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y29.AQ      Tcko                  0.447   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X7Y20.C3       net (fanout=16)       2.176   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X7Y20.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X7Y20.B4       net (fanout=2)        0.333   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X7Y20.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X7Y20.A5       net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X7Y20.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X5Y24.B2       net (fanout=2)        1.074   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X5Y24.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X5Y24.A5       net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X5Y24.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X5Y24.D3       net (fanout=2)        0.322   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X5Y24.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X5Y24.C6       net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X5Y24.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X7Y25.A2       net (fanout=2)        0.657   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X7Y25.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X7Y25.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X7Y25.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X2Y25.A1       net (fanout=3)        1.258   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X2Y25.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X2Y25.C6       net (fanout=8)        0.810   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X2Y25.CMUX     Tilo                  0.361   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X3Y24.A2       net (fanout=1)        0.793   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X3Y24.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     11.719ns (3.664ns logic, 8.055ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.358ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      11.635ns (Levels of Logic = 12)
  Clock Path Skew:      -0.228ns (1.710 - 1.938)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_3 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.DQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_3
    SLICE_X7Y20.C1       net (fanout=15)       2.148   ML3MST_inst/reg_rw_IDLY<3>
    SLICE_X7Y20.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X7Y20.B4       net (fanout=2)        0.333   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X7Y20.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X7Y20.A5       net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X7Y20.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X5Y24.B2       net (fanout=2)        1.074   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X5Y24.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X5Y24.A5       net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X5Y24.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X5Y24.D3       net (fanout=2)        0.322   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X5Y24.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X5Y24.C6       net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X5Y24.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X7Y25.A2       net (fanout=2)        0.657   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X7Y25.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X7Y25.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X7Y25.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X2Y25.A1       net (fanout=3)        1.258   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X2Y25.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X2Y25.C6       net (fanout=8)        0.810   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X2Y25.CMUX     Tilo                  0.361   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X3Y24.A2       net (fanout=1)        0.793   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X3Y24.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     11.635ns (3.608ns logic, 8.027ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.078ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      11.356ns (Levels of Logic = 12)
  Clock Path Skew:      -0.227ns (1.710 - 1.937)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y29.AQ      Tcko                  0.447   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X7Y20.C3       net (fanout=16)       2.176   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X7Y20.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X7Y20.B4       net (fanout=2)        0.333   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X7Y20.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X7Y20.A5       net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X7Y20.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X5Y24.B2       net (fanout=2)        1.074   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X5Y24.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X5Y24.A5       net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X5Y24.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X5Y24.D3       net (fanout=2)        0.322   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X5Y24.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X5Y24.C6       net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X5Y24.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X7Y25.A2       net (fanout=2)        0.657   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X7Y25.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X7Y25.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X7Y25.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X2Y25.A1       net (fanout=3)        1.258   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X2Y25.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X2Y25.D4       net (fanout=8)        0.440   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X2Y25.CMUX     Topdc                 0.368   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_F
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X3Y24.A2       net (fanout=1)        0.793   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X3Y24.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     11.356ns (3.671ns logic, 7.685ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (SLICE_X0Y25.A1), 54 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.197ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      11.480ns (Levels of Logic = 12)
  Clock Path Skew:      -0.222ns (1.715 - 1.937)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y29.AQ      Tcko                  0.447   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X7Y20.C3       net (fanout=16)       2.176   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X7Y20.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X7Y20.B4       net (fanout=2)        0.333   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X7Y20.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X7Y20.A5       net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X7Y20.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X5Y24.B2       net (fanout=2)        1.074   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X5Y24.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X5Y24.A5       net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X5Y24.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X5Y24.D3       net (fanout=2)        0.322   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X5Y24.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X5Y24.C6       net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X5Y24.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X7Y25.A2       net (fanout=2)        0.657   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X7Y25.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X7Y25.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X7Y25.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X2Y25.A1       net (fanout=3)        1.258   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X2Y25.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X1Y24.A2       net (fanout=8)        0.782   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X1Y24.AMUX     Tilo                  0.313   ML3MST_inst/N22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X0Y25.A1       net (fanout=1)        0.611   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X0Y25.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     11.480ns (3.635ns logic, 7.845ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.114ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      11.396ns (Levels of Logic = 12)
  Clock Path Skew:      -0.223ns (1.715 - 1.938)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_3 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.DQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_3
    SLICE_X7Y20.C1       net (fanout=15)       2.148   ML3MST_inst/reg_rw_IDLY<3>
    SLICE_X7Y20.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X7Y20.B4       net (fanout=2)        0.333   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X7Y20.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X7Y20.A5       net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X7Y20.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X5Y24.B2       net (fanout=2)        1.074   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X5Y24.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X5Y24.A5       net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X5Y24.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X5Y24.D3       net (fanout=2)        0.322   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X5Y24.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X5Y24.C6       net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X5Y24.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X7Y25.A2       net (fanout=2)        0.657   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X7Y25.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X7Y25.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X7Y25.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X2Y25.A1       net (fanout=3)        1.258   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X2Y25.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X1Y24.A2       net (fanout=8)        0.782   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X1Y24.AMUX     Tilo                  0.313   ML3MST_inst/N22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X0Y25.A1       net (fanout=1)        0.611   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X0Y25.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     11.396ns (3.579ns logic, 7.817ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.811ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      11.093ns (Levels of Logic = 12)
  Clock Path Skew:      -0.223ns (1.715 - 1.938)
  Source Clock:         BUFG_CLK_80MHz rising at 37.500ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X7Y20.C2       net (fanout=9)        1.845   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X7Y20.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X7Y20.B4       net (fanout=2)        0.333   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X7Y20.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X7Y20.A5       net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X7Y20.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_lut<0>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X5Y24.B2       net (fanout=2)        1.074   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X5Y24.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X5Y24.A5       net (fanout=2)        0.192   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X5Y24.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X5Y24.D3       net (fanout=2)        0.322   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X5Y24.D        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X5Y24.C6       net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X5Y24.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X7Y25.A2       net (fanout=2)        0.657   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X7Y25.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X7Y25.B6       net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X7Y25.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X2Y25.A1       net (fanout=3)        1.258   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X2Y25.A        Tilo                  0.203   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X1Y24.A2       net (fanout=8)        0.782   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X1Y24.AMUX     Tilo                  0.313   ML3MST_inst/N22
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X0Y25.A1       net (fanout=1)        0.611   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X0Y25.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     11.093ns (3.579ns logic, 7.514ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_1 (SLICE_X25Y39.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.124ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_1 (FF)
  Data Path Delay:      0.472ns (Levels of Logic = 0)
  Clock Path Skew:      0.101ns (0.923 - 0.822)
  Source Clock:         BUFG_CLK_80MHz rising at 50.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_1 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y39.BQ      Tcko                  0.198   ML3MST_inst/reg_rs_CMD<3>
                                                       ML3MST_inst/reg_rs_CMD_1
    SLICE_X25Y39.BX      net (fanout=3)        0.215   ML3MST_inst/reg_rs_CMD<1>
    SLICE_X25Y39.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<3>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_1
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.257ns logic, 0.215ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rc_ESTS_d_8 (SLICE_X27Y30.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.109ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rc_ESTS_8 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rc_ESTS_d_8 (FF)
  Data Path Delay:      0.474ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (0.922 - 0.834)
  Source Clock:         BUFG_CLK_80MHz rising at 50.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rc_ESTS_8 to ML3MST_inst/ml3_logic_root/reg_rc_ESTS_d_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y32.AQ      Tcko                  0.198   ML3MST_inst/reg_rc_ESTS<15>
                                                       ML3MST_inst/reg_rc_ESTS_8
    SLICE_X27Y30.AX      net (fanout=3)        0.217   ML3MST_inst/reg_rc_ESTS<8>
    SLICE_X27Y30.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/reg_rc_ESTS_d<15>
                                                       ML3MST_inst/ml3_logic_root/reg_rc_ESTS_d_8
    -------------------------------------------------  ---------------------------
    Total                                      0.474ns (0.257ns logic, 0.217ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_6 (SLICE_X24Y33.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.104ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_6 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_6 (FF)
  Data Path Delay:      0.492ns (Levels of Logic = 0)
  Clock Path Skew:      0.101ns (0.935 - 0.834)
  Source Clock:         BUFG_CLK_80MHz rising at 50.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 40.000ns
  Clock Uncertainty:    0.495ns

  Clock Uncertainty:          0.495ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_6 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y33.CQ      Tcko                  0.234   ML3MST_inst/reg_rs_CMD<7>
                                                       ML3MST_inst/reg_rs_CMD_6
    SLICE_X24Y33.CX      net (fanout=3)        0.210   ML3MST_inst/reg_rs_CMD<6>
    SLICE_X24Y33.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<7>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_6
    -------------------------------------------------  ---------------------------
    Total                                      0.492ns (0.282ns logic, 0.210ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 245544 paths analyzed, 8795 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.450ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_3 (SLICE_X25Y66.SR), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.812ns (Levels of Logic = 2)
  Clock Path Skew:      -2.228ns (-0.310 - 1.918)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y41.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X5Y55.A3       net (fanout=641)      3.498   startup_reset
    SLICE_X5Y55.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_621_o1
    SLICE_X5Y55.C2       net (fanout=7)        0.441   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_621_o
    SLICE_X5Y55.C        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X25Y66.SR      net (fanout=12)       4.643   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X25Y66.CLK     Trck                  0.304   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_3
    -------------------------------------------------  ---------------------------
    Total                                      9.812ns (1.230ns logic, 8.582ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.046ns (Levels of Logic = 2)
  Clock Path Skew:      -0.153ns (0.459 - 0.612)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.AQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X9Y58.C1       net (fanout=56)       2.923   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X9Y58.CMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RXDelayCnt[15]_GND_591_o_equal_137_o<15>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv_SW0
    SLICE_X5Y55.C3       net (fanout=1)        1.213   N468
    SLICE_X5Y55.C        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X25Y66.SR      net (fanout=12)       4.643   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X25Y66.CLK     Trck                  0.304   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_3
    -------------------------------------------------  ---------------------------
    Total                                     10.046ns (1.267ns logic, 8.779ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.405ns (Levels of Logic = 4)
  Clock Path Skew:      -0.169ns (0.372 - 0.541)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y56.AQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2
    SLICE_X7Y61.B3       net (fanout=37)       1.078   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2
    SLICE_X7Y61.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN11
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In311
    SLICE_X7Y61.C4       net (fanout=6)        0.327   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
    SLICE_X7Y61.C        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN11
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X5Y55.A5       net (fanout=42)       1.185   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X5Y55.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_621_o1
    SLICE_X5Y55.C2       net (fanout=7)        0.441   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_621_o
    SLICE_X5Y55.C        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X25Y66.SR      net (fanout=12)       4.643   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X25Y66.CLK     Trck                  0.304   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_3
    -------------------------------------------------  ---------------------------
    Total                                      9.405ns (1.731ns logic, 7.674ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_2 (SLICE_X25Y66.SR), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.775ns (Levels of Logic = 2)
  Clock Path Skew:      -2.228ns (-0.310 - 1.918)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y41.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X5Y55.A3       net (fanout=641)      3.498   startup_reset
    SLICE_X5Y55.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_621_o1
    SLICE_X5Y55.C2       net (fanout=7)        0.441   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_621_o
    SLICE_X5Y55.C        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X25Y66.SR      net (fanout=12)       4.643   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X25Y66.CLK     Trck                  0.267   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_2
    -------------------------------------------------  ---------------------------
    Total                                      9.775ns (1.193ns logic, 8.582ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.009ns (Levels of Logic = 2)
  Clock Path Skew:      -0.153ns (0.459 - 0.612)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.AQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X9Y58.C1       net (fanout=56)       2.923   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X9Y58.CMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RXDelayCnt[15]_GND_591_o_equal_137_o<15>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv_SW0
    SLICE_X5Y55.C3       net (fanout=1)        1.213   N468
    SLICE_X5Y55.C        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X25Y66.SR      net (fanout=12)       4.643   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X25Y66.CLK     Trck                  0.267   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_2
    -------------------------------------------------  ---------------------------
    Total                                     10.009ns (1.230ns logic, 8.779ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.368ns (Levels of Logic = 4)
  Clock Path Skew:      -0.169ns (0.372 - 0.541)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y56.AQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2
    SLICE_X7Y61.B3       net (fanout=37)       1.078   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2
    SLICE_X7Y61.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN11
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In311
    SLICE_X7Y61.C4       net (fanout=6)        0.327   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
    SLICE_X7Y61.C        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN11
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X5Y55.A5       net (fanout=42)       1.185   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X5Y55.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_621_o1
    SLICE_X5Y55.C2       net (fanout=7)        0.441   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_621_o
    SLICE_X5Y55.C        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X25Y66.SR      net (fanout=12)       4.643   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X25Y66.CLK     Trck                  0.267   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_2
    -------------------------------------------------  ---------------------------
    Total                                      9.368ns (1.694ns logic, 7.674ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_0 (SLICE_X25Y66.SR), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.727ns (Levels of Logic = 2)
  Clock Path Skew:      -2.228ns (-0.310 - 1.918)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y41.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X5Y55.A3       net (fanout=641)      3.498   startup_reset
    SLICE_X5Y55.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_621_o1
    SLICE_X5Y55.C2       net (fanout=7)        0.441   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_621_o
    SLICE_X5Y55.C        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X25Y66.SR      net (fanout=12)       4.643   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X25Y66.CLK     Trck                  0.219   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_0
    -------------------------------------------------  ---------------------------
    Total                                      9.727ns (1.145ns logic, 8.582ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.961ns (Levels of Logic = 2)
  Clock Path Skew:      -0.153ns (0.459 - 0.612)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.AQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X9Y58.C1       net (fanout=56)       2.923   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X9Y58.CMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RXDelayCnt[15]_GND_591_o_equal_137_o<15>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv_SW0
    SLICE_X5Y55.C3       net (fanout=1)        1.213   N468
    SLICE_X5Y55.C        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X25Y66.SR      net (fanout=12)       4.643   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X25Y66.CLK     Trck                  0.219   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_0
    -------------------------------------------------  ---------------------------
    Total                                      9.961ns (1.182ns logic, 8.779ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.320ns (Levels of Logic = 4)
  Clock Path Skew:      -0.169ns (0.372 - 0.541)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y56.AQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2
    SLICE_X7Y61.B3       net (fanout=37)       1.078   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2
    SLICE_X7Y61.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN11
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In311
    SLICE_X7Y61.C4       net (fanout=6)        0.327   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
    SLICE_X7Y61.C        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN11
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X5Y55.A5       net (fanout=42)       1.185   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X5Y55.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_621_o1
    SLICE_X5Y55.C2       net (fanout=7)        0.441   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_621_o
    SLICE_X5Y55.C        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X25Y66.SR      net (fanout=12)       4.643   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X25Y66.CLK     Trck                  0.219   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_0
    -------------------------------------------------  ---------------------------
    Total                                      9.320ns (1.646ns logic, 7.674ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y20.DIA17), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeMIII_inst/m_DataIn_17 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.307ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.179 - 0.189)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeMIII_inst/m_DataIn_17 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.CQ      Tcko                  0.198   LocalBusBridgeMIII_inst/m_DataIn<18>
                                                       LocalBusBridgeMIII_inst/m_DataIn_17
    RAMB16_X1Y20.DIA17   net (fanout=20)       0.162   LocalBusBridgeMIII_inst/m_DataIn<17>
    RAMB16_X1Y20.CLKA    Trckd_DIA   (-Th)     0.053   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.307ns (0.145ns logic, 0.162ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y20.DIA16), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.330ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeMIII_inst/m_DataIn_16 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.320ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.179 - 0.189)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeMIII_inst/m_DataIn_16 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.BQ      Tcko                  0.198   LocalBusBridgeMIII_inst/m_DataIn<18>
                                                       LocalBusBridgeMIII_inst/m_DataIn_16
    RAMB16_X1Y20.DIA16   net (fanout=20)       0.175   LocalBusBridgeMIII_inst/m_DataIn<16>
    RAMB16_X1Y20.CLKA    Trckd_DIA   (-Th)     0.053   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (0.145ns logic, 0.175ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y18.DIA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeMIII_inst/m_DataIn_4 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.329ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.175 - 0.186)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeMIII_inst/m_DataIn_4 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y37.BQ      Tcko                  0.198   LocalBusBridgeMIII_inst/m_DataIn<6>
                                                       LocalBusBridgeMIII_inst/m_DataIn_4
    RAMB16_X1Y18.DIA4    net (fanout=26)       0.184   LocalBusBridgeMIII_inst/m_DataIn<4>
    RAMB16_X1Y18.CLKA    Trckd_DIA   (-Th)     0.053   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.329ns (0.145ns logic, 0.184ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_g_clk / 1.25 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1538831 paths analyzed, 12862 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.948ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5 (SLICE_X38Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.270ns (Levels of Logic = 2)
  Clock Path Skew:      -2.232ns (-0.314 - 1.918)
  Source Clock:         BUFG_CLK_40MHz rising at 75.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 80.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y41.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X34Y41.A6      net (fanout=641)      0.343   startup_reset
    SLICE_X34Y41.A       Tilo                  0.203   ML3MST_inst/resil_get_lock_OR_504_o
                                                       g_reset_i1_INV_0
    SLICE_X37Y41.C6      net (fanout=7)        0.312   g_reset_i
    SLICE_X37Y41.C       Tilo                  0.259   ML3MST_inst/resil_get_lock_OR_502_o
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X38Y42.SR      net (fanout=2)        0.517   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X38Y42.CLK     Trck                  0.228   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      2.270ns (1.098ns logic, 1.172ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7 (SLICE_X38Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.267ns (Levels of Logic = 2)
  Clock Path Skew:      -2.232ns (-0.314 - 1.918)
  Source Clock:         BUFG_CLK_40MHz rising at 75.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 80.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y41.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X34Y41.A6      net (fanout=641)      0.343   startup_reset
    SLICE_X34Y41.A       Tilo                  0.203   ML3MST_inst/resil_get_lock_OR_504_o
                                                       g_reset_i1_INV_0
    SLICE_X37Y41.C6      net (fanout=7)        0.312   g_reset_i
    SLICE_X37Y41.C       Tilo                  0.259   ML3MST_inst/resil_get_lock_OR_502_o
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X38Y42.SR      net (fanout=2)        0.517   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X38Y42.CLK     Trck                  0.225   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7
    -------------------------------------------------  ---------------------------
    Total                                      2.267ns (1.095ns logic, 1.172ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6 (SLICE_X38Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.259ns (Levels of Logic = 2)
  Clock Path Skew:      -2.232ns (-0.314 - 1.918)
  Source Clock:         BUFG_CLK_40MHz rising at 75.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 80.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y41.DQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X34Y41.A6      net (fanout=641)      0.343   startup_reset
    SLICE_X34Y41.A       Tilo                  0.203   ML3MST_inst/resil_get_lock_OR_504_o
                                                       g_reset_i1_INV_0
    SLICE_X37Y41.C6      net (fanout=7)        0.312   g_reset_i
    SLICE_X37Y41.C       Tilo                  0.259   ML3MST_inst/resil_get_lock_OR_502_o
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X38Y42.SR      net (fanout=2)        0.517   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X38Y42.CLK     Trck                  0.217   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6
    -------------------------------------------------  ---------------------------
    Total                                      2.259ns (1.087ns logic, 1.172ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_g_clk / 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen12 (SLICE_X38Y11.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen12 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.241ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y11.AQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_1
    SLICE_X38Y11.D1      net (fanout=16)       0.336   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_1
    SLICE_X38Y11.CLK     Tah         (-Th)     0.293   ML3MST_inst/ml3_logic_root/ml3_flame_control/n10434<13>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen12
    -------------------------------------------------  ---------------------------
    Total                                      0.241ns (-0.095ns logic, 0.336ns route)
                                                       (-39.4% logic, 139.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen11 (SLICE_X38Y11.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen11 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.241ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y11.AQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_1
    SLICE_X38Y11.D1      net (fanout=16)       0.336   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_1
    SLICE_X38Y11.CLK     Tah         (-Th)     0.293   ML3MST_inst/ml3_logic_root/ml3_flame_control/n10434<13>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen11
    -------------------------------------------------  ---------------------------
    Total                                      0.241ns (-0.095ns logic, 0.336ns route)
                                                       (-39.4% logic, 139.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen13 (SLICE_X38Y11.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen13 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.241ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y11.AQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_1
    SLICE_X38Y11.D1      net (fanout=16)       0.336   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_1
    SLICE_X38Y11.CLK     Tah         (-Th)     0.293   ML3MST_inst/ml3_logic_root/ml3_flame_control/n10434<13>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen13
    -------------------------------------------------  ---------------------------
    Total                                      0.241ns (-0.095ns logic, 0.336ns route)
                                                       (-39.4% logic, 139.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_g_clk / 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y18.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y14.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y16.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 15 paths analyzed, 15 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   8.936ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut_12 (SLICE_X39Y59.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.064ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<4> (PAD)
  Destination:          CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut_12 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.291ns (Levels of Logic = 5)
  Clock Path Delay:     2.380ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<4> to CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A6.I                 Tiopi                 1.310   iMPG_DI<4>
                                                       iMPG_DI<4>
                                                       iMPG_DI_4_IBUF
                                                       ProtoComp2244.IMUX.14
    SLICE_X35Y66.C5      net (fanout=1)        7.129   iMPG_DI_4_IBUF
    SLICE_X35Y66.C       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/Encoder_Partition_1/G1.Channel[1].DDACounterLatched/m_IndexCounter<11>
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT46
    SLICE_X35Y66.B1      net (fanout=1)        0.581   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT45
    SLICE_X35Y66.B       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/Encoder_Partition_1/G1.Channel[1].DDACounterLatched/m_IndexCounter<11>
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT47
    SLICE_X39Y59.D2      net (fanout=1)        1.054   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT46
    SLICE_X39Y59.D       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut<12>
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT411
    SLICE_X39Y59.C6      net (fanout=1)        0.118   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT410
    SLICE_X39Y59.CLK     Tas                   0.322   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut<12>
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT412
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut_12
    -------------------------------------------------  ---------------------------
    Total                                     11.291ns (2.409ns logic, 8.882ns route)
                                                       (21.3% logic, 78.7% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2244.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X39Y59.CLK     net (fanout=670)      0.801   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.380ns (1.323ns logic, 1.057ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut_11 (SLICE_X39Y59.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.219ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<3> (PAD)
  Destination:          CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut_11 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.136ns (Levels of Logic = 5)
  Clock Path Delay:     2.380ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<3> to CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A7.I                 Tiopi                 1.310   iMPG_DI<3>
                                                       iMPG_DI<3>
                                                       iMPG_DI_3_IBUF
                                                       ProtoComp2244.IMUX.13
    SLICE_X31Y66.D1      net (fanout=1)        6.789   iMPG_DI_3_IBUF
    SLICE_X31Y66.DMUX    Tilo                  0.313   CNC2_FC_V2_M3_MARKING/LIO_Partition_1/Mmux_IBUS_Address[7]_iLIO_DI[15]_select_8_OUT21
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT33
    SLICE_X31Y66.C1      net (fanout=1)        0.579   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT32
    SLICE_X31Y66.C       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/LIO_Partition_1/Mmux_IBUS_Address[7]_iLIO_DI[15]_select_8_OUT21
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT34
    SLICE_X39Y59.B3      net (fanout=1)        1.118   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT33
    SLICE_X39Y59.B       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut<12>
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT310
    SLICE_X39Y59.A5      net (fanout=1)        0.187   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT39
    SLICE_X39Y59.CLK     Tas                   0.322   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut<12>
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT312
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut_11
    -------------------------------------------------  ---------------------------
    Total                                     11.136ns (2.463ns logic, 8.673ns route)
                                                       (22.1% logic, 77.9% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2244.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X39Y59.CLK     net (fanout=670)      0.801   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.380ns (1.323ns logic, 1.057ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut_10 (SLICE_X35Y58.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.302ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<2> (PAD)
  Destination:          CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut_10 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.033ns (Levels of Logic = 5)
  Clock Path Delay:     2.360ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<2> to CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B5.I                 Tiopi                 1.310   iMPG_DI<2>
                                                       iMPG_DI<2>
                                                       iMPG_DI_2_IBUF
                                                       ProtoComp2244.IMUX.12
    SLICE_X33Y66.C3      net (fanout=1)        7.047   iMPG_DI_2_IBUF
    SLICE_X33Y66.C       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT23
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT26
    SLICE_X33Y66.B4      net (fanout=1)        0.327   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT25
    SLICE_X33Y66.B       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT23
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT27
    SLICE_X35Y58.B4      net (fanout=1)        0.955   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT26
    SLICE_X35Y58.B       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut<10>
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT211
    SLICE_X35Y58.C4      net (fanout=1)        0.295   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT210
    SLICE_X35Y58.CLK     Tas                   0.322   CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut<10>
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT212
                                                       CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut_10
    -------------------------------------------------  ---------------------------
    Total                                     11.033ns (2.409ns logic, 8.624ns route)
                                                       (21.8% logic, 78.2% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_M3_MARKING/LocalBusBridge_1/m_BusDataOut_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2244.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X35Y58.CLK     net (fanout=670)      0.781   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.360ns (1.323ns logic, 1.037ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_M3_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0 (SLICE_X32Y77.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.318ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iMPG_A (PAD)
  Destination:          CNC2_FC_V2_M3_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.575ns (Levels of Logic = 1)
  Clock Path Delay:     3.232ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: iMPG_A to CNC2_FC_V2_M3_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A12.I                Tiopi                 1.126   iMPG_A
                                                       iMPG_A
                                                       iMPG_A_IBUF
                                                       ProtoComp2244.IMUX.34
    SLICE_X32Y77.AX      net (fanout=1)        2.342   iMPG_A_IBUF
    SLICE_X32Y77.CLK     Tckdi       (-Th)    -0.107   CNC2_FC_V2_M3_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack<3>
                                                       CNC2_FC_V2_M3_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.575ns (1.233ns logic, 2.342ns route)
                                                       (34.5% logic, 65.5% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_M3_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2244.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X32Y77.CLK     net (fanout=670)      1.064   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.232ns (1.519ns logic, 1.713ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point LocalBusBridgeAleDec_inst/m_ClientCSn (SLICE_X51Y53.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               lb_cs_n (PAD)
  Destination:          LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      1.904ns (Levels of Logic = 1)
  Clock Path Delay:     1.083ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: lb_cs_n to LocalBusBridgeAleDec_inst/m_ClientCSn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C15.I                Tiopi                 0.763   lb_cs_n
                                                       lb_cs_n
                                                       lb_cs_n_IBUF
                                                       ProtoComp2244.IMUX.6
    SLICE_X51Y53.AX      net (fanout=2)        1.082   lb_cs_n_IBUF
    SLICE_X51Y53.CLK     Tckdi       (-Th)    -0.059   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    -------------------------------------------------  ---------------------------
    Total                                      1.904ns (0.822ns logic, 1.082ns route)
                                                       (43.2% logic, 56.8% route)

  Maximum Clock Path at Fast Process Corner: g_clk to LocalBusBridgeAleDec_inst/m_ClientCSn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2244.IMUX.7
    BUFIO2_X2Y27.I       net (fanout=2)        1.213   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.533   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.291   CLK_80MHz
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X51Y53.CLK     net (fanout=509)      0.641   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.083ns (-1.453ns logic, 2.536ns route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2_M3_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0 (SLICE_X32Y73.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.622ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iMPG_B (PAD)
  Destination:          CNC2_FC_V2_M3_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.870ns (Levels of Logic = 1)
  Clock Path Delay:     3.223ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: iMPG_B to CNC2_FC_V2_M3_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A11.I                Tiopi                 1.126   iMPG_B
                                                       iMPG_B
                                                       iMPG_B_IBUF
                                                       ProtoComp2244.IMUX.35
    SLICE_X32Y73.AX      net (fanout=1)        2.637   iMPG_B_IBUF
    SLICE_X32Y73.CLK     Tckdi       (-Th)    -0.107   CNC2_FC_V2_M3_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack<3>
                                                       CNC2_FC_V2_M3_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.870ns (1.233ns logic, 2.637ns route)
                                                       (31.9% logic, 68.1% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_M3_MARKING/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2244.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X32Y73.CLK     net (fanout=670)      1.055   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.223ns (1.519ns logic, 1.704ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 545 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  15.894ns.
--------------------------------------------------------------------------------

Paths for end point oLaser2 (L13.PAD), 258 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.106ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.620ns (Levels of Logic = 7)
  Clock Path Delay:     3.249ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2244.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X38Y58.CLK     net (fanout=670)      1.081   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.249ns (1.519ns logic, 1.730ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y58.BQ      Tcko                  0.447   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9
    SLICE_X39Y57.A2      net (fanout=2)        0.604   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<9>
    SLICE_X39Y57.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X39Y56.A4      net (fanout=1)        0.434   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X39Y56.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<13>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X39Y56.C5      net (fanout=44)       1.278   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X39Y56.C       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<13>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X47Y47.A5      net (fanout=30)       1.554   CNC2_FC_V2_M3_MARKING/WD_TimeOut
    SLICE_X47Y47.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X47Y47.D3      net (fanout=39)       0.341   oLaserOn_OBUF
    SLICE_X47Y47.D       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X47Y47.C6      net (fanout=1)        0.118   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X47Y47.C       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.909   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     12.620ns (4.382ns logic, 8.238ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.108ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.618ns (Levels of Logic = 7)
  Clock Path Delay:     3.249ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2244.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X38Y58.CLK     net (fanout=670)      1.081   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.249ns (1.519ns logic, 1.730ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y58.AQ      Tcko                  0.447   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    SLICE_X39Y57.A1      net (fanout=2)        0.602   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<8>
    SLICE_X39Y57.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X39Y56.A4      net (fanout=1)        0.434   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X39Y56.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<13>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X39Y56.C5      net (fanout=44)       1.278   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X39Y56.C       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<13>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X47Y47.A5      net (fanout=30)       1.554   CNC2_FC_V2_M3_MARKING/WD_TimeOut
    SLICE_X47Y47.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X47Y47.D3      net (fanout=39)       0.341   oLaserOn_OBUF
    SLICE_X47Y47.D       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X47Y47.C6      net (fanout=1)        0.118   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X47Y47.C       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.909   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     12.618ns (4.382ns logic, 8.236ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.187ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_7 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.438ns (Levels of Logic = 5)
  Clock Path Delay:     3.350ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2244.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X17Y46.CLK     net (fanout=670)      1.182   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.350ns (1.519ns logic, 1.831ns route)
                                                       (45.3% logic, 54.7% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_7 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.DQ      Tcko                  0.391   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<7>
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod_7
    SLICE_X41Y51.C2      net (fanout=4)        2.862   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/m_StandbyPeriod<7>
    SLICE_X41Y51.C       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0214<15>1
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0214<15>2
    SLICE_X41Y51.A2      net (fanout=2)        0.442   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0214<15>1
    SLICE_X41Y51.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0214<15>1
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0214<15>3
    SLICE_X47Y47.D1      net (fanout=2)        1.299   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0214
    SLICE_X47Y47.D       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X47Y47.C6      net (fanout=1)        0.118   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X47Y47.C       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.909   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     12.438ns (3.808ns logic, 8.630ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point oLaser1 (K12.PAD), 181 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.915ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.811ns (Levels of Logic = 6)
  Clock Path Delay:     3.249ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2244.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X38Y58.CLK     net (fanout=670)      1.081   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.249ns (1.519ns logic, 1.730ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y58.BQ      Tcko                  0.447   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9
    SLICE_X39Y57.A2      net (fanout=2)        0.604   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<9>
    SLICE_X39Y57.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X39Y56.A4      net (fanout=1)        0.434   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X39Y56.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<13>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X39Y56.C5      net (fanout=44)       1.278   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X39Y56.C       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<13>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X47Y47.A5      net (fanout=30)       1.554   CNC2_FC_V2_M3_MARKING/WD_TimeOut
    SLICE_X47Y47.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X40Y48.CX      net (fanout=39)       1.046   oLaserOn_OBUF
    SLICE_X40Y48.CMUX    Tcxc                  0.163   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/iGetData32
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.868   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     11.811ns (4.027ns logic, 7.784ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.917ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.809ns (Levels of Logic = 6)
  Clock Path Delay:     3.249ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2244.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X38Y58.CLK     net (fanout=670)      1.081   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.249ns (1.519ns logic, 1.730ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y58.AQ      Tcko                  0.447   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    SLICE_X39Y57.A1      net (fanout=2)        0.602   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<8>
    SLICE_X39Y57.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X39Y56.A4      net (fanout=1)        0.434   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X39Y56.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<13>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X39Y56.C5      net (fanout=44)       1.278   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X39Y56.C       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<13>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X47Y47.A5      net (fanout=30)       1.554   CNC2_FC_V2_M3_MARKING/WD_TimeOut
    SLICE_X47Y47.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X40Y48.CX      net (fanout=39)       1.046   oLaserOn_OBUF
    SLICE_X40Y48.CMUX    Tcxc                  0.163   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/iGetData32
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.868   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     11.809ns (4.027ns logic, 7.782ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.032ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.700ns (Levels of Logic = 6)
  Clock Path Delay:     3.243ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2244.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X38Y56.CLK     net (fanout=670)      1.075   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.243ns (1.519ns logic, 1.724ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y56.BQ      Tcko                  0.447   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    SLICE_X39Y56.D1      net (fanout=2)        0.636   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<1>
    SLICE_X39Y56.D       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<13>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X39Y56.A3      net (fanout=1)        0.291   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X39Y56.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<13>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X39Y56.C5      net (fanout=44)       1.278   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X39Y56.C       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<13>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X47Y47.A5      net (fanout=30)       1.554   CNC2_FC_V2_M3_MARKING/WD_TimeOut
    SLICE_X47Y47.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X40Y48.CX      net (fanout=39)       1.046   oLaserOn_OBUF
    SLICE_X40Y48.CMUX    Tcxc                  0.163   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/iGetData32
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.868   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     11.700ns (4.027ns logic, 7.673ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point oLaserOn (K14.PAD), 66 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.003ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.723ns (Levels of Logic = 5)
  Clock Path Delay:     3.249ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2244.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X38Y58.CLK     net (fanout=670)      1.081   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.249ns (1.519ns logic, 1.730ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y58.BQ      Tcko                  0.447   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9
    SLICE_X39Y57.A2      net (fanout=2)        0.604   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<9>
    SLICE_X39Y57.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X39Y56.A4      net (fanout=1)        0.434   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X39Y56.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<13>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X39Y56.C5      net (fanout=44)       1.278   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X39Y56.C       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<13>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X47Y47.A5      net (fanout=30)       1.554   CNC2_FC_V2_M3_MARKING/WD_TimeOut
    SLICE_X47Y47.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       1.989   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                      9.723ns (3.864ns logic, 5.859ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.005ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.721ns (Levels of Logic = 5)
  Clock Path Delay:     3.249ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2244.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X38Y58.CLK     net (fanout=670)      1.081   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.249ns (1.519ns logic, 1.730ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y58.AQ      Tcko                  0.447   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    SLICE_X39Y57.A1      net (fanout=2)        0.602   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<8>
    SLICE_X39Y57.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X39Y56.A4      net (fanout=1)        0.434   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X39Y56.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<13>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X39Y56.C5      net (fanout=44)       1.278   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X39Y56.C       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<13>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X47Y47.A5      net (fanout=30)       1.554   CNC2_FC_V2_M3_MARKING/WD_TimeOut
    SLICE_X47Y47.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       1.989   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                      9.721ns (3.864ns logic, 5.857ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.120ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.612ns (Levels of Logic = 5)
  Clock Path Delay:     3.243ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2244.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X38Y56.CLK     net (fanout=670)      1.075   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.243ns (1.519ns logic, 1.724ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y56.BQ      Tcko                  0.447   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    SLICE_X39Y56.D1      net (fanout=2)        0.636   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_Q<1>
    SLICE_X39Y56.D       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<13>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X39Y56.A3      net (fanout=1)        0.291   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X39Y56.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<13>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X39Y56.C5      net (fanout=44)       1.278   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X39Y56.C       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<13>
                                                       CNC2_FC_V2_M3_MARKING/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X47Y47.A5      net (fanout=30)       1.554   CNC2_FC_V2_M3_MARKING/WD_TimeOut
    SLICE_X47Y47.A       Tilo                  0.259   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       1.989   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                      9.612ns (3.864ns logic, 5.748ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (K1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.077ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.954ns (Levels of Logic = 1)
  Clock Path Delay:     0.523ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2244.IMUX.7
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X13Y56.CLK     net (fanout=509)      0.604   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (-1.839ns logic, 2.362ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y56.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.O                 net (fanout=1)        2.360   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.PAD               Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.954ns (1.594ns logic, 2.360ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point oXY2_CLK (J11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.196ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK (FF)
  Destination:          oXY2_CLK (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      2.649ns (Levels of Logic = 1)
  Clock Path Delay:     1.572ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2244.IMUX.7
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X53Y45.CLK     net (fanout=670)      0.601   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.572ns (0.822ns logic, 0.750ns route)
                                                       (52.3% logic, 47.7% route)

  Minimum Data Path at Fast Process Corner: CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK to oXY2_CLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y45.CMUX    Tshcko                0.244   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/_n0076_inv
                                                       CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    J11.O                net (fanout=1)        1.009   CNC2_FC_V2_M3_MARKING/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    J11.PAD              Tioop                 1.396   oXY2_CLK
                                                       oXY2_CLK_OBUF
                                                       oXY2_CLK
    -------------------------------------------------  ---------------------------
    Total                                      2.649ns (1.640ns logic, 1.009ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<0> (K2.PAD), 4 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.791ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.666ns (Levels of Logic = 2)
  Clock Path Delay:     0.525ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2244.IMUX.7
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X12Y54.CLK     net (fanout=509)      0.606   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (-1.839ns logic, 2.364ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.CQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    SLICE_X9Y58.C3       net (fanout=97)       0.560   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    SLICE_X9Y58.C        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RXDelayCnt[15]_GND_591_o_equal_137_o<15>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    K2.O                 net (fanout=1)        2.354   SRI_RTS_0_OBUF
    K2.PAD               Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.666ns (1.752ns logic, 2.914ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.645ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.522ns (Levels of Logic = 2)
  Clock Path Delay:     0.523ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2244.IMUX.7
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X12Y56.CLK     net (fanout=509)      0.604   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (-1.839ns logic, 2.362ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y56.CQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
    SLICE_X9Y58.C5       net (fanout=102)      0.416   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
    SLICE_X9Y58.C        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RXDelayCnt[15]_GND_591_o_equal_137_o<15>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    K2.O                 net (fanout=1)        2.354   SRI_RTS_0_OBUF
    K2.PAD               Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.522ns (1.752ns logic, 2.770ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.622ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.491ns (Levels of Logic = 2)
  Clock Path Delay:     0.531ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2244.IMUX.7
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y2.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X12Y59.CLK     net (fanout=509)      0.612   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (-1.839ns logic, 2.370ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y59.AQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X9Y58.C4       net (fanout=123)      0.385   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X9Y58.C        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_RXDelayCnt[15]_GND_591_o_equal_137_o<15>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    K2.O                 net (fanout=1)        2.354   SRI_RTS_0_OBUF
    K2.PAD               Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.491ns (1.752ns logic, 2.739ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.543ns.
--------------------------------------------------------------------------------

Paths for end point TXD1T0 (M6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.457ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.933ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp2244.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X2Y3.CLK0     net (fanout=45)       1.733   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (1.519ns logic, 2.414ns route)
                                                       (38.6% logic, 61.4% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y3.OQ       Tockq                 0.842   TXD1T0_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    M6.O                 net (fanout=1)        0.362   TXD1T0_OBUF
    M6.PAD               Tioop                 2.381   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Paths for end point TX_EN1 (N6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.457ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.933ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp2244.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X2Y2.CLK0     net (fanout=45)       1.733   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (1.519ns logic, 2.414ns route)
                                                       (38.6% logic, 61.4% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y2.OQ       Tockq                 0.842   TX_EN1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    N6.O                 net (fanout=1)        0.362   TX_EN1_OBUF
    N6.PAD               Tioop                 2.381   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.534ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 1)
  Clock Path Delay:     3.856ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp2244.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.681   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y3.CLK0     net (fanout=45)       1.656   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.856ns (1.519ns logic, 2.337ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y3.OQ       Tockq                 0.842   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    N5.O                 net (fanout=1)        0.362   TXD1T2_OBUF
    N5.PAD               Tioop                 2.381   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (3.223ns logic, 0.362ns route)
                                                       (89.9% logic, 10.1% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TXD1T1 (T5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.750ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.775ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp2244.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y0.CLK0     net (fanout=45)       0.772   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (0.822ns logic, 0.953ns route)
                                                       (46.3% logic, 53.7% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y0.OQ       Tockq                 0.336   TXD1T1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    T5.O                 net (fanout=1)        0.268   TXD1T1_OBUF
    T5.PAD               Tioop                 1.396   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (T6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.786ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.760ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp2244.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X8Y2.CLK0     net (fanout=45)       0.757   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.760ns (0.822ns logic, 0.938ns route)
                                                       (46.7% logic, 53.3% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y2.OQ       Tockq                 0.336   TXD1T3_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    T6.O                 net (fanout=1)        0.319   TXD1T3_OBUF
    T6.PAD               Tioop                 1.396   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.800ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.774ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp2244.IMUX.2
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.181   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y14.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X7Y3.CLK0     net (fanout=45)       0.771   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.822ns logic, 0.952ns route)
                                                       (46.3% logic, 53.7% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y3.OQ       Tockq                 0.336   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    N5.O                 net (fanout=1)        0.319   TXD1T2_OBUF
    N5.PAD               Tioop                 1.396   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.995ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (SLICE_X35Y5.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.005ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T0 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      4.423ns (Levels of Logic = 1)
  Clock Path Delay:     2.453ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L8.I                 Tiopi                 1.310   RXD1T0
                                                       RXD1T0
                                                       RXD1T0_IBUF
                                                       ProtoComp2244.IMUX.28
    SLICE_X35Y5.AX       net (fanout=1)        3.050   RXD1T0_IBUF
    SLICE_X35Y5.CLK      Tdick                 0.063   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    -------------------------------------------------  ---------------------------
    Total                                      4.423ns (1.373ns logic, 3.050ns route)
                                                       (31.0% logic, 69.0% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp2244.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X35Y5.CLK      net (fanout=18)       0.784   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.453ns (1.323ns logic, 1.130ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (SLICE_X35Y5.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.337ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T3 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      4.091ns (Levels of Logic = 1)
  Clock Path Delay:     2.453ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P6.I                 Tiopi                 1.310   RXD1T3
                                                       RXD1T3
                                                       RXD1T3_IBUF
                                                       ProtoComp2244.IMUX.31
    SLICE_X35Y5.DX       net (fanout=1)        2.718   RXD1T3_IBUF
    SLICE_X35Y5.CLK      Tdick                 0.063   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    -------------------------------------------------  ---------------------------
    Total                                      4.091ns (1.373ns logic, 2.718ns route)
                                                       (33.6% logic, 66.4% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp2244.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X35Y5.CLK      net (fanout=18)       0.784   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.453ns (1.323ns logic, 1.130ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (SLICE_X25Y6.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.563ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.880ns (Levels of Logic = 1)
  Clock Path Delay:     2.468ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp2244.IMUX.33
    SLICE_X25Y6.AX       net (fanout=1)        2.507   RX_DV1_IBUF
    SLICE_X25Y6.CLK      Tdick                 0.063   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    -------------------------------------------------  ---------------------------
    Total                                      3.880ns (1.373ns logic, 2.507ns route)
                                                       (35.4% logic, 64.6% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp2244.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.346   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X25Y6.CLK      net (fanout=18)       0.799   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.468ns (1.323ns logic, 1.145ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (SLICE_X31Y3.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.339ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_ER1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.675ns (Levels of Logic = 1)
  Clock Path Delay:     3.311ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RX_ER1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp2244.IMUX.32
    SLICE_X31Y3.DX       net (fanout=1)        1.501   RX_ER1_IBUF
    SLICE_X31Y3.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_er_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    -------------------------------------------------  ---------------------------
    Total                                      2.675ns (1.174ns logic, 1.501ns route)
                                                       (43.9% logic, 56.1% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp2244.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X31Y3.CLK      net (fanout=18)       1.053   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.311ns (1.519ns logic, 1.792ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (SLICE_X35Y5.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.901ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.251ns (Levels of Logic = 1)
  Clock Path Delay:     3.325ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.126   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp2244.IMUX.29
    SLICE_X35Y5.BX       net (fanout=1)        2.077   RXD1T1_IBUF
    SLICE_X35Y5.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    -------------------------------------------------  ---------------------------
    Total                                      3.251ns (1.174ns logic, 2.077ns route)
                                                       (36.1% logic, 63.9% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp2244.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X35Y5.CLK      net (fanout=18)       1.067   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.325ns (1.519ns logic, 1.806ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (SLICE_X35Y5.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.970ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T2 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.320ns (Levels of Logic = 1)
  Clock Path Delay:     3.325ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.126   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp2244.IMUX.30
    SLICE_X35Y5.CX       net (fanout=1)        2.146   RXD1T2_IBUF
    SLICE_X35Y5.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    -------------------------------------------------  ---------------------------
    Total                                      3.320ns (1.174ns logic, 2.146ns route)
                                                       (35.4% logic, 64.6% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp2244.IMUX.1
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.739   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X35Y5.CLK      net (fanout=18)       1.067   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.325ns (1.519ns logic, 1.806ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     24.986ns|     24.935ns|            0|            0|    269861362|      1784375|
| TS_CLK_80MHz                  |     12.500ns|     12.450ns|          N/A|            0|            0|       245544|            0|
| TS_CLK_50MHz                  |     20.000ns|     19.948ns|          N/A|            0|            0|      1538831|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXD1T0      |    1.995(R)|      SLOW  |   -0.719(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T1      |    1.138(R)|      SLOW  |    0.099(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T2      |    1.206(R)|      SLOW  |    0.030(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T3      |    1.663(R)|      SLOW  |   -0.403(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_DV1      |    1.437(R)|      SLOW  |   -0.182(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_ER1      |    0.549(R)|      SLOW  |    0.661(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>   |    3.022(R)|      SLOW  |   -0.650(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iLIO_DI     |    5.603(R)|      SLOW  |   -2.847(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_A      |    1.584(R)|      SLOW  |   -0.318(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
iMPG_B      |    1.890(R)|      SLOW  |   -0.622(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<0>  |    8.344(R)|      SLOW  |   -4.586(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<1>  |    7.786(R)|      SLOW  |   -4.103(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<2>  |    8.698(R)|      SLOW  |   -4.549(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<3>  |    8.781(R)|      SLOW  |   -4.799(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<4>  |    8.936(R)|      SLOW  |   -4.863(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<5>  |    4.878(R)|      SLOW  |   -2.339(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<6>  |    4.870(R)|      SLOW  |   -2.481(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iXY2_STS    |    2.225(R)|      SLOW  |   -0.771(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n     |    2.596(R)|      SLOW  |   -0.421(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    4.355(R)|      SLOW  |   -1.435(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    4.416(R)|      SLOW  |   -1.512(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TXD1T0      |         7.543(R)|      SLOW  |         3.877(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T1      |         7.416(R)|      SLOW  |         3.750(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T2      |         7.466(R)|      SLOW  |         3.800(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T3      |         7.452(R)|      SLOW  |         3.786(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TX_EN1      |         7.543(R)|      SLOW  |         3.877(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |        10.988(R)|      SLOW  |         4.622(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         7.759(R)|      SLOW  |         4.077(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |         9.352(R)|      SLOW  |         5.194(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        11.637(R)|      SLOW  |         5.152(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLIO_DO     |         9.245(R)|      SLOW  |         4.643(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser1     |        15.085(R)|      SLOW  |         5.556(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser2     |        15.894(R)|      SLOW  |         6.115(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaserOn    |        12.997(R)|      SLOW  |         5.363(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CLK |         8.916(R)|      SLOW  |         4.902(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CSn |         9.123(R)|      SLOW  |         5.090(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_DO  |         9.950(R)|      SLOW  |         5.554(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_CLK    |         7.792(R)|      SLOW  |         4.196(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<0> |         8.993(R)|      SLOW  |         4.944(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<1> |         8.638(R)|      SLOW  |         4.739(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<2> |         8.660(R)|      SLOW  |         4.733(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_FS     |        10.646(R)|      SLOW  |         5.992(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    3.173|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |   12.488|    2.999|    3.364|    2.886|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   24.240|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 8.618; Ideal Clock Offset To Actual Clock -7.873; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    3.022(R)|      SLOW  |   -0.650(R)|      FAST  |   21.978|    0.650|       10.664|
iLIO_DI           |    5.603(R)|      SLOW  |   -2.847(R)|      FAST  |   19.397|    2.847|        8.275|
iMPG_A            |    1.584(R)|      SLOW  |   -0.318(R)|      SLOW  |   23.416|    0.318|       11.549|
iMPG_B            |    1.890(R)|      SLOW  |   -0.622(R)|      SLOW  |   23.110|    0.622|       11.244|
iMPG_DI<0>        |    8.344(R)|      SLOW  |   -4.586(R)|      FAST  |   16.656|    4.586|        6.035|
iMPG_DI<1>        |    7.786(R)|      SLOW  |   -4.103(R)|      FAST  |   17.214|    4.103|        6.556|
iMPG_DI<2>        |    8.698(R)|      SLOW  |   -4.549(R)|      FAST  |   16.302|    4.549|        5.877|
iMPG_DI<3>        |    8.781(R)|      SLOW  |   -4.799(R)|      FAST  |   16.219|    4.799|        5.710|
iMPG_DI<4>        |    8.936(R)|      SLOW  |   -4.863(R)|      FAST  |   16.064|    4.863|        5.601|
iMPG_DI<5>        |    4.878(R)|      SLOW  |   -2.339(R)|      FAST  |   20.122|    2.339|        8.892|
iMPG_DI<6>        |    4.870(R)|      SLOW  |   -2.481(R)|      FAST  |   20.130|    2.481|        8.825|
iXY2_STS          |    2.225(R)|      SLOW  |   -0.771(R)|      FAST  |   22.775|    0.771|       11.002|
lb_cs_n           |    2.596(R)|      SLOW  |   -0.421(R)|      FAST  |   22.404|    0.421|       10.992|
lb_rd_n           |    4.355(R)|      SLOW  |   -1.435(R)|      FAST  |   20.645|    1.435|        9.605|
lb_wr_n           |    4.416(R)|      SLOW  |   -1.512(R)|      FAST  |   20.584|    1.512|        9.536|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       8.936|         -  |      -0.318|         -  |   16.064|    0.318|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 2.656; Ideal Clock Offset To Actual Clock 14.667; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    1.995(R)|      SLOW  |   -0.719(R)|      SLOW  |    4.005|   34.719|      -15.357|
RXD1T1            |    1.138(R)|      SLOW  |    0.099(R)|      SLOW  |    4.862|   33.901|      -14.520|
RXD1T2            |    1.206(R)|      SLOW  |    0.030(R)|      SLOW  |    4.794|   33.970|      -14.588|
RXD1T3            |    1.663(R)|      SLOW  |   -0.403(R)|      SLOW  |    4.337|   34.403|      -15.033|
RX_DV1            |    1.437(R)|      SLOW  |   -0.182(R)|      SLOW  |    4.563|   34.182|      -14.810|
RX_ER1            |    0.549(R)|      SLOW  |    0.661(R)|      SLOW  |    5.451|   33.339|      -13.944|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.995|         -  |       0.661|         -  |    4.005|   33.339|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 8.135 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |       10.988|      SLOW  |        4.622|      FAST  |         3.229|
SRI_TX<0>                                      |        7.759|      SLOW  |        4.077|      FAST  |         0.000|
lb_int                                         |        9.352|      SLOW  |        5.194|      FAST  |         1.593|
led_1                                          |       11.637|      SLOW  |        5.152|      FAST  |         3.878|
oLIO_DO                                        |        9.245|      SLOW  |        4.643|      FAST  |         1.486|
oLaser1                                        |       15.085|      SLOW  |        5.556|      FAST  |         7.326|
oLaser2                                        |       15.894|      SLOW  |        6.115|      FAST  |         8.135|
oLaserOn                                       |       12.997|      SLOW  |        5.363|      FAST  |         5.238|
oSPIDAC_CLK                                    |        8.916|      SLOW  |        4.902|      FAST  |         1.157|
oSPIDAC_CSn                                    |        9.123|      SLOW  |        5.090|      FAST  |         1.364|
oSPIDAC_DO                                     |        9.950|      SLOW  |        5.554|      FAST  |         2.191|
oXY2_CLK                                       |        7.792|      SLOW  |        4.196|      FAST  |         0.033|
oXY2_DAT<0>                                    |        8.993|      SLOW  |        4.944|      FAST  |         1.234|
oXY2_DAT<1>                                    |        8.638|      SLOW  |        4.739|      FAST  |         0.879|
oXY2_DAT<2>                                    |        8.660|      SLOW  |        4.733|      FAST  |         0.901|
oXY2_FS                                        |       10.646|      SLOW  |        5.992|      FAST  |         2.887|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.127 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        7.543|      SLOW  |        3.877|      FAST  |         0.127|
TXD1T1                                         |        7.416|      SLOW  |        3.750|      FAST  |         0.000|
TXD1T2                                         |        7.466|      SLOW  |        3.800|      FAST  |         0.050|
TXD1T3                                         |        7.452|      SLOW  |        3.786|      FAST  |         0.036|
TX_EN1                                         |        7.543|      SLOW  |        3.877|      FAST  |         0.127|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 271794909 paths, 2 nets, and 58057 connections

Design statistics:
   Minimum period:  24.986ns{1}   (Maximum frequency:  40.022MHz)
   Maximum net skew:   0.393ns
   Minimum input required time before clock:   8.936ns
   Minimum output required time after clock:  15.894ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 18 19:48:16 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 318 MB



