// Seed: 366761416
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_10;
  tri  id_11;
  final $display;
  assign id_11 = 1;
  assign id_6  = id_5;
endmodule
module module_1 (
    output tri   id_0,
    output logic id_1,
    input  tri   id_2
);
  wire id_4;
  task id_5;
    if (1) begin
      #0 assert (id_2);
    end else begin
      id_1 <= 1'd0;
    end
  endtask
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_4, id_4, id_5, id_4
  );
  wire id_6 = 1;
  wire id_7;
endmodule
