<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file osc00_osc0.ncd.
Design name: osc00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Fri Mar 11 23:36:26 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o osc00_osc0.twr -gui -msgset C:/Users/Emanuel/Documents/ESCOM/7 SEPTIMO SEMESTRE/Arquitectura de computadoras/1erP/06-proyectDiamond-1erParc/08osc00/promote.xml osc00_osc0.ncd osc00_osc0.prf 
Design file:     osc00_osc0.ncd
Preference file: osc00_osc0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "sclk" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   64.998MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 465.384ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[2]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[21]  (to sclk +)

   Delay:              15.235ns  (42.4% logic, 57.6% route), 20 logic levels.

 Constraint Details:

     15.235ns physical path delay D01/SLICE_11 to D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.384ns

 Physical Path Details:

      Data path D01/SLICE_11 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C15B.CLK to     R17C15B.Q1 D01/SLICE_11 (from sclk)
ROUTE         2     1.230     R17C15B.Q1 to     R16C15B.A1 D01/sdiv[2]
CTOF_DEL    ---     0.452     R16C15B.A1 to     R16C15B.F1 D01/SLICE_34
ROUTE         2     0.927     R16C15B.F1 to     R16C16A.D0 D01/sdiv15lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R16C16A.D0 to     R16C16A.F0 D01/SLICE_14
ROUTE         6     0.993     R16C16A.F0 to     R15C17B.C0 D01/N_3_19
CTOF_DEL    ---     0.452     R15C17B.C0 to     R15C17B.F0 D01/SLICE_33
ROUTE         1     0.882     R15C17B.F0 to     R15C16A.B0 D01/N_6
CTOF_DEL    ---     0.452     R15C16A.B0 to     R15C16A.F0 D01/SLICE_21
ROUTE         2     1.630     R15C16A.F0 to     R14C16C.B0 D01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R14C16C.B0 to     R14C16C.F0 D01/SLICE_20
ROUTE         1     0.873     R14C16C.F0 to     R14C18A.A1 D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R14C18A.A1 to     R14C18A.F1 D01/SLICE_13
ROUTE         2     0.890     R14C18A.F1 to     R14C17A.B0 D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R14C17A.B0 to     R14C17A.F0 D01/SLICE_17
ROUTE         1     1.355     R14C17A.F0 to     R17C15A.B0 D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R17C15A.B0 to    R17C15A.FCO D01/SLICE_0
ROUTE         1     0.000    R17C15A.FCO to    R17C15B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C15B.FCI to    R17C15B.FCO D01/SLICE_11
ROUTE         1     0.000    R17C15B.FCO to    R17C15C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C15C.FCI to    R17C15C.FCO D01/SLICE_10
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C15D.FCI to    R17C15D.FCO D01/SLICE_9
ROUTE         1     0.000    R17C15D.FCO to    R17C16A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C16A.FCI to    R17C16A.FCO D01/SLICE_8
ROUTE         1     0.000    R17C16A.FCO to    R17C16B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C16B.FCI to    R17C16B.FCO D01/SLICE_7
ROUTE         1     0.000    R17C16B.FCO to    R17C16C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C16C.FCI to    R17C16C.FCO D01/SLICE_6
ROUTE         1     0.000    R17C16C.FCO to    R17C16D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C16D.FCI to    R17C16D.FCO D01/SLICE_5
ROUTE         1     0.000    R17C16D.FCO to    R17C17A.FCI D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C17A.FCI to    R17C17A.FCO D01/SLICE_4
ROUTE         1     0.000    R17C17A.FCO to    R17C17B.FCI D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C17B.FCI to    R17C17B.FCO D01/SLICE_3
ROUTE         1     0.000    R17C17B.FCO to    R17C17C.FCI D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R17C17C.FCI to    R17C17C.FCO D01/SLICE_2
ROUTE         1     0.000    R17C17C.FCO to    R17C17D.FCI D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R17C17D.FCI to     R17C17D.F0 D01/SLICE_1
ROUTE         1     0.000     R17C17D.F0 to    R17C17D.DI0 D01/sdiv_11[21] (to sclk)
                  --------
                   15.235   (42.4% logic, 57.6% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R17C15B.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R17C17D.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.478ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[2]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[20]  (to sclk +)

   Delay:              15.141ns  (42.0% logic, 58.0% route), 19 logic levels.

 Constraint Details:

     15.141ns physical path delay D01/SLICE_11 to D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.478ns

 Physical Path Details:

      Data path D01/SLICE_11 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C15B.CLK to     R17C15B.Q1 D01/SLICE_11 (from sclk)
ROUTE         2     1.230     R17C15B.Q1 to     R16C15B.A1 D01/sdiv[2]
CTOF_DEL    ---     0.452     R16C15B.A1 to     R16C15B.F1 D01/SLICE_34
ROUTE         2     0.927     R16C15B.F1 to     R16C16A.D0 D01/sdiv15lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R16C16A.D0 to     R16C16A.F0 D01/SLICE_14
ROUTE         6     0.993     R16C16A.F0 to     R15C17B.C0 D01/N_3_19
CTOF_DEL    ---     0.452     R15C17B.C0 to     R15C17B.F0 D01/SLICE_33
ROUTE         1     0.882     R15C17B.F0 to     R15C16A.B0 D01/N_6
CTOF_DEL    ---     0.452     R15C16A.B0 to     R15C16A.F0 D01/SLICE_21
ROUTE         2     1.630     R15C16A.F0 to     R14C16C.B0 D01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R14C16C.B0 to     R14C16C.F0 D01/SLICE_20
ROUTE         1     0.873     R14C16C.F0 to     R14C18A.A1 D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R14C18A.A1 to     R14C18A.F1 D01/SLICE_13
ROUTE         2     0.890     R14C18A.F1 to     R14C17A.B0 D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R14C17A.B0 to     R14C17A.F0 D01/SLICE_17
ROUTE         1     1.355     R14C17A.F0 to     R17C15A.B0 D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R17C15A.B0 to    R17C15A.FCO D01/SLICE_0
ROUTE         1     0.000    R17C15A.FCO to    R17C15B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C15B.FCI to    R17C15B.FCO D01/SLICE_11
ROUTE         1     0.000    R17C15B.FCO to    R17C15C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C15C.FCI to    R17C15C.FCO D01/SLICE_10
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C15D.FCI to    R17C15D.FCO D01/SLICE_9
ROUTE         1     0.000    R17C15D.FCO to    R17C16A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C16A.FCI to    R17C16A.FCO D01/SLICE_8
ROUTE         1     0.000    R17C16A.FCO to    R17C16B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C16B.FCI to    R17C16B.FCO D01/SLICE_7
ROUTE         1     0.000    R17C16B.FCO to    R17C16C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C16C.FCI to    R17C16C.FCO D01/SLICE_6
ROUTE         1     0.000    R17C16C.FCO to    R17C16D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C16D.FCI to    R17C16D.FCO D01/SLICE_5
ROUTE         1     0.000    R17C16D.FCO to    R17C17A.FCI D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C17A.FCI to    R17C17A.FCO D01/SLICE_4
ROUTE         1     0.000    R17C17A.FCO to    R17C17B.FCI D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C17B.FCI to    R17C17B.FCO D01/SLICE_3
ROUTE         1     0.000    R17C17B.FCO to    R17C17C.FCI D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R17C17C.FCI to     R17C17C.F1 D01/SLICE_2
ROUTE         1     0.000     R17C17C.F1 to    R17C17C.DI1 D01/sdiv_11[20] (to sclk)
                  --------
                   15.141   (42.0% logic, 58.0% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R17C15B.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R17C17C.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.530ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[2]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[19]  (to sclk +)

   Delay:              15.089ns  (41.8% logic, 58.2% route), 19 logic levels.

 Constraint Details:

     15.089ns physical path delay D01/SLICE_11 to D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.530ns

 Physical Path Details:

      Data path D01/SLICE_11 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C15B.CLK to     R17C15B.Q1 D01/SLICE_11 (from sclk)
ROUTE         2     1.230     R17C15B.Q1 to     R16C15B.A1 D01/sdiv[2]
CTOF_DEL    ---     0.452     R16C15B.A1 to     R16C15B.F1 D01/SLICE_34
ROUTE         2     0.927     R16C15B.F1 to     R16C16A.D0 D01/sdiv15lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R16C16A.D0 to     R16C16A.F0 D01/SLICE_14
ROUTE         6     0.993     R16C16A.F0 to     R15C17B.C0 D01/N_3_19
CTOF_DEL    ---     0.452     R15C17B.C0 to     R15C17B.F0 D01/SLICE_33
ROUTE         1     0.882     R15C17B.F0 to     R15C16A.B0 D01/N_6
CTOF_DEL    ---     0.452     R15C16A.B0 to     R15C16A.F0 D01/SLICE_21
ROUTE         2     1.630     R15C16A.F0 to     R14C16C.B0 D01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R14C16C.B0 to     R14C16C.F0 D01/SLICE_20
ROUTE         1     0.873     R14C16C.F0 to     R14C18A.A1 D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R14C18A.A1 to     R14C18A.F1 D01/SLICE_13
ROUTE         2     0.890     R14C18A.F1 to     R14C17A.B0 D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R14C17A.B0 to     R14C17A.F0 D01/SLICE_17
ROUTE         1     1.355     R14C17A.F0 to     R17C15A.B0 D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R17C15A.B0 to    R17C15A.FCO D01/SLICE_0
ROUTE         1     0.000    R17C15A.FCO to    R17C15B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C15B.FCI to    R17C15B.FCO D01/SLICE_11
ROUTE         1     0.000    R17C15B.FCO to    R17C15C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C15C.FCI to    R17C15C.FCO D01/SLICE_10
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C15D.FCI to    R17C15D.FCO D01/SLICE_9
ROUTE         1     0.000    R17C15D.FCO to    R17C16A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C16A.FCI to    R17C16A.FCO D01/SLICE_8
ROUTE         1     0.000    R17C16A.FCO to    R17C16B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C16B.FCI to    R17C16B.FCO D01/SLICE_7
ROUTE         1     0.000    R17C16B.FCO to    R17C16C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C16C.FCI to    R17C16C.FCO D01/SLICE_6
ROUTE         1     0.000    R17C16C.FCO to    R17C16D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C16D.FCI to    R17C16D.FCO D01/SLICE_5
ROUTE         1     0.000    R17C16D.FCO to    R17C17A.FCI D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C17A.FCI to    R17C17A.FCO D01/SLICE_4
ROUTE         1     0.000    R17C17A.FCO to    R17C17B.FCI D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C17B.FCI to    R17C17B.FCO D01/SLICE_3
ROUTE         1     0.000    R17C17B.FCO to    R17C17C.FCI D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R17C17C.FCI to     R17C17C.F0 D01/SLICE_2
ROUTE         1     0.000     R17C17C.F0 to    R17C17C.DI0 D01/sdiv_11[19] (to sclk)
                  --------
                   15.089   (41.8% logic, 58.2% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R17C15B.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R17C17C.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.624ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[2]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[18]  (to sclk +)

   Delay:              14.995ns  (41.4% logic, 58.6% route), 18 logic levels.

 Constraint Details:

     14.995ns physical path delay D01/SLICE_11 to D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.624ns

 Physical Path Details:

      Data path D01/SLICE_11 to D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C15B.CLK to     R17C15B.Q1 D01/SLICE_11 (from sclk)
ROUTE         2     1.230     R17C15B.Q1 to     R16C15B.A1 D01/sdiv[2]
CTOF_DEL    ---     0.452     R16C15B.A1 to     R16C15B.F1 D01/SLICE_34
ROUTE         2     0.927     R16C15B.F1 to     R16C16A.D0 D01/sdiv15lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R16C16A.D0 to     R16C16A.F0 D01/SLICE_14
ROUTE         6     0.993     R16C16A.F0 to     R15C17B.C0 D01/N_3_19
CTOF_DEL    ---     0.452     R15C17B.C0 to     R15C17B.F0 D01/SLICE_33
ROUTE         1     0.882     R15C17B.F0 to     R15C16A.B0 D01/N_6
CTOF_DEL    ---     0.452     R15C16A.B0 to     R15C16A.F0 D01/SLICE_21
ROUTE         2     1.630     R15C16A.F0 to     R14C16C.B0 D01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R14C16C.B0 to     R14C16C.F0 D01/SLICE_20
ROUTE         1     0.873     R14C16C.F0 to     R14C18A.A1 D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R14C18A.A1 to     R14C18A.F1 D01/SLICE_13
ROUTE         2     0.890     R14C18A.F1 to     R14C17A.B0 D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R14C17A.B0 to     R14C17A.F0 D01/SLICE_17
ROUTE         1     1.355     R14C17A.F0 to     R17C15A.B0 D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R17C15A.B0 to    R17C15A.FCO D01/SLICE_0
ROUTE         1     0.000    R17C15A.FCO to    R17C15B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C15B.FCI to    R17C15B.FCO D01/SLICE_11
ROUTE         1     0.000    R17C15B.FCO to    R17C15C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C15C.FCI to    R17C15C.FCO D01/SLICE_10
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C15D.FCI to    R17C15D.FCO D01/SLICE_9
ROUTE         1     0.000    R17C15D.FCO to    R17C16A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C16A.FCI to    R17C16A.FCO D01/SLICE_8
ROUTE         1     0.000    R17C16A.FCO to    R17C16B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C16B.FCI to    R17C16B.FCO D01/SLICE_7
ROUTE         1     0.000    R17C16B.FCO to    R17C16C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C16C.FCI to    R17C16C.FCO D01/SLICE_6
ROUTE         1     0.000    R17C16C.FCO to    R17C16D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C16D.FCI to    R17C16D.FCO D01/SLICE_5
ROUTE         1     0.000    R17C16D.FCO to    R17C17A.FCI D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C17A.FCI to    R17C17A.FCO D01/SLICE_4
ROUTE         1     0.000    R17C17A.FCO to    R17C17B.FCI D01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R17C17B.FCI to     R17C17B.F1 D01/SLICE_3
ROUTE         1     0.000     R17C17B.F1 to    R17C17B.DI1 D01/sdiv_11[18] (to sclk)
                  --------
                   14.995   (41.4% logic, 58.6% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R17C15B.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R17C17B.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.675ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[7]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[21]  (to sclk +)

   Delay:              14.944ns  (43.2% logic, 56.8% route), 20 logic levels.

 Constraint Details:

     14.944ns physical path delay D01/SLICE_8 to D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.675ns

 Physical Path Details:

      Data path D01/SLICE_8 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C16A.CLK to     R17C16A.Q0 D01/SLICE_8 (from sclk)
ROUTE         2     1.196     R17C16A.Q0 to     R16C15B.D0 D01/sdiv[7]
CTOF_DEL    ---     0.452     R16C15B.D0 to     R16C15B.F0 D01/SLICE_34
ROUTE         2     0.670     R16C15B.F0 to     R16C16A.C0 D01/sdiv15lto19_i_a2_16_5
CTOF_DEL    ---     0.452     R16C16A.C0 to     R16C16A.F0 D01/SLICE_14
ROUTE         6     0.993     R16C16A.F0 to     R15C17B.C0 D01/N_3_19
CTOF_DEL    ---     0.452     R15C17B.C0 to     R15C17B.F0 D01/SLICE_33
ROUTE         1     0.882     R15C17B.F0 to     R15C16A.B0 D01/N_6
CTOF_DEL    ---     0.452     R15C16A.B0 to     R15C16A.F0 D01/SLICE_21
ROUTE         2     1.630     R15C16A.F0 to     R14C16C.B0 D01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R14C16C.B0 to     R14C16C.F0 D01/SLICE_20
ROUTE         1     0.873     R14C16C.F0 to     R14C18A.A1 D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R14C18A.A1 to     R14C18A.F1 D01/SLICE_13
ROUTE         2     0.890     R14C18A.F1 to     R14C17A.B0 D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R14C17A.B0 to     R14C17A.F0 D01/SLICE_17
ROUTE         1     1.355     R14C17A.F0 to     R17C15A.B0 D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R17C15A.B0 to    R17C15A.FCO D01/SLICE_0
ROUTE         1     0.000    R17C15A.FCO to    R17C15B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C15B.FCI to    R17C15B.FCO D01/SLICE_11
ROUTE         1     0.000    R17C15B.FCO to    R17C15C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C15C.FCI to    R17C15C.FCO D01/SLICE_10
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C15D.FCI to    R17C15D.FCO D01/SLICE_9
ROUTE         1     0.000    R17C15D.FCO to    R17C16A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C16A.FCI to    R17C16A.FCO D01/SLICE_8
ROUTE         1     0.000    R17C16A.FCO to    R17C16B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C16B.FCI to    R17C16B.FCO D01/SLICE_7
ROUTE         1     0.000    R17C16B.FCO to    R17C16C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C16C.FCI to    R17C16C.FCO D01/SLICE_6
ROUTE         1     0.000    R17C16C.FCO to    R17C16D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C16D.FCI to    R17C16D.FCO D01/SLICE_5
ROUTE         1     0.000    R17C16D.FCO to    R17C17A.FCI D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C17A.FCI to    R17C17A.FCO D01/SLICE_4
ROUTE         1     0.000    R17C17A.FCO to    R17C17B.FCI D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C17B.FCI to    R17C17B.FCO D01/SLICE_3
ROUTE         1     0.000    R17C17B.FCO to    R17C17C.FCI D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R17C17C.FCI to    R17C17C.FCO D01/SLICE_2
ROUTE         1     0.000    R17C17C.FCO to    R17C17D.FCI D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R17C17D.FCI to     R17C17D.F0 D01/SLICE_1
ROUTE         1     0.000     R17C17D.F0 to    R17C17D.DI0 D01/sdiv_11[21] (to sclk)
                  --------
                   14.944   (43.2% logic, 56.8% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R17C16A.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R17C17D.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.676ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[2]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[17]  (to sclk +)

   Delay:              14.943ns  (41.2% logic, 58.8% route), 18 logic levels.

 Constraint Details:

     14.943ns physical path delay D01/SLICE_11 to D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.676ns

 Physical Path Details:

      Data path D01/SLICE_11 to D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C15B.CLK to     R17C15B.Q1 D01/SLICE_11 (from sclk)
ROUTE         2     1.230     R17C15B.Q1 to     R16C15B.A1 D01/sdiv[2]
CTOF_DEL    ---     0.452     R16C15B.A1 to     R16C15B.F1 D01/SLICE_34
ROUTE         2     0.927     R16C15B.F1 to     R16C16A.D0 D01/sdiv15lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R16C16A.D0 to     R16C16A.F0 D01/SLICE_14
ROUTE         6     0.993     R16C16A.F0 to     R15C17B.C0 D01/N_3_19
CTOF_DEL    ---     0.452     R15C17B.C0 to     R15C17B.F0 D01/SLICE_33
ROUTE         1     0.882     R15C17B.F0 to     R15C16A.B0 D01/N_6
CTOF_DEL    ---     0.452     R15C16A.B0 to     R15C16A.F0 D01/SLICE_21
ROUTE         2     1.630     R15C16A.F0 to     R14C16C.B0 D01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R14C16C.B0 to     R14C16C.F0 D01/SLICE_20
ROUTE         1     0.873     R14C16C.F0 to     R14C18A.A1 D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R14C18A.A1 to     R14C18A.F1 D01/SLICE_13
ROUTE         2     0.890     R14C18A.F1 to     R14C17A.B0 D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R14C17A.B0 to     R14C17A.F0 D01/SLICE_17
ROUTE         1     1.355     R14C17A.F0 to     R17C15A.B0 D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R17C15A.B0 to    R17C15A.FCO D01/SLICE_0
ROUTE         1     0.000    R17C15A.FCO to    R17C15B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C15B.FCI to    R17C15B.FCO D01/SLICE_11
ROUTE         1     0.000    R17C15B.FCO to    R17C15C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C15C.FCI to    R17C15C.FCO D01/SLICE_10
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C15D.FCI to    R17C15D.FCO D01/SLICE_9
ROUTE         1     0.000    R17C15D.FCO to    R17C16A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C16A.FCI to    R17C16A.FCO D01/SLICE_8
ROUTE         1     0.000    R17C16A.FCO to    R17C16B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C16B.FCI to    R17C16B.FCO D01/SLICE_7
ROUTE         1     0.000    R17C16B.FCO to    R17C16C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C16C.FCI to    R17C16C.FCO D01/SLICE_6
ROUTE         1     0.000    R17C16C.FCO to    R17C16D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C16D.FCI to    R17C16D.FCO D01/SLICE_5
ROUTE         1     0.000    R17C16D.FCO to    R17C17A.FCI D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C17A.FCI to    R17C17A.FCO D01/SLICE_4
ROUTE         1     0.000    R17C17A.FCO to    R17C17B.FCI D01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.517    R17C17B.FCI to     R17C17B.F0 D01/SLICE_3
ROUTE         1     0.000     R17C17B.F0 to    R17C17B.DI0 D01/sdiv_11[17] (to sclk)
                  --------
                   14.943   (41.2% logic, 58.8% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R17C15B.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R17C17B.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.703ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[0]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[21]  (to sclk +)

   Delay:              14.916ns  (43.3% logic, 56.7% route), 20 logic levels.

 Constraint Details:

     14.916ns physical path delay D01/SLICE_0 to D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.703ns

 Physical Path Details:

      Data path D01/SLICE_0 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C15A.CLK to     R17C15A.Q1 D01/SLICE_0 (from sclk)
ROUTE         2     0.911     R17C15A.Q1 to     R16C15B.B1 D01/sdiv[0]
CTOF_DEL    ---     0.452     R16C15B.B1 to     R16C15B.F1 D01/SLICE_34
ROUTE         2     0.927     R16C15B.F1 to     R16C16A.D0 D01/sdiv15lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R16C16A.D0 to     R16C16A.F0 D01/SLICE_14
ROUTE         6     0.993     R16C16A.F0 to     R15C17B.C0 D01/N_3_19
CTOF_DEL    ---     0.452     R15C17B.C0 to     R15C17B.F0 D01/SLICE_33
ROUTE         1     0.882     R15C17B.F0 to     R15C16A.B0 D01/N_6
CTOF_DEL    ---     0.452     R15C16A.B0 to     R15C16A.F0 D01/SLICE_21
ROUTE         2     1.630     R15C16A.F0 to     R14C16C.B0 D01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R14C16C.B0 to     R14C16C.F0 D01/SLICE_20
ROUTE         1     0.873     R14C16C.F0 to     R14C18A.A1 D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R14C18A.A1 to     R14C18A.F1 D01/SLICE_13
ROUTE         2     0.890     R14C18A.F1 to     R14C17A.B0 D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R14C17A.B0 to     R14C17A.F0 D01/SLICE_17
ROUTE         1     1.355     R14C17A.F0 to     R17C15A.B0 D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R17C15A.B0 to    R17C15A.FCO D01/SLICE_0
ROUTE         1     0.000    R17C15A.FCO to    R17C15B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C15B.FCI to    R17C15B.FCO D01/SLICE_11
ROUTE         1     0.000    R17C15B.FCO to    R17C15C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C15C.FCI to    R17C15C.FCO D01/SLICE_10
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C15D.FCI to    R17C15D.FCO D01/SLICE_9
ROUTE         1     0.000    R17C15D.FCO to    R17C16A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C16A.FCI to    R17C16A.FCO D01/SLICE_8
ROUTE         1     0.000    R17C16A.FCO to    R17C16B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C16B.FCI to    R17C16B.FCO D01/SLICE_7
ROUTE         1     0.000    R17C16B.FCO to    R17C16C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C16C.FCI to    R17C16C.FCO D01/SLICE_6
ROUTE         1     0.000    R17C16C.FCO to    R17C16D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C16D.FCI to    R17C16D.FCO D01/SLICE_5
ROUTE         1     0.000    R17C16D.FCO to    R17C17A.FCI D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C17A.FCI to    R17C17A.FCO D01/SLICE_4
ROUTE         1     0.000    R17C17A.FCO to    R17C17B.FCI D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C17B.FCI to    R17C17B.FCO D01/SLICE_3
ROUTE         1     0.000    R17C17B.FCO to    R17C17C.FCI D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R17C17C.FCI to    R17C17C.FCO D01/SLICE_2
ROUTE         1     0.000    R17C17C.FCO to    R17C17D.FCI D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R17C17D.FCI to     R17C17D.F0 D01/SLICE_1
ROUTE         1     0.000     R17C17D.F0 to    R17C17D.DI0 D01/sdiv_11[21] (to sclk)
                  --------
                   14.916   (43.3% logic, 56.7% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R17C15A.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R17C17D.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.761ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[10]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[21]  (to sclk +)

   Delay:              14.858ns  (43.4% logic, 56.6% route), 20 logic levels.

 Constraint Details:

     14.858ns physical path delay D01/SLICE_7 to D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.761ns

 Physical Path Details:

      Data path D01/SLICE_7 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C16B.CLK to     R17C16B.Q1 D01/SLICE_7 (from sclk)
ROUTE         3     0.918     R17C16B.Q1 to     R16C16C.B1 D01/sdiv[10]
CTOF_DEL    ---     0.452     R16C16C.B1 to     R16C16C.F1 D01/SLICE_30
ROUTE         2     0.862     R16C16C.F1 to     R16C16A.A0 D01/N_3_13
CTOF_DEL    ---     0.452     R16C16A.A0 to     R16C16A.F0 D01/SLICE_14
ROUTE         6     0.993     R16C16A.F0 to     R15C17B.C0 D01/N_3_19
CTOF_DEL    ---     0.452     R15C17B.C0 to     R15C17B.F0 D01/SLICE_33
ROUTE         1     0.882     R15C17B.F0 to     R15C16A.B0 D01/N_6
CTOF_DEL    ---     0.452     R15C16A.B0 to     R15C16A.F0 D01/SLICE_21
ROUTE         2     1.630     R15C16A.F0 to     R14C16C.B0 D01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R14C16C.B0 to     R14C16C.F0 D01/SLICE_20
ROUTE         1     0.873     R14C16C.F0 to     R14C18A.A1 D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R14C18A.A1 to     R14C18A.F1 D01/SLICE_13
ROUTE         2     0.890     R14C18A.F1 to     R14C17A.B0 D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R14C17A.B0 to     R14C17A.F0 D01/SLICE_17
ROUTE         1     1.355     R14C17A.F0 to     R17C15A.B0 D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R17C15A.B0 to    R17C15A.FCO D01/SLICE_0
ROUTE         1     0.000    R17C15A.FCO to    R17C15B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C15B.FCI to    R17C15B.FCO D01/SLICE_11
ROUTE         1     0.000    R17C15B.FCO to    R17C15C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C15C.FCI to    R17C15C.FCO D01/SLICE_10
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C15D.FCI to    R17C15D.FCO D01/SLICE_9
ROUTE         1     0.000    R17C15D.FCO to    R17C16A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C16A.FCI to    R17C16A.FCO D01/SLICE_8
ROUTE         1     0.000    R17C16A.FCO to    R17C16B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C16B.FCI to    R17C16B.FCO D01/SLICE_7
ROUTE         1     0.000    R17C16B.FCO to    R17C16C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C16C.FCI to    R17C16C.FCO D01/SLICE_6
ROUTE         1     0.000    R17C16C.FCO to    R17C16D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C16D.FCI to    R17C16D.FCO D01/SLICE_5
ROUTE         1     0.000    R17C16D.FCO to    R17C17A.FCI D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C17A.FCI to    R17C17A.FCO D01/SLICE_4
ROUTE         1     0.000    R17C17A.FCO to    R17C17B.FCI D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C17B.FCI to    R17C17B.FCO D01/SLICE_3
ROUTE         1     0.000    R17C17B.FCO to    R17C17C.FCI D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R17C17C.FCI to    R17C17C.FCO D01/SLICE_2
ROUTE         1     0.000    R17C17C.FCO to    R17C17D.FCI D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R17C17D.FCI to     R17C17D.F0 D01/SLICE_1
ROUTE         1     0.000     R17C17D.F0 to    R17C17D.DI0 D01/sdiv_11[21] (to sclk)
                  --------
                   14.858   (43.4% logic, 56.6% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R17C16B.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R17C17D.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.769ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[7]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[20]  (to sclk +)

   Delay:              14.850ns  (42.8% logic, 57.2% route), 19 logic levels.

 Constraint Details:

     14.850ns physical path delay D01/SLICE_8 to D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.769ns

 Physical Path Details:

      Data path D01/SLICE_8 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C16A.CLK to     R17C16A.Q0 D01/SLICE_8 (from sclk)
ROUTE         2     1.196     R17C16A.Q0 to     R16C15B.D0 D01/sdiv[7]
CTOF_DEL    ---     0.452     R16C15B.D0 to     R16C15B.F0 D01/SLICE_34
ROUTE         2     0.670     R16C15B.F0 to     R16C16A.C0 D01/sdiv15lto19_i_a2_16_5
CTOF_DEL    ---     0.452     R16C16A.C0 to     R16C16A.F0 D01/SLICE_14
ROUTE         6     0.993     R16C16A.F0 to     R15C17B.C0 D01/N_3_19
CTOF_DEL    ---     0.452     R15C17B.C0 to     R15C17B.F0 D01/SLICE_33
ROUTE         1     0.882     R15C17B.F0 to     R15C16A.B0 D01/N_6
CTOF_DEL    ---     0.452     R15C16A.B0 to     R15C16A.F0 D01/SLICE_21
ROUTE         2     1.630     R15C16A.F0 to     R14C16C.B0 D01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R14C16C.B0 to     R14C16C.F0 D01/SLICE_20
ROUTE         1     0.873     R14C16C.F0 to     R14C18A.A1 D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R14C18A.A1 to     R14C18A.F1 D01/SLICE_13
ROUTE         2     0.890     R14C18A.F1 to     R14C17A.B0 D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R14C17A.B0 to     R14C17A.F0 D01/SLICE_17
ROUTE         1     1.355     R14C17A.F0 to     R17C15A.B0 D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R17C15A.B0 to    R17C15A.FCO D01/SLICE_0
ROUTE         1     0.000    R17C15A.FCO to    R17C15B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C15B.FCI to    R17C15B.FCO D01/SLICE_11
ROUTE         1     0.000    R17C15B.FCO to    R17C15C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C15C.FCI to    R17C15C.FCO D01/SLICE_10
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C15D.FCI to    R17C15D.FCO D01/SLICE_9
ROUTE         1     0.000    R17C15D.FCO to    R17C16A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C16A.FCI to    R17C16A.FCO D01/SLICE_8
ROUTE         1     0.000    R17C16A.FCO to    R17C16B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C16B.FCI to    R17C16B.FCO D01/SLICE_7
ROUTE         1     0.000    R17C16B.FCO to    R17C16C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C16C.FCI to    R17C16C.FCO D01/SLICE_6
ROUTE         1     0.000    R17C16C.FCO to    R17C16D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C16D.FCI to    R17C16D.FCO D01/SLICE_5
ROUTE         1     0.000    R17C16D.FCO to    R17C17A.FCI D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R17C17A.FCI to    R17C17A.FCO D01/SLICE_4
ROUTE         1     0.000    R17C17A.FCO to    R17C17B.FCI D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R17C17B.FCI to    R17C17B.FCO D01/SLICE_3
ROUTE         1     0.000    R17C17B.FCO to    R17C17C.FCI D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R17C17C.FCI to     R17C17C.F1 D01/SLICE_2
ROUTE         1     0.000     R17C17C.F1 to    R17C17C.DI1 D01/sdiv_11[20] (to sclk)
                  --------
                   14.850   (42.8% logic, 57.2% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R17C16A.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R17C17C.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.770ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[2]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[16]  (to sclk +)

   Delay:              14.849ns  (40.9% logic, 59.1% route), 17 logic levels.

 Constraint Details:

     14.849ns physical path delay D01/SLICE_11 to D01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.770ns

 Physical Path Details:

      Data path D01/SLICE_11 to D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C15B.CLK to     R17C15B.Q1 D01/SLICE_11 (from sclk)
ROUTE         2     1.230     R17C15B.Q1 to     R16C15B.A1 D01/sdiv[2]
CTOF_DEL    ---     0.452     R16C15B.A1 to     R16C15B.F1 D01/SLICE_34
ROUTE         2     0.927     R16C15B.F1 to     R16C16A.D0 D01/sdiv15lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R16C16A.D0 to     R16C16A.F0 D01/SLICE_14
ROUTE         6     0.993     R16C16A.F0 to     R15C17B.C0 D01/N_3_19
CTOF_DEL    ---     0.452     R15C17B.C0 to     R15C17B.F0 D01/SLICE_33
ROUTE         1     0.882     R15C17B.F0 to     R15C16A.B0 D01/N_6
CTOF_DEL    ---     0.452     R15C16A.B0 to     R15C16A.F0 D01/SLICE_21
ROUTE         2     1.630     R15C16A.F0 to     R14C16C.B0 D01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R14C16C.B0 to     R14C16C.F0 D01/SLICE_20
ROUTE         1     0.873     R14C16C.F0 to     R14C18A.A1 D01/un1_sdiv69_2_0
CTOF_DEL    ---     0.452     R14C18A.A1 to     R14C18A.F1 D01/SLICE_13
ROUTE         2     0.890     R14C18A.F1 to     R14C17A.B0 D01/un1_sdiv69_4
CTOF_DEL    ---     0.452     R14C17A.B0 to     R14C17A.F0 D01/SLICE_17
ROUTE         1     1.355     R14C17A.F0 to     R17C15A.B0 D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R17C15A.B0 to    R17C15A.FCO D01/SLICE_0
ROUTE         1     0.000    R17C15A.FCO to    R17C15B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R17C15B.FCI to    R17C15B.FCO D01/SLICE_11
ROUTE         1     0.000    R17C15B.FCO to    R17C15C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R17C15C.FCI to    R17C15C.FCO D01/SLICE_10
ROUTE         1     0.000    R17C15C.FCO to    R17C15D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R17C15D.FCI to    R17C15D.FCO D01/SLICE_9
ROUTE         1     0.000    R17C15D.FCO to    R17C16A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R17C16A.FCI to    R17C16A.FCO D01/SLICE_8
ROUTE         1     0.000    R17C16A.FCO to    R17C16B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R17C16B.FCI to    R17C16B.FCO D01/SLICE_7
ROUTE         1     0.000    R17C16B.FCO to    R17C16C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R17C16C.FCI to    R17C16C.FCO D01/SLICE_6
ROUTE         1     0.000    R17C16C.FCO to    R17C16D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R17C16D.FCI to    R17C16D.FCO D01/SLICE_5
ROUTE         1     0.000    R17C16D.FCO to    R17C17A.FCI D01/un1_sdiv_cry_14
FCITOF1_DE  ---     0.569    R17C17A.FCI to     R17C17A.F1 D01/SLICE_4
ROUTE         1     0.000     R17C17A.F1 to    R17C17A.DI1 D01/sdiv_11[16] (to sclk)
                  --------
                   14.849   (40.9% logic, 59.1% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R17C15B.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R17C17A.CLK sclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

Report:   64.998MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sclk" 2.080000 MHz ;     |    2.080 MHz|   64.998 MHz|  20  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: sclk   Source: D00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "sclk" 2.080000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5825 paths, 1 nets, and 203 connections (79.30% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Fri Mar 11 23:36:26 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o osc00_osc0.twr -gui -msgset C:/Users/Emanuel/Documents/ESCOM/7 SEPTIMO SEMESTRE/Arquitectura de computadoras/1erP/06-proyectDiamond-1erParc/08osc00/promote.xml osc00_osc0.ncd osc00_osc0.prf 
Design file:     osc00_osc0.ncd
Preference file: osc00_osc0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "sclk" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[21]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[21]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_1 to D01/SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_1 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C17D.CLK to     R17C17D.Q0 D01/SLICE_1 (from sclk)
ROUTE         6     0.132     R17C17D.Q0 to     R17C17D.A0 D01/sdiv[21]
CTOF_DEL    ---     0.101     R17C17D.A0 to     R17C17D.F0 D01/SLICE_1
ROUTE         1     0.000     R17C17D.F0 to    R17C17D.DI0 D01/sdiv_11[21] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R17C17D.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R17C17D.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[4]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[4]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_10 to D01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_10 to D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C15C.CLK to     R17C15C.Q1 D01/SLICE_10 (from sclk)
ROUTE         2     0.132     R17C15C.Q1 to     R17C15C.A1 D01/sdiv[4]
CTOF_DEL    ---     0.101     R17C15C.A1 to     R17C15C.F1 D01/SLICE_10
ROUTE         1     0.000     R17C15C.F1 to    R17C15C.DI1 D01/sdiv_11[4] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R17C15C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R17C15C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[6]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[6]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_9 to D01/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_9 to D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C15D.CLK to     R17C15D.Q1 D01/SLICE_9 (from sclk)
ROUTE         2     0.132     R17C15D.Q1 to     R17C15D.A1 D01/sdiv[6]
CTOF_DEL    ---     0.101     R17C15D.A1 to     R17C15D.F1 D01/SLICE_9
ROUTE         1     0.000     R17C15D.F1 to    R17C15D.DI1 D01/sdiv_11[6] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R17C15D.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R17C15D.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[11]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[11]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_6 to D01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_6 to D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C16C.CLK to     R17C16C.Q0 D01/SLICE_6 (from sclk)
ROUTE         3     0.132     R17C16C.Q0 to     R17C16C.A0 D01/sdiv[11]
CTOF_DEL    ---     0.101     R17C16C.A0 to     R17C16C.F0 D01/SLICE_6
ROUTE         1     0.000     R17C16C.F0 to    R17C16C.DI0 D01/sdiv_11[11] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R17C16C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R17C16C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[19]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[19]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_2 to D01/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_2 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C17C.CLK to     R17C17C.Q0 D01/SLICE_2 (from sclk)
ROUTE         8     0.132     R17C17C.Q0 to     R17C17C.A0 D01/sdiv[19]
CTOF_DEL    ---     0.101     R17C17C.A0 to     R17C17C.F0 D01/SLICE_2
ROUTE         1     0.000     R17C17C.F0 to    R17C17C.DI0 D01/sdiv_11[19] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R17C17C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R17C17C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[17]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[17]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_3 to D01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_3 to D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C17B.CLK to     R17C17B.Q0 D01/SLICE_3 (from sclk)
ROUTE         6     0.132     R17C17B.Q0 to     R17C17B.A0 D01/sdiv[17]
CTOF_DEL    ---     0.101     R17C17B.A0 to     R17C17B.F0 D01/SLICE_3
ROUTE         1     0.000     R17C17B.F0 to    R17C17B.DI0 D01/sdiv_11[17] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R17C17B.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R17C17B.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[2]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[2]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_11 to D01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_11 to D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C15B.CLK to     R17C15B.Q1 D01/SLICE_11 (from sclk)
ROUTE         2     0.132     R17C15B.Q1 to     R17C15B.A1 D01/sdiv[2]
CTOF_DEL    ---     0.101     R17C15B.A1 to     R17C15B.F1 D01/SLICE_11
ROUTE         1     0.000     R17C15B.F1 to    R17C15B.DI1 D01/sdiv_11[2] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R17C15B.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R17C15B.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[13]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[13]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_5 to D01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_5 to D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C16D.CLK to     R17C16D.Q0 D01/SLICE_5 (from sclk)
ROUTE         4     0.132     R17C16D.Q0 to     R17C16D.A0 D01/sdiv[13]
CTOF_DEL    ---     0.101     R17C16D.A0 to     R17C16D.F0 D01/SLICE_5
ROUTE         1     0.000     R17C16D.F0 to    R17C16D.DI0 D01/sdiv_11[13] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R17C16D.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R17C16D.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[20]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[20]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_2 to D01/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_2 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C17C.CLK to     R17C17C.Q1 D01/SLICE_2 (from sclk)
ROUTE         6     0.132     R17C17C.Q1 to     R17C17C.A1 D01/sdiv[20]
CTOF_DEL    ---     0.101     R17C17C.A1 to     R17C17C.F1 D01/SLICE_2
ROUTE         1     0.000     R17C17C.F1 to    R17C17C.DI1 D01/sdiv_11[20] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R17C17C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R17C17C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/oscout  (from sclk +)
   Destination:    FF         Data in        D01/oscout  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_12 to D01/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_12 to D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18C.CLK to     R14C18C.Q0 D01/SLICE_12 (from sclk)
ROUTE         2     0.132     R14C18C.Q0 to     R14C18C.A0 oscout0_c
CTOF_DEL    ---     0.101     R14C18C.A0 to     R14C18C.F0 D01/SLICE_12
ROUTE         1     0.000     R14C18C.F0 to    R14C18C.DI0 D01/oscout_0 (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R14C18C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R14C18C.CLK sclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sclk" 2.080000 MHz ;     |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: sclk   Source: D00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "sclk" 2.080000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5825 paths, 1 nets, and 203 connections (79.30% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
