
*** Running vivado
    with args -log carry_look_ahead_fpga.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source carry_look_ahead_fpga.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source carry_look_ahead_fpga.tcl -notrace
Command: synth_design -top carry_look_ahead_fpga -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10236 
WARNING: [Synth 8-2490] overwriting previous definition of module XOR2 [C:/Users/Phat Le/Carray_Look_Ahead/Carray_Look_Ahead.srcs/sources_1/new/XOR2.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 706.133 ; gain = 182.246
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'carry_look_ahead_fpga' [C:/Users/Phat Le/Desktop/Fall2019/CMPE125/carry_look_ahead_fpga.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [C:/Users/Phat Le/Desktop/Fall2019/CMPE125/clk_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (1#1) [C:/Users/Phat Le/Desktop/Fall2019/CMPE125/clk_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'CLA_adder_top' [C:/Users/Phat Le/Carray_Look_Ahead/Carray_Look_Ahead.srcs/sources_1/new/CLA_adder_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [C:/Users/Phat Le/Carray_Look_Ahead/Carray_Look_Ahead.srcs/sources_1/new/half_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (2#1) [C:/Users/Phat Le/Carray_Look_Ahead/Carray_Look_Ahead.srcs/sources_1/new/half_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'XOR2' [C:/Users/Phat Le/Carray_Look_Ahead/Carray_Look_Ahead.srcs/sources_1/new/XOR2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'XOR2' (3#1) [C:/Users/Phat Le/Carray_Look_Ahead/Carray_Look_Ahead.srcs/sources_1/new/XOR2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CLA_adder_top' (4#1) [C:/Users/Phat Le/Carray_Look_Ahead/Carray_Look_Ahead.srcs/sources_1/new/CLA_adder_top.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'Cin' does not match port width (1) of module 'CLA_adder_top' [C:/Users/Phat Le/Desktop/Fall2019/CMPE125/carry_look_ahead_fpga.v:58]
WARNING: [Synth 8-689] width (1) of port connection 'sum' does not match port width (4) of module 'CLA_adder_top' [C:/Users/Phat Le/Desktop/Fall2019/CMPE125/carry_look_ahead_fpga.v:58]
WARNING: [Synth 8-6104] Input port 'c_in' has an internal driver [C:/Users/Phat Le/Desktop/Fall2019/CMPE125/carry_look_ahead_fpga.v:58]
INFO: [Synth 8-6157] synthesizing module 'bcd_to_7seg' [C:/Users/Phat Le/Desktop/Fall2019/CMPE125/bcd_to_7seg.v:22]
INFO: [Synth 8-6155] done synthesizing module 'bcd_to_7seg' (5#1) [C:/Users/Phat Le/Desktop/Fall2019/CMPE125/bcd_to_7seg.v:22]
INFO: [Synth 8-6157] synthesizing module 'led_mux' [C:/Users/Phat Le/Desktop/Fall2019/CMPE125/led_mux.v:22]
INFO: [Synth 8-226] default block is never used [C:/Users/Phat Le/Desktop/Fall2019/CMPE125/led_mux.v:37]
INFO: [Synth 8-6155] done synthesizing module 'led_mux' (6#1) [C:/Users/Phat Le/Desktop/Fall2019/CMPE125/led_mux.v:22]
WARNING: [Synth 8-3848] Net sum in module/entity carry_look_ahead_fpga does not have driver. [C:/Users/Phat Le/Desktop/Fall2019/CMPE125/carry_look_ahead_fpga.v:42]
WARNING: [Synth 8-3848] Net tens in module/entity carry_look_ahead_fpga does not have driver. [C:/Users/Phat Le/Desktop/Fall2019/CMPE125/carry_look_ahead_fpga.v:47]
WARNING: [Synth 8-3848] Net units in module/entity carry_look_ahead_fpga does not have driver. [C:/Users/Phat Le/Desktop/Fall2019/CMPE125/carry_look_ahead_fpga.v:48]
INFO: [Synth 8-6155] done synthesizing module 'carry_look_ahead_fpga' (7#1) [C:/Users/Phat Le/Desktop/Fall2019/CMPE125/carry_look_ahead_fpga.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 744.090 ; gain = 220.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 744.090 ; gain = 220.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 744.090 ; gain = 220.203
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Phat Le/Desktop/Fall2019/CMPE125/carry_look_ahead_fpga1.xdc]
Finished Parsing XDC File [C:/Users/Phat Le/Desktop/Fall2019/CMPE125/carry_look_ahead_fpga1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Phat Le/Desktop/Fall2019/CMPE125/carry_look_ahead_fpga1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/carry_look_ahead_fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/carry_look_ahead_fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 861.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 861.656 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 861.656 ; gain = 337.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 861.656 ; gain = 337.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 861.656 ; gain = 337.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 861.656 ; gain = 337.770
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'bcd2' (bcd_to_7seg) to 'bcd3'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module half_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module XOR2__mod 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module led_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 861.656 ; gain = 337.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 861.656 ; gain = 337.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 877.707 ; gain = 353.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 877.707 ; gain = 353.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 885.258 ; gain = 361.371
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin c_i_led_OBUF with 1st driver pin 'c_in_IBUF_inst/O' [C:/Users/Phat Le/Desktop/Fall2019/CMPE125/carry_look_ahead_fpga.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin c_i_led_OBUF with 2nd driver pin 'i_25/O' [C:/Users/Phat Le/Carray_Look_Ahead/Carray_Look_Ahead.srcs/sources_1/new/CLA_adder_top.v:39]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 885.258 ; gain = 361.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 885.258 ; gain = 361.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 885.258 ; gain = 361.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 885.258 ; gain = 361.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 885.258 ; gain = 361.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     7|
|5     |LUT3   |     3|
|6     |LUT4   |     4|
|7     |LUT5   |    10|
|8     |LUT6   |     1|
|9     |FDRE   |    35|
|10    |IBUF   |    11|
|11    |OBUF   |    22|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   103|
|2     |  clk1   |clk_gen |    56|
|3     |  u2     |led_mux |    10|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 885.258 ; gain = 361.371
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 885.258 ; gain = 243.805
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 885.258 ; gain = 361.371
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 901.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 7 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 901.520 ; gain = 610.379
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 901.520 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Phat Le/Carray_Look_Ahead/Carray_Look_Ahead.runs/synth_1/carry_look_ahead_fpga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file carry_look_ahead_fpga_utilization_synth.rpt -pb carry_look_ahead_fpga_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 30 17:32:21 2019...
