#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed May 17 12:16:44 2023
# Process ID: 4356
# Current directory: C:/Users/zgnhz/Desktop/graduatedesign/dds
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17172 C:\Users\zgnhz\Desktop\graduatedesign\dds\dds.xpr
# Log file: C:/Users/zgnhz/Desktop/graduatedesign/dds/vivado.log
# Journal file: C:/Users/zgnhz/Desktop/graduatedesign/dds\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/zgnhz/Desktop/graduatedesign/dds'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 899.117 ; gain = 107.410
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: DDS
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1043.980 ; gain = 106.379
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DDS' [C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/new/DDS.v:23]
INFO: [Synth 8-6157] synthesizing module 'sin' [C:/Users/zgnhz/Desktop/graduatedesign/dds/.Xil/Vivado-4356-DESKTOP-5J050JL/realtime/sin_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sin' (1#1) [C:/Users/zgnhz/Desktop/graduatedesign/dds/.Xil/Vivado-4356-DESKTOP-5J050JL/realtime/sin_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'squ' [C:/Users/zgnhz/Desktop/graduatedesign/dds/.Xil/Vivado-4356-DESKTOP-5J050JL/realtime/squ_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'squ' (2#1) [C:/Users/zgnhz/Desktop/graduatedesign/dds/.Xil/Vivado-4356-DESKTOP-5J050JL/realtime/squ_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pll' [C:/Users/zgnhz/Desktop/graduatedesign/dds/.Xil/Vivado-4356-DESKTOP-5J050JL/realtime/pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll' (3#1) [C:/Users/zgnhz/Desktop/graduatedesign/dds/.Xil/Vivado-4356-DESKTOP-5J050JL/realtime/pll_stub.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/new/DDS.v:71]
INFO: [Synth 8-6155] done synthesizing module 'DDS' (4#1) [C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/new/DDS.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1087.141 ; gain = 149.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1087.141 ; gain = 149.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1087.141 ; gain = 149.539
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.runs/sin_synth_1/sin.dcp' for cell 'sin_wave'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.runs/squ_synth_1/squ.dcp' for cell 'square_wave'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.runs/pll_synth_1/pll.dcp' for cell 'PLL_inst'
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'PLL_inst/inst'
Finished Parsing XDC File [c:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'PLL_inst/inst'
Parsing XDC File [c:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/pll/pll.xdc] for cell 'PLL_inst/inst'
Finished Parsing XDC File [c:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/pll/pll.xdc] for cell 'PLL_inst/inst'
Parsing XDC File [C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/constrs_1/imports/new/key.xdc]
WARNING: [Vivado 12-507] No nets matched 'key_IBUF[0]'. [C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/constrs_1/imports/new/key.xdc:14]
WARNING: [Vivado 12-507] No nets matched 'key_IBUF[1]'. [C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/constrs_1/imports/new/key.xdc:15]
WARNING: [Vivado 12-507] No nets matched 'key_IBUF[2]'. [C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/constrs_1/imports/new/key.xdc:16]
Finished Parsing XDC File [C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/constrs_1/imports/new/key.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/constrs_1/imports/new/key.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/DDS_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/constrs_1/imports/new/an108_hdmi.xdc]
Finished Parsing XDC File [C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/constrs_1/imports/new/an108_hdmi.xdc]
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/pll/pll_late.xdc] for cell 'PLL_inst/inst'
Finished Parsing XDC File [c:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/pll/pll_late.xdc] for cell 'PLL_inst/inst'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1464.906 ; gain = 527.305
22 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 1464.906 ; gain = 527.305
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/sin.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/sin512.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/squ.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/sqw512.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/pll/pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/pll/pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/squ/sim/squ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module squ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/sin/sim/sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/new/DDS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 98a34c0ad57e4aaaa0450b8cbb8cf0e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.sin
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.squ
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_clk_wiz
Compiling module xil_defaultlib.pll
Compiling module xil_defaultlib.DDS
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 17 12:33:47 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1477.410 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.DDS_test.sin_wave.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.DDS_test.square_wave.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance test.DDS_test.PLL_inst.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1485.309 ; gain = 7.898
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1490.434 ; gain = 0.715
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/test/DDS_test/mode}} 
run all
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/sin.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/sin512.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/squ.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/sqw512.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/pll/pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/pll/pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/squ/sim/squ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module squ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/sin/sim/sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/new/DDS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 98a34c0ad57e4aaaa0450b8cbb8cf0e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.sin
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.squ
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_clk_wiz
Compiling module xil_defaultlib.pll
Compiling module xil_defaultlib.DDS
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.DDS_test.sin_wave.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.DDS_test.square_wave.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance test.DDS_test.PLL_inst.inst.mmcm_adv_inst 
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1494.621 ; gain = 0.000
current_wave_config {Untitled 1*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1*'.
Untitled 1
add_wave {{/test/DDS_test/flu}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/sin.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/sin512.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/squ.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/sqw512.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/pll/pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/pll/pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/squ/sim/squ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module squ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/sin/sim/sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/new/DDS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 98a34c0ad57e4aaaa0450b8cbb8cf0e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.sin
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.squ
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_clk_wiz
Compiling module xil_defaultlib.pll
Compiling module xil_defaultlib.DDS
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.DDS_test.sin_wave.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.DDS_test.square_wave.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance test.DDS_test.PLL_inst.inst.mmcm_adv_inst 
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1496.344 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1497.176 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/sin.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/sin512.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/squ.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/sqw512.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/pll/pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/pll/pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/squ/sim/squ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module squ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/sin/sim/sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/new/DDS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 98a34c0ad57e4aaaa0450b8cbb8cf0e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.sin
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.squ
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_clk_wiz
Compiling module xil_defaultlib.pll
Compiling module xil_defaultlib.DDS
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.DDS_test.sin_wave.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.DDS_test.square_wave.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance test.DDS_test.PLL_inst.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1498.379 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1498.379 ; gain = 0.000
current_wave_config {Untitled 2*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 2*'.
Untitled 2
add_wave {{/test/DDS_test/mode}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/sin.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/sin512.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/squ.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/sqw512.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/pll/pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/pll/pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/squ/sim/squ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module squ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/sin/sim/sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/new/DDS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 98a34c0ad57e4aaaa0450b8cbb8cf0e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.sin
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.squ
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_clk_wiz
Compiling module xil_defaultlib.pll
Compiling module xil_defaultlib.DDS
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.DDS_test.sin_wave.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.DDS_test.square_wave.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance test.DDS_test.PLL_inst.inst.mmcm_adv_inst 
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1498.379 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/sin.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/sin512.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/squ.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/sqw512.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/pll/pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/pll/pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/squ/sim/squ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module squ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/sin/sim/sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/new/DDS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 98a34c0ad57e4aaaa0450b8cbb8cf0e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.sin
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.squ
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_clk_wiz
Compiling module xil_defaultlib.pll
Compiling module xil_defaultlib.DDS
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.DDS_test.sin_wave.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.DDS_test.square_wave.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance test.DDS_test.PLL_inst.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1498.434 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1498.434 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/sin.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/sin512.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/squ.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/sqw512.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/pll/pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/pll/pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/squ/sim/squ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module squ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/sin/sim/sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/new/DDS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 98a34c0ad57e4aaaa0450b8cbb8cf0e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.sin
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.squ
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_clk_wiz
Compiling module xil_defaultlib.pll
Compiling module xil_defaultlib.DDS
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.DDS_test.sin_wave.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.DDS_test.square_wave.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance test.DDS_test.PLL_inst.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1498.434 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1498.434 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/sin.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/sin512.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/squ.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/sqw512.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/pll/pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/pll/pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/squ/sim/squ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module squ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/sin/sim/sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/new/DDS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 98a34c0ad57e4aaaa0450b8cbb8cf0e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.sin
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.squ
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_clk_wiz
Compiling module xil_defaultlib.pll
Compiling module xil_defaultlib.DDS
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.DDS_test.sin_wave.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.DDS_test.square_wave.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance test.DDS_test.PLL_inst.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1498.434 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1498.434 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/sin.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/sin512.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/squ.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/sqw512.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/pll/pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/pll/pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/squ/sim/squ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module squ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/sin/sim/sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/new/DDS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 98a34c0ad57e4aaaa0450b8cbb8cf0e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.sin
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.squ
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_clk_wiz
Compiling module xil_defaultlib.pll
Compiling module xil_defaultlib.DDS
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.DDS_test.sin_wave.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.DDS_test.square_wave.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance test.DDS_test.PLL_inst.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1500.891 ; gain = 1.215
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1505.180 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/sin.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/sin512.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/squ.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/sqw512.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/pll/pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/pll/pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/squ/sim/squ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module squ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/sin/sim/sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/new/DDS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 98a34c0ad57e4aaaa0450b8cbb8cf0e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.sin
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.squ
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_clk_wiz
Compiling module xil_defaultlib.pll
Compiling module xil_defaultlib.DDS
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.DDS_test.sin_wave.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.DDS_test.square_wave.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance test.DDS_test.PLL_inst.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1506.582 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1506.582 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/sin.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/sin512.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/squ.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim/sqw512.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/pll/pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/pll/pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/squ/sim/squ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module squ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/ip/sin/sim/sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sources_1/new/DDS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 98a34c0ad57e4aaaa0450b8cbb8cf0e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.sin
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.squ
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_clk_wiz
Compiling module xil_defaultlib.pll
Compiling module xil_defaultlib.DDS
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/zgnhz/Desktop/graduatedesign/dds/dds.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.DDS_test.sin_wave.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test.DDS_test.square_wave.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance test.DDS_test.PLL_inst.inst.mmcm_adv_inst 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1516.363 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1516.363 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 17 15:42:06 2023...
