Analysis & Synthesis report for demoman
Fri May 30 20:02:09 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |demoman|vga_driver:vga_inst|v_state
 12. State Machine - |demoman|vga_driver:vga_inst|h_state
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for rom:rom_inst|rom_idle:rom_demo_inst_idle|altsyncram:altsyncram_component|altsyncram_2ag1:auto_generated
 17. Source assignments for rom:rom_inst|rom_forward:rom_demo_forward_inst|altsyncram:altsyncram_component|altsyncram_b7g1:auto_generated
 18. Source assignments for rom:rom_inst|rom_backward:rom_demo_backward_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated
 19. Source assignments for rom:rom_inst|rom_attack_start:rom_demo_attack_start_inst|altsyncram:altsyncram_component|altsyncram_ieg1:auto_generated
 20. Source assignments for rom:rom_inst|rom_attack_end:rom_attack_end_inst|altsyncram:altsyncram_component|altsyncram_r6g1:auto_generated
 21. Source assignments for rom:rom_inst|rom_attack_pull:rom_attack_pull_inst|altsyncram:altsyncram_component|altsyncram_jog1:auto_generated
 22. Parameter Settings for User Entity Instance: clock_divider:clk_vga_inst
 23. Parameter Settings for User Entity Instance: clock_divider:clk_vga_inst|counter:counter_cont_inst
 24. Parameter Settings for User Entity Instance: player:Player1
 25. Parameter Settings for User Entity Instance: player:Player1|counter:counter_inst
 26. Parameter Settings for User Entity Instance: rom:rom_inst|rom_idle:rom_demo_inst_idle|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: rom:rom_inst|rom_forward:rom_demo_forward_inst|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: rom:rom_inst|rom_backward:rom_demo_backward_inst|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: rom:rom_inst|rom_attack_start:rom_demo_attack_start_inst|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: rom:rom_inst|rom_attack_end:rom_attack_end_inst|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: rom:rom_inst|rom_attack_pull:rom_attack_pull_inst|altsyncram:altsyncram_component
 32. altsyncram Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "rom:rom_inst"
 34. Port Connectivity Checks: "player:Player1|counter:counter_inst"
 35. Port Connectivity Checks: "player:Player1"
 36. Port Connectivity Checks: "vga_driver:vga_inst"
 37. Port Connectivity Checks: "clock_divider:clk_vga_inst|counter:counter_cont_inst"
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages
 41. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri May 30 20:02:09 2025          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; demoman                                        ;
; Top-level Entity Name           ; demoman                                        ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 194                                            ;
; Total pins                      ; 174                                            ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 1,130,400                                      ;
; Total DSP Blocks                ; 1                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; demoman            ; demoman            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processors 6-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------+---------+
; ../sprites/start.mif             ; yes             ; User Memory Initialization File  ; C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/sprites/start.mif                     ;         ;
; ../sprites/recovery.mif          ; yes             ; User Memory Initialization File  ; C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/sprites/recovery.mif                  ;         ;
; ../sprites/idle.mif              ; yes             ; User Memory Initialization File  ; C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/sprites/idle.mif                      ;         ;
; ../sprites/for.mif               ; yes             ; User Memory Initialization File  ; C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/sprites/for.mif                       ;         ;
; ../sprites/end.mif               ; yes             ; User Memory Initialization File  ; C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/sprites/end.mif                       ;         ;
; ../sprites/back.mif              ; yes             ; User Memory Initialization File  ; C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/sprites/back.mif                      ;         ;
; ../rtl/rom.v                     ; yes             ; User Verilog HDL File            ; C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/rtl/rom.v                             ;         ;
; ../rtl/player.v                  ; yes             ; User Verilog HDL File            ; C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/rtl/player.v                          ;         ;
; ../rtl/utils/clock_divider.v     ; yes             ; User Verilog HDL File            ; C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/rtl/utils/clock_divider.v             ;         ;
; ../rtl/utils/counter.v           ; yes             ; User Verilog HDL File            ; C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/rtl/utils/counter.v                   ;         ;
; ../rtl/utils/vga_driver.v        ; yes             ; User Verilog HDL File            ; C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/rtl/utils/vga_driver.v                ;         ;
; demoman.v                        ; yes             ; User Verilog HDL File            ; C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v                   ;         ;
; rom_idle.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/rom_idle.v                  ;         ;
; rom_forward.v                    ; yes             ; User Wizard-Generated File       ; C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/rom_forward.v               ;         ;
; rom_backward.v                   ; yes             ; User Wizard-Generated File       ; C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/rom_backward.v              ;         ;
; rom_attack_start.v               ; yes             ; User Wizard-Generated File       ; C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/rom_attack_start.v          ;         ;
; rom_attack_end.v                 ; yes             ; User Wizard-Generated File       ; C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/rom_attack_end.v            ;         ;
; rom_attack_pull.v                ; yes             ; User Wizard-Generated File       ; C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/rom_attack_pull.v           ;         ;
; Color_Decider.v                  ; yes             ; User Verilog HDL File            ; C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/Color_Decider.v             ;         ;
; effective_clock_generator.v      ; yes             ; User Verilog HDL File            ; C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/effective_clock_generator.v ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf              ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc       ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                 ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc              ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc              ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc               ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                  ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                  ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                ;         ;
; db/altsyncram_2ag1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/db/altsyncram_2ag1.tdf      ;         ;
; db/decode_01a.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/db/decode_01a.tdf           ;         ;
; db/mux_nfb.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/db/mux_nfb.tdf              ;         ;
; db/altsyncram_b7g1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/db/altsyncram_b7g1.tdf      ;         ;
; db/altsyncram_l9g1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/db/altsyncram_l9g1.tdf      ;         ;
; db/altsyncram_ieg1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/db/altsyncram_ieg1.tdf      ;         ;
; db/altsyncram_r6g1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/db/altsyncram_r6g1.tdf      ;         ;
; db/altsyncram_jog1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/db/altsyncram_jog1.tdf      ;         ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 338            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 533            ;
;     -- 7 input functions                    ; 1              ;
;     -- 6 input functions                    ; 130            ;
;     -- 5 input functions                    ; 94             ;
;     -- 4 input functions                    ; 14             ;
;     -- <=3 input functions                  ; 294            ;
;                                             ;                ;
; Dedicated logic registers                   ; 194            ;
;                                             ;                ;
; I/O pins                                    ; 174            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 1130400        ;
;                                             ;                ;
; Total DSP Blocks                            ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 222            ;
; Total fan-out                               ; 3192           ;
; Average fan-out                             ; 2.51           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                          ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                              ; Entity Name               ; Library Name ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |demoman                                            ; 533 (0)             ; 194 (0)                   ; 1130400           ; 1          ; 174  ; 0            ; |demoman                                                                                                                                         ; demoman                   ; work         ;
;    |clock_divider:clk_vga_inst|                     ; 72 (40)             ; 65 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |demoman|clock_divider:clk_vga_inst                                                                                                              ; clock_divider             ; work         ;
;       |counter:counter_cont_inst|                   ; 32 (32)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |demoman|clock_divider:clk_vga_inst|counter:counter_cont_inst                                                                                    ; counter                   ; work         ;
;    |color_decider:color_decider_inst|               ; 113 (113)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |demoman|color_decider:color_decider_inst                                                                                                        ; color_decider             ; work         ;
;    |effective_clock_generator:effective_clk_inst|   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |demoman|effective_clock_generator:effective_clk_inst                                                                                            ; effective_clock_generator ; work         ;
;    |player:Player1|                                 ; 185 (153)           ; 77 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |demoman|player:Player1                                                                                                                          ; player                    ; work         ;
;       |counter:counter_inst|                        ; 32 (32)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |demoman|player:Player1|counter:counter_inst                                                                                                     ; counter                   ; work         ;
;    |rom:rom_inst|                                   ; 92 (89)             ; 13 (9)                    ; 1130400           ; 1          ; 0    ; 0            ; |demoman|rom:rom_inst                                                                                                                            ; rom                       ; work         ;
;       |rom_attack_end:rom_attack_end_inst|          ; 0 (0)               ; 4 (0)                     ; 188400            ; 0          ; 0    ; 0            ; |demoman|rom:rom_inst|rom_attack_end:rom_attack_end_inst                                                                                         ; rom_attack_end            ; work         ;
;          |altsyncram:altsyncram_component|          ; 0 (0)               ; 4 (0)                     ; 188400            ; 0          ; 0    ; 0            ; |demoman|rom:rom_inst|rom_attack_end:rom_attack_end_inst|altsyncram:altsyncram_component                                                         ; altsyncram                ; work         ;
;             |altsyncram_r6g1:auto_generated|        ; 0 (0)               ; 4 (4)                     ; 188400            ; 0          ; 0    ; 0            ; |demoman|rom:rom_inst|rom_attack_end:rom_attack_end_inst|altsyncram:altsyncram_component|altsyncram_r6g1:auto_generated                          ; altsyncram_r6g1           ; work         ;
;       |rom_attack_pull:rom_attack_pull_inst|        ; 3 (0)               ; 0 (0)                     ; 188400            ; 0          ; 0    ; 0            ; |demoman|rom:rom_inst|rom_attack_pull:rom_attack_pull_inst                                                                                       ; rom_attack_pull           ; work         ;
;          |altsyncram:altsyncram_component|          ; 3 (0)               ; 0 (0)                     ; 188400            ; 0          ; 0    ; 0            ; |demoman|rom:rom_inst|rom_attack_pull:rom_attack_pull_inst|altsyncram:altsyncram_component                                                       ; altsyncram                ; work         ;
;             |altsyncram_jog1:auto_generated|        ; 3 (0)               ; 0 (0)                     ; 188400            ; 0          ; 0    ; 0            ; |demoman|rom:rom_inst|rom_attack_pull:rom_attack_pull_inst|altsyncram:altsyncram_component|altsyncram_jog1:auto_generated                        ; altsyncram_jog1           ; work         ;
;                |decode_01a:rden_decode|             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |demoman|rom:rom_inst|rom_attack_pull:rom_attack_pull_inst|altsyncram:altsyncram_component|altsyncram_jog1:auto_generated|decode_01a:rden_decode ; decode_01a                ; work         ;
;       |rom_attack_start:rom_demo_attack_start_inst| ; 0 (0)               ; 0 (0)                     ; 188400            ; 0          ; 0    ; 0            ; |demoman|rom:rom_inst|rom_attack_start:rom_demo_attack_start_inst                                                                                ; rom_attack_start          ; work         ;
;          |altsyncram:altsyncram_component|          ; 0 (0)               ; 0 (0)                     ; 188400            ; 0          ; 0    ; 0            ; |demoman|rom:rom_inst|rom_attack_start:rom_demo_attack_start_inst|altsyncram:altsyncram_component                                                ; altsyncram                ; work         ;
;             |altsyncram_ieg1:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 188400            ; 0          ; 0    ; 0            ; |demoman|rom:rom_inst|rom_attack_start:rom_demo_attack_start_inst|altsyncram:altsyncram_component|altsyncram_ieg1:auto_generated                 ; altsyncram_ieg1           ; work         ;
;       |rom_backward:rom_demo_backward_inst|         ; 0 (0)               ; 0 (0)                     ; 188400            ; 0          ; 0    ; 0            ; |demoman|rom:rom_inst|rom_backward:rom_demo_backward_inst                                                                                        ; rom_backward              ; work         ;
;          |altsyncram:altsyncram_component|          ; 0 (0)               ; 0 (0)                     ; 188400            ; 0          ; 0    ; 0            ; |demoman|rom:rom_inst|rom_backward:rom_demo_backward_inst|altsyncram:altsyncram_component                                                        ; altsyncram                ; work         ;
;             |altsyncram_l9g1:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 188400            ; 0          ; 0    ; 0            ; |demoman|rom:rom_inst|rom_backward:rom_demo_backward_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated                         ; altsyncram_l9g1           ; work         ;
;       |rom_forward:rom_demo_forward_inst|           ; 0 (0)               ; 0 (0)                     ; 188400            ; 0          ; 0    ; 0            ; |demoman|rom:rom_inst|rom_forward:rom_demo_forward_inst                                                                                          ; rom_forward               ; work         ;
;          |altsyncram:altsyncram_component|          ; 0 (0)               ; 0 (0)                     ; 188400            ; 0          ; 0    ; 0            ; |demoman|rom:rom_inst|rom_forward:rom_demo_forward_inst|altsyncram:altsyncram_component                                                          ; altsyncram                ; work         ;
;             |altsyncram_b7g1:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 188400            ; 0          ; 0    ; 0            ; |demoman|rom:rom_inst|rom_forward:rom_demo_forward_inst|altsyncram:altsyncram_component|altsyncram_b7g1:auto_generated                           ; altsyncram_b7g1           ; work         ;
;       |rom_idle:rom_demo_inst_idle|                 ; 0 (0)               ; 0 (0)                     ; 188400            ; 0          ; 0    ; 0            ; |demoman|rom:rom_inst|rom_idle:rom_demo_inst_idle                                                                                                ; rom_idle                  ; work         ;
;          |altsyncram:altsyncram_component|          ; 0 (0)               ; 0 (0)                     ; 188400            ; 0          ; 0    ; 0            ; |demoman|rom:rom_inst|rom_idle:rom_demo_inst_idle|altsyncram:altsyncram_component                                                                ; altsyncram                ; work         ;
;             |altsyncram_2ag1:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 188400            ; 0          ; 0    ; 0            ; |demoman|rom:rom_inst|rom_idle:rom_demo_inst_idle|altsyncram:altsyncram_component|altsyncram_2ag1:auto_generated                                 ; altsyncram_2ag1           ; work         ;
;    |vga_driver:vga_inst|                            ; 64 (64)             ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |demoman|vga_driver:vga_inst                                                                                                                     ; vga_driver                ; work         ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-------------------------+
; Name                                                                                                                               ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                     ;
+------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-------------------------+
; rom:rom_inst|rom_attack_end:rom_attack_end_inst|altsyncram:altsyncram_component|altsyncram_r6g1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 23550        ; 8            ; --           ; --           ; 188400 ; ../sprites/end.mif      ;
; rom:rom_inst|rom_attack_pull:rom_attack_pull_inst|altsyncram:altsyncram_component|altsyncram_jog1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM  ; 23550        ; 8            ; --           ; --           ; 188400 ; ../sprites/recovery.mif ;
; rom:rom_inst|rom_attack_start:rom_demo_attack_start_inst|altsyncram:altsyncram_component|altsyncram_ieg1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 23550        ; 8            ; --           ; --           ; 188400 ; ../sprites/start.mif    ;
; rom:rom_inst|rom_backward:rom_demo_backward_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ALTSYNCRAM         ; AUTO ; ROM  ; 23550        ; 8            ; --           ; --           ; 188400 ; ../sprites/back.mif     ;
; rom:rom_inst|rom_forward:rom_demo_forward_inst|altsyncram:altsyncram_component|altsyncram_b7g1:auto_generated|ALTSYNCRAM           ; AUTO ; ROM  ; 23550        ; 8            ; --           ; --           ; 188400 ; ../sprites/for.mif      ;
; rom:rom_inst|rom_idle:rom_demo_inst_idle|altsyncram:altsyncram_component|altsyncram_2ag1:auto_generated|ALTSYNCRAM                 ; AUTO ; ROM  ; 23550        ; 8            ; --           ; --           ; 188400 ; ../sprites/idle.mif     ;
+------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18 plus 36       ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+--------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                   ; IP Include File    ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+--------------------+
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |demoman|rom:rom_inst|rom_attack_end:rom_attack_end_inst          ; rom_attack_end.v   ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |demoman|rom:rom_inst|rom_attack_pull:rom_attack_pull_inst        ; rom_attack_pull.v  ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |demoman|rom:rom_inst|rom_attack_start:rom_demo_attack_start_inst ; rom_attack_start.v ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |demoman|rom:rom_inst|rom_backward:rom_demo_backward_inst         ; rom_backward.v     ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |demoman|rom:rom_inst|rom_forward:rom_demo_forward_inst           ; rom_forward.v      ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |demoman|rom:rom_inst|rom_idle:rom_demo_inst_idle                 ; rom_idle.v         ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demoman|vga_driver:vga_inst|v_state                                                                   ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; Name                   ; v_state.V_BACK_STATE ; v_state.V_PULSE_STATE ; v_state.V_FRONT_STATE ; v_state.V_ACTIVE_STATE ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; v_state.V_ACTIVE_STATE ; 0                    ; 0                     ; 0                     ; 0                      ;
; v_state.V_FRONT_STATE  ; 0                    ; 0                     ; 1                     ; 1                      ;
; v_state.V_PULSE_STATE  ; 0                    ; 1                     ; 0                     ; 1                      ;
; v_state.V_BACK_STATE   ; 1                    ; 0                     ; 0                     ; 1                      ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demoman|vga_driver:vga_inst|h_state                                                                   ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; Name                   ; h_state.H_BACK_STATE ; h_state.H_PULSE_STATE ; h_state.H_FRONT_STATE ; h_state.H_ACTIVE_STATE ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; h_state.H_ACTIVE_STATE ; 0                    ; 0                     ; 0                     ; 0                      ;
; h_state.H_FRONT_STATE  ; 0                    ; 0                     ; 1                     ; 1                      ;
; h_state.H_PULSE_STATE  ; 0                    ; 1                     ; 0                     ; 1                      ;
; h_state.H_BACK_STATE   ; 1                    ; 0                     ; 0                     ; 1                      ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                ; Reason for Removal                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; player:Player1|current_state[3]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                          ;
; vga_driver:vga_inst|red_reg[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                          ;
; vga_driver:vga_inst|green_reg[0..4]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                          ;
; vga_driver:vga_inst|blue_reg[0..5]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                          ;
; vga_driver:vga_inst|red_reg[1..4]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                          ;
; rom:rom_inst|rom_attack_pull:rom_attack_pull_inst|altsyncram:altsyncram_component|altsyncram_jog1:auto_generated|out_address_reg_a[1]        ; Merged with rom:rom_inst|rom_attack_end:rom_attack_end_inst|altsyncram:altsyncram_component|altsyncram_r6g1:auto_generated|out_address_reg_a[1] ;
; rom:rom_inst|rom_attack_start:rom_demo_attack_start_inst|altsyncram:altsyncram_component|altsyncram_ieg1:auto_generated|out_address_reg_a[1] ; Merged with rom:rom_inst|rom_attack_end:rom_attack_end_inst|altsyncram:altsyncram_component|altsyncram_r6g1:auto_generated|out_address_reg_a[1] ;
; rom:rom_inst|rom_backward:rom_demo_backward_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|out_address_reg_a[1]         ; Merged with rom:rom_inst|rom_attack_end:rom_attack_end_inst|altsyncram:altsyncram_component|altsyncram_r6g1:auto_generated|out_address_reg_a[1] ;
; rom:rom_inst|rom_forward:rom_demo_forward_inst|altsyncram:altsyncram_component|altsyncram_b7g1:auto_generated|out_address_reg_a[1]           ; Merged with rom:rom_inst|rom_attack_end:rom_attack_end_inst|altsyncram:altsyncram_component|altsyncram_r6g1:auto_generated|out_address_reg_a[1] ;
; rom:rom_inst|rom_idle:rom_demo_inst_idle|altsyncram:altsyncram_component|altsyncram_2ag1:auto_generated|out_address_reg_a[1]                 ; Merged with rom:rom_inst|rom_attack_end:rom_attack_end_inst|altsyncram:altsyncram_component|altsyncram_r6g1:auto_generated|out_address_reg_a[1] ;
; rom:rom_inst|rom_attack_pull:rom_attack_pull_inst|altsyncram:altsyncram_component|altsyncram_jog1:auto_generated|out_address_reg_a[0]        ; Merged with rom:rom_inst|rom_attack_end:rom_attack_end_inst|altsyncram:altsyncram_component|altsyncram_r6g1:auto_generated|out_address_reg_a[0] ;
; rom:rom_inst|rom_attack_start:rom_demo_attack_start_inst|altsyncram:altsyncram_component|altsyncram_ieg1:auto_generated|out_address_reg_a[0] ; Merged with rom:rom_inst|rom_attack_end:rom_attack_end_inst|altsyncram:altsyncram_component|altsyncram_r6g1:auto_generated|out_address_reg_a[0] ;
; rom:rom_inst|rom_backward:rom_demo_backward_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|out_address_reg_a[0]         ; Merged with rom:rom_inst|rom_attack_end:rom_attack_end_inst|altsyncram:altsyncram_component|altsyncram_r6g1:auto_generated|out_address_reg_a[0] ;
; rom:rom_inst|rom_forward:rom_demo_forward_inst|altsyncram:altsyncram_component|altsyncram_b7g1:auto_generated|out_address_reg_a[0]           ; Merged with rom:rom_inst|rom_attack_end:rom_attack_end_inst|altsyncram:altsyncram_component|altsyncram_r6g1:auto_generated|out_address_reg_a[0] ;
; rom:rom_inst|rom_idle:rom_demo_inst_idle|altsyncram:altsyncram_component|altsyncram_2ag1:auto_generated|out_address_reg_a[0]                 ; Merged with rom:rom_inst|rom_attack_end:rom_attack_end_inst|altsyncram:altsyncram_component|altsyncram_r6g1:auto_generated|out_address_reg_a[0] ;
; rom:rom_inst|rom_attack_pull:rom_attack_pull_inst|altsyncram:altsyncram_component|altsyncram_jog1:auto_generated|address_reg_a[1]            ; Merged with rom:rom_inst|rom_attack_end:rom_attack_end_inst|altsyncram:altsyncram_component|altsyncram_r6g1:auto_generated|address_reg_a[1]     ;
; rom:rom_inst|rom_attack_start:rom_demo_attack_start_inst|altsyncram:altsyncram_component|altsyncram_ieg1:auto_generated|address_reg_a[1]     ; Merged with rom:rom_inst|rom_attack_end:rom_attack_end_inst|altsyncram:altsyncram_component|altsyncram_r6g1:auto_generated|address_reg_a[1]     ;
; rom:rom_inst|rom_backward:rom_demo_backward_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|address_reg_a[1]             ; Merged with rom:rom_inst|rom_attack_end:rom_attack_end_inst|altsyncram:altsyncram_component|altsyncram_r6g1:auto_generated|address_reg_a[1]     ;
; rom:rom_inst|rom_forward:rom_demo_forward_inst|altsyncram:altsyncram_component|altsyncram_b7g1:auto_generated|address_reg_a[1]               ; Merged with rom:rom_inst|rom_attack_end:rom_attack_end_inst|altsyncram:altsyncram_component|altsyncram_r6g1:auto_generated|address_reg_a[1]     ;
; rom:rom_inst|rom_idle:rom_demo_inst_idle|altsyncram:altsyncram_component|altsyncram_2ag1:auto_generated|address_reg_a[1]                     ; Merged with rom:rom_inst|rom_attack_end:rom_attack_end_inst|altsyncram:altsyncram_component|altsyncram_r6g1:auto_generated|address_reg_a[1]     ;
; rom:rom_inst|rom_attack_pull:rom_attack_pull_inst|altsyncram:altsyncram_component|altsyncram_jog1:auto_generated|address_reg_a[0]            ; Merged with rom:rom_inst|rom_attack_end:rom_attack_end_inst|altsyncram:altsyncram_component|altsyncram_r6g1:auto_generated|address_reg_a[0]     ;
; rom:rom_inst|rom_attack_start:rom_demo_attack_start_inst|altsyncram:altsyncram_component|altsyncram_ieg1:auto_generated|address_reg_a[0]     ; Merged with rom:rom_inst|rom_attack_end:rom_attack_end_inst|altsyncram:altsyncram_component|altsyncram_r6g1:auto_generated|address_reg_a[0]     ;
; rom:rom_inst|rom_backward:rom_demo_backward_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|address_reg_a[0]             ; Merged with rom:rom_inst|rom_attack_end:rom_attack_end_inst|altsyncram:altsyncram_component|altsyncram_r6g1:auto_generated|address_reg_a[0]     ;
; rom:rom_inst|rom_forward:rom_demo_forward_inst|altsyncram:altsyncram_component|altsyncram_b7g1:auto_generated|address_reg_a[0]               ; Merged with rom:rom_inst|rom_attack_end:rom_attack_end_inst|altsyncram:altsyncram_component|altsyncram_r6g1:auto_generated|address_reg_a[0]     ;
; rom:rom_inst|rom_idle:rom_demo_inst_idle|altsyncram:altsyncram_component|altsyncram_2ag1:auto_generated|address_reg_a[0]                     ; Merged with rom:rom_inst|rom_attack_end:rom_attack_end_inst|altsyncram:altsyncram_component|altsyncram_r6g1:auto_generated|address_reg_a[0]     ;
; vga_driver:vga_inst|v_state~5                                                                                                                ; Lost fanout                                                                                                                                     ;
; vga_driver:vga_inst|v_state~6                                                                                                                ; Lost fanout                                                                                                                                     ;
; vga_driver:vga_inst|h_state~5                                                                                                                ; Lost fanout                                                                                                                                     ;
; vga_driver:vga_inst|h_state~6                                                                                                                ; Lost fanout                                                                                                                                     ;
; Total Number of Removed Registers = 41                                                                                                       ;                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 194   ;
; Number of registers using Synchronous Clear  ; 38    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 80    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 10:1               ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |demoman|player:Player1|posx[4]           ;
; 10:1               ; 6 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |demoman|player:Player1|posx[3]           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |demoman|vga_driver:vga_inst|red_reg[6]   ;
; 9:1                ; 10 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |demoman|vga_driver:vga_inst|v_counter[3] ;
; 9:1                ; 10 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |demoman|vga_driver:vga_inst|h_counter[9] ;
; 20:1               ; 8 bits    ; 104 LEs       ; 96 LEs               ; 8 LEs                  ; No         ; |demoman|rom:rom_inst|Mux0                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_inst|rom_idle:rom_demo_inst_idle|altsyncram:altsyncram_component|altsyncram_2ag1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_inst|rom_forward:rom_demo_forward_inst|altsyncram:altsyncram_component|altsyncram_b7g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_inst|rom_backward:rom_demo_backward_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_inst|rom_attack_start:rom_demo_attack_start_inst|altsyncram:altsyncram_component|altsyncram_ieg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_inst|rom_attack_end:rom_attack_end_inst|altsyncram:altsyncram_component|altsyncram_r6g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_inst|rom_attack_pull:rom_attack_pull_inst|altsyncram:altsyncram_component|altsyncram_jog1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:clk_vga_inst ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DIV            ; 2     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:clk_vga_inst|counter:counter_cont_inst ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; W              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: player:Player1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; SIDE           ; 0     ; Unsigned Binary                    ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: player:Player1|counter:counter_inst ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; W              ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_inst|rom_idle:rom_demo_inst_idle|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                            ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                            ;
; NUMWORDS_A                         ; 23550                ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; ../sprites/idle.mif  ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_2ag1      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_inst|rom_forward:rom_demo_forward_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 23550                ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; ../sprites/for.mif   ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_b7g1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_inst|rom_backward:rom_demo_backward_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 23550                ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; ../sprites/back.mif  ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_l9g1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_inst|rom_attack_start:rom_demo_attack_start_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 23550                ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; ../sprites/start.mif ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ieg1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_inst|rom_attack_end:rom_attack_end_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 23550                ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; ../sprites/end.mif   ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_r6g1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_inst|rom_attack_pull:rom_attack_pull_inst|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                            ;
+------------------------------------+-------------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                         ;
; OPERATION_MODE                     ; ROM                     ; Untyped                                                         ;
; WIDTH_A                            ; 8                       ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 15                      ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 23550                   ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; CLOCK0                  ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                         ;
; WIDTH_B                            ; 1                       ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                       ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                       ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                         ;
; INIT_FILE                          ; ../sprites/recovery.mif ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_jog1         ; Untyped                                                         ;
+------------------------------------+-------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                     ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                        ;
; Entity Instance                           ; rom:rom_inst|rom_idle:rom_demo_inst_idle|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                        ;
;     -- NUMWORDS_A                         ; 23550                                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; rom:rom_inst|rom_forward:rom_demo_forward_inst|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                        ;
;     -- NUMWORDS_A                         ; 23550                                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; rom:rom_inst|rom_backward:rom_demo_backward_inst|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                        ;
;     -- NUMWORDS_A                         ; 23550                                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; rom:rom_inst|rom_attack_start:rom_demo_attack_start_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                        ;
;     -- NUMWORDS_A                         ; 23550                                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; rom:rom_inst|rom_attack_end:rom_attack_end_inst|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                        ;
;     -- NUMWORDS_A                         ; 23550                                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
; Entity Instance                           ; rom:rom_inst|rom_attack_pull:rom_attack_pull_inst|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                        ;
;     -- NUMWORDS_A                         ; 23550                                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "rom:rom_inst"              ;
+---------------------+-------+----------+--------------+
; Port                ; Type  ; Severity ; Details      ;
+---------------------+-------+----------+--------------+
; rst                 ; Input ; Info     ; Stuck at GND ;
; sprite_height[4..2] ; Input ; Info     ; Stuck at VCC ;
; sprite_height[9..8] ; Input ; Info     ; Stuck at GND ;
; sprite_height[6..5] ; Input ; Info     ; Stuck at GND ;
; sprite_height[7]    ; Input ; Info     ; Stuck at VCC ;
; sprite_height[1]    ; Input ; Info     ; Stuck at GND ;
; sprite_height[0]    ; Input ; Info     ; Stuck at VCC ;
; sprite_width[2..1]  ; Input ; Info     ; Stuck at VCC ;
; sprite_width[9..8]  ; Input ; Info     ; Stuck at GND ;
; sprite_width[6..5]  ; Input ; Info     ; Stuck at GND ;
; sprite_width[7]     ; Input ; Info     ; Stuck at VCC ;
; sprite_width[4]     ; Input ; Info     ; Stuck at VCC ;
; sprite_width[3]     ; Input ; Info     ; Stuck at GND ;
; sprite_width[0]     ; Input ; Info     ; Stuck at GND ;
+---------------------+-------+----------+--------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "player:Player1|counter:counter_inst" ;
+------------+-------+----------+---------------------------------+
; Port       ; Type  ; Severity ; Details                         ;
+------------+-------+----------+---------------------------------+
; rst        ; Input ; Info     ; Stuck at GND                    ;
; control[1] ; Input ; Info     ; Stuck at GND                    ;
; control[0] ; Input ; Info     ; Stuck at VCC                    ;
+------------+-------+----------+---------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "player:Player1" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; rst  ; Input ; Info     ; Stuck at GND     ;
+------+-------+----------+------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "vga_driver:vga_inst"    ;
+-------+--------+----------+------------------------+
; Port  ; Type   ; Severity ; Details                ;
+-------+--------+----------+------------------------+
; reset ; Input  ; Info     ; Stuck at GND           ;
; sync  ; Output ; Info     ; Explicitly unconnected ;
+-------+--------+----------+------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_divider:clk_vga_inst|counter:counter_cont_inst" ;
+------------+-------+----------+--------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                          ;
+------------+-------+----------+--------------------------------------------------+
; rst        ; Input ; Info     ; Stuck at GND                                     ;
; control[1] ; Input ; Info     ; Stuck at GND                                     ;
; control[0] ; Input ; Info     ; Stuck at VCC                                     ;
+------------+-------+----------+--------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 194                         ;
;     ENA               ; 69                          ;
;     ENA SCLR          ; 11                          ;
;     SCLR              ; 19                          ;
;     SCLR SLD          ; 8                           ;
;     plain             ; 87                          ;
; arriav_io_obuf        ; 52                          ;
; arriav_lcell_comb     ; 535                         ;
;     arith             ; 169                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 147                         ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 10                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 301                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 28                          ;
;         3 data inputs ; 29                          ;
;         4 data inputs ; 14                          ;
;         5 data inputs ; 94                          ;
;         6 data inputs ; 130                         ;
;     shared            ; 64                          ;
;         2 data inputs ; 64                          ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 174                         ;
; stratixv_ram_block    ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 9.10                        ;
; Average LUT depth     ; 4.73                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Fri May 30 20:02:00 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off demoman -c demoman
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/volka/onedrive/belgeler/github/demoman/rtl/rom.v
    Info (12023): Found entity 1: rom File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/rtl/rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/volka/onedrive/belgeler/github/demoman/rtl/player.v
    Info (12023): Found entity 1: player File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/rtl/player.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/volka/onedrive/belgeler/github/demoman/rtl/utils/clock_divider.v
    Info (12023): Found entity 1: clock_divider File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/rtl/utils/clock_divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/volka/onedrive/belgeler/github/demoman/rtl/utils/counter.v
    Info (12023): Found entity 1: counter File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/rtl/utils/counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/volka/onedrive/belgeler/github/demoman/rtl/utils/vga_driver.v
    Info (12023): Found entity 1: vga_driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/rtl/utils/vga_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/volka/onedrive/belgeler/github/demoman/rtl/utils/charto7seg.v
    Info (12023): Found entity 1: charto7seg File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/rtl/utils/charto7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file demoman.v
    Info (12023): Found entity 1: demoman File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_idle.v
    Info (12023): Found entity 1: rom_idle File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/rom_idle.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_forward.v
    Info (12023): Found entity 1: rom_forward File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/rom_forward.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_backward.v
    Info (12023): Found entity 1: rom_backward File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/rom_backward.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_attack_start.v
    Info (12023): Found entity 1: rom_attack_start File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/rom_attack_start.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_attack_end.v
    Info (12023): Found entity 1: rom_attack_end File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/rom_attack_end.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_attack_pull.v
    Info (12023): Found entity 1: rom_attack_pull File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/rom_attack_pull.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file color_decider.v
    Info (12023): Found entity 1: color_decider File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/Color_Decider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file effective_clock_generator.v
    Info (12023): Found entity 1: effective_clock_generator File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/effective_clock_generator.v Line: 1
Info (12127): Elaborating entity "demoman" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at demoman.v(9) has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 9
Warning (10034): Output port "DRAM_BA" at demoman.v(10) has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 10
Warning (10034): Output port "HEX0" at demoman.v(22) has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 22
Warning (10034): Output port "HEX1" at demoman.v(23) has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 23
Warning (10034): Output port "HEX2" at demoman.v(24) has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 24
Warning (10034): Output port "HEX3" at demoman.v(25) has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 25
Warning (10034): Output port "HEX4" at demoman.v(26) has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 26
Warning (10034): Output port "HEX5" at demoman.v(27) has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 27
Warning (10034): Output port "LEDR" at demoman.v(33) has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 33
Warning (10034): Output port "DRAM_CAS_N" at demoman.v(11) has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 11
Warning (10034): Output port "DRAM_CKE" at demoman.v(12) has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 12
Warning (10034): Output port "DRAM_CLK" at demoman.v(13) has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 13
Warning (10034): Output port "DRAM_CS_N" at demoman.v(14) has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 14
Warning (10034): Output port "DRAM_LDQM" at demoman.v(16) has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 16
Warning (10034): Output port "DRAM_RAS_N" at demoman.v(17) has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 17
Warning (10034): Output port "DRAM_UDQM" at demoman.v(18) has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 18
Warning (10034): Output port "DRAM_WE_N" at demoman.v(19) has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 19
Warning (10034): Output port "VGA_SYNC_N" at demoman.v(45) has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 45
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:clk_vga_inst" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 87
Info (12128): Elaborating entity "counter" for hierarchy "clock_divider:clk_vga_inst|counter:counter_cont_inst" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/rtl/utils/clock_divider.v Line: 14
Info (12128): Elaborating entity "vga_driver" for hierarchy "vga_driver:vga_inst" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 104
Info (12128): Elaborating entity "effective_clock_generator" for hierarchy "effective_clock_generator:effective_clk_inst" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 112
Info (12128): Elaborating entity "player" for hierarchy "player:Player1" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 131
Warning (10230): Verilog HDL assignment warning at player.v(24): truncated value with size 32 to match size of target (10) File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/rtl/player.v Line: 24
Warning (10230): Verilog HDL assignment warning at player.v(25): truncated value with size 32 to match size of target (10) File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/rtl/player.v Line: 25
Warning (10230): Verilog HDL assignment warning at player.v(26): truncated value with size 32 to match size of target (10) File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/rtl/player.v Line: 26
Warning (10230): Verilog HDL assignment warning at player.v(27): truncated value with size 32 to match size of target (10) File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/rtl/player.v Line: 27
Warning (10230): Verilog HDL assignment warning at player.v(29): truncated value with size 32 to match size of target (10) File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/rtl/player.v Line: 29
Warning (10230): Verilog HDL assignment warning at player.v(30): truncated value with size 32 to match size of target (10) File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/rtl/player.v Line: 30
Warning (10230): Verilog HDL assignment warning at player.v(32): truncated value with size 32 to match size of target (10) File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/rtl/player.v Line: 32
Warning (10230): Verilog HDL assignment warning at player.v(136): truncated value with size 32 to match size of target (10) File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/rtl/player.v Line: 136
Warning (10230): Verilog HDL assignment warning at player.v(140): truncated value with size 32 to match size of target (10) File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/rtl/player.v Line: 140
Info (12128): Elaborating entity "rom" for hierarchy "rom:rom_inst" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 159
Info (12128): Elaborating entity "rom_idle" for hierarchy "rom:rom_inst|rom_idle:rom_demo_inst_idle" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/rtl/rom.v Line: 37
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom:rom_inst|rom_idle:rom_demo_inst_idle|altsyncram:altsyncram_component" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/rom_idle.v Line: 82
Info (12130): Elaborated megafunction instantiation "rom:rom_inst|rom_idle:rom_demo_inst_idle|altsyncram:altsyncram_component" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/rom_idle.v Line: 82
Info (12133): Instantiated megafunction "rom:rom_inst|rom_idle:rom_demo_inst_idle|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/rom_idle.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprites/idle.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "23550"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2ag1.tdf
    Info (12023): Found entity 1: altsyncram_2ag1 File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/db/altsyncram_2ag1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_2ag1" for hierarchy "rom:rom_inst|rom_idle:rom_demo_inst_idle|altsyncram:altsyncram_component|altsyncram_2ag1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/db/decode_01a.tdf Line: 23
Info (12128): Elaborating entity "decode_01a" for hierarchy "rom:rom_inst|rom_idle:rom_demo_inst_idle|altsyncram:altsyncram_component|altsyncram_2ag1:auto_generated|decode_01a:rden_decode" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/db/altsyncram_2ag1.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_nfb.tdf
    Info (12023): Found entity 1: mux_nfb File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/db/mux_nfb.tdf Line: 23
Info (12128): Elaborating entity "mux_nfb" for hierarchy "rom:rom_inst|rom_idle:rom_demo_inst_idle|altsyncram:altsyncram_component|altsyncram_2ag1:auto_generated|mux_nfb:mux2" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/db/altsyncram_2ag1.tdf Line: 42
Info (12128): Elaborating entity "rom_forward" for hierarchy "rom:rom_inst|rom_forward:rom_demo_forward_inst" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/rtl/rom.v Line: 42
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom:rom_inst|rom_forward:rom_demo_forward_inst|altsyncram:altsyncram_component" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/rom_forward.v Line: 82
Info (12130): Elaborated megafunction instantiation "rom:rom_inst|rom_forward:rom_demo_forward_inst|altsyncram:altsyncram_component" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/rom_forward.v Line: 82
Info (12133): Instantiated megafunction "rom:rom_inst|rom_forward:rom_demo_forward_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/rom_forward.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprites/for.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "23550"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b7g1.tdf
    Info (12023): Found entity 1: altsyncram_b7g1 File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/db/altsyncram_b7g1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_b7g1" for hierarchy "rom:rom_inst|rom_forward:rom_demo_forward_inst|altsyncram:altsyncram_component|altsyncram_b7g1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "rom_backward" for hierarchy "rom:rom_inst|rom_backward:rom_demo_backward_inst" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/rtl/rom.v Line: 47
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom:rom_inst|rom_backward:rom_demo_backward_inst|altsyncram:altsyncram_component" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/rom_backward.v Line: 82
Info (12130): Elaborated megafunction instantiation "rom:rom_inst|rom_backward:rom_demo_backward_inst|altsyncram:altsyncram_component" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/rom_backward.v Line: 82
Info (12133): Instantiated megafunction "rom:rom_inst|rom_backward:rom_demo_backward_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/rom_backward.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprites/back.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "23550"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l9g1.tdf
    Info (12023): Found entity 1: altsyncram_l9g1 File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/db/altsyncram_l9g1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_l9g1" for hierarchy "rom:rom_inst|rom_backward:rom_demo_backward_inst|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "rom_attack_start" for hierarchy "rom:rom_inst|rom_attack_start:rom_demo_attack_start_inst" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/rtl/rom.v Line: 52
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom:rom_inst|rom_attack_start:rom_demo_attack_start_inst|altsyncram:altsyncram_component" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/rom_attack_start.v Line: 82
Info (12130): Elaborated megafunction instantiation "rom:rom_inst|rom_attack_start:rom_demo_attack_start_inst|altsyncram:altsyncram_component" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/rom_attack_start.v Line: 82
Info (12133): Instantiated megafunction "rom:rom_inst|rom_attack_start:rom_demo_attack_start_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/rom_attack_start.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprites/start.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "23550"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ieg1.tdf
    Info (12023): Found entity 1: altsyncram_ieg1 File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/db/altsyncram_ieg1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_ieg1" for hierarchy "rom:rom_inst|rom_attack_start:rom_demo_attack_start_inst|altsyncram:altsyncram_component|altsyncram_ieg1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "rom_attack_end" for hierarchy "rom:rom_inst|rom_attack_end:rom_attack_end_inst" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/rtl/rom.v Line: 57
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom:rom_inst|rom_attack_end:rom_attack_end_inst|altsyncram:altsyncram_component" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/rom_attack_end.v Line: 82
Info (12130): Elaborated megafunction instantiation "rom:rom_inst|rom_attack_end:rom_attack_end_inst|altsyncram:altsyncram_component" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/rom_attack_end.v Line: 82
Info (12133): Instantiated megafunction "rom:rom_inst|rom_attack_end:rom_attack_end_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/rom_attack_end.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprites/end.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "23550"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r6g1.tdf
    Info (12023): Found entity 1: altsyncram_r6g1 File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/db/altsyncram_r6g1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_r6g1" for hierarchy "rom:rom_inst|rom_attack_end:rom_attack_end_inst|altsyncram:altsyncram_component|altsyncram_r6g1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "rom_attack_pull" for hierarchy "rom:rom_inst|rom_attack_pull:rom_attack_pull_inst" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/rtl/rom.v Line: 62
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom:rom_inst|rom_attack_pull:rom_attack_pull_inst|altsyncram:altsyncram_component" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/rom_attack_pull.v Line: 82
Info (12130): Elaborated megafunction instantiation "rom:rom_inst|rom_attack_pull:rom_attack_pull_inst|altsyncram:altsyncram_component" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/rom_attack_pull.v Line: 82
Info (12133): Instantiated megafunction "rom:rom_inst|rom_attack_pull:rom_attack_pull_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/rom_attack_pull.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprites/recovery.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "23550"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jog1.tdf
    Info (12023): Found entity 1: altsyncram_jog1 File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/db/altsyncram_jog1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_jog1" for hierarchy "rom:rom_inst|rom_attack_pull:rom_attack_pull_inst|altsyncram:altsyncram_component|altsyncram_jog1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "color_decider" for hierarchy "color_decider:color_decider_inst" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 180
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer effective_clock_generator:effective_clk_inst|effective_clk File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/effective_clock_generator.v Line: 7
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 15
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 15
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 15
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 15
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 15
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 15
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 15
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 15
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 15
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 15
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 15
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 15
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 15
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 15
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 15
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 15
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 50
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 9
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 9
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 9
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 9
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 9
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 9
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 9
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 9
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 9
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 9
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 9
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 9
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 9
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 10
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 10
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 11
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 12
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 13
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 14
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 16
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 17
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 18
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 19
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 22
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 22
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 22
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 22
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 22
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 22
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 22
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 23
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 23
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 23
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 23
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 23
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 23
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 23
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 24
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 24
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 24
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 24
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 24
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 24
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 24
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 25
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 25
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 25
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 25
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 25
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 25
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 25
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 26
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 26
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 26
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 26
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 26
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 26
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 26
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 27
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 27
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 27
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 27
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 27
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 27
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 27
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 33
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 33
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 33
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 33
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 33
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 33
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 33
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 33
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 33
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 33
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 40
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 40
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 40
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 40
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 40
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 40
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 42
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 42
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 42
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 42
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 42
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 44
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 44
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 44
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 44
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 44
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 45
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 3
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 4
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 5
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 36
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 36
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 36
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 36
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 36
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 36
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 36
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 36
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.v Line: 36
Info (21057): Implemented 937 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 104 output pins
    Info (21060): Implemented 52 bidirectional pins
    Info (21061): Implemented 618 logic cells
    Info (21064): Implemented 144 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 189 warnings
    Info: Peak virtual memory: 4905 megabytes
    Info: Processing ended: Fri May 30 20:02:09 2025
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/volka/OneDrive/Belgeler/GitHub/demoman/synthesis/demoman.map.smsg.


