HDMI aux 分析用レポ
-----------------------

hdmi の音声出力の分析を行う。

- aux(音声)の位置
- aux(音声)のデータ数

の把握を行う。


aux
  CHANNEL0 --> [0] hsync
	             [1] vsync
							 [2] Packet Header
							 [3] always positive 
	CHANNEL1 --> [0] Packet contents
	             [1] 
							 [2]
							 [3]
  CHANNEL2 --> [0]
	             [1]
							 [2]
							 [3]


  8bit x 32クロックサイクル --> 32バイトのデータ
	
 




HDMI Transport Stream over IP
-----------------------------
[> Directory Structure
 /cores/      Cores library, with Verilog sources, test benches and documentation.
 /boards/     Top-level design files, constraint files and Makefiles
              for supported FPGA boards.
 /doc/        Documentation.
 /software/   Software.


[> Building tools
You will need:
 - Xilinx ISE 14.6

[> How to build
1- cd boards/atlys/synthesis
2- make

[> Quickstart
1- connect serial and JTAG cables
2- cd boards/atlys/synthesis
3- make load

aom@sfc.wide.ad.jp
