
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_1/design_1_axi_uartlite_0_1_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_1/design_1_axi_uartlite_0_1_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_1/design_1_axi_uartlite_0_1.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_1/design_1_axi_uartlite_0_1.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1839.758 ; gain = 344.504 ; free physical = 5820 ; free virtual = 26087
WARNING: [Vivado 12-2489] -input_jitter contains time 0.033330 which will be rounded to 0.033 to ensure it is an integer multiple of 1 picosecond [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
Finished Parsing XDC File [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:1]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:2]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/core_top_0/inst/write_status__0[0]'. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/core_top_0/inst/write_status__0[1]'. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/core_top_0/inst/write_status__0[2]'. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/core_top_0/inst/write_status__0[3]'. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/core_top_0/inst/write_status__0[4]'. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/core_top_0/inst/write_status__0[5]'. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/core_top_0/inst/write_status__0[6]'. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:4]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:4]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/core_top_0/inst/read_status__0[0]'. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/core_top_0/inst/read_status__0[1]'. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/core_top_0/inst/read_status__0[2]'. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/core_top_0/inst/read_status__0[3]'. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/core_top_0/inst/read_status__0[4]'. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/core_top_0/inst/read_status__0[5]'. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/core_top_0/inst/read_status__0[6]'. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:5]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_clk_out1'. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:10]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:10]
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-750] There are no ChipScope debug cores in this design. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clk'. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:15]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc:15]
Finished Parsing XDC File [/home/yamaguchi/CPU-Adelie/koara/koara.srcs/constrs_1/new/design_1_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 2 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances

link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1839.758 ; gain = 836.875 ; free physical = 5824 ; free virtual = 26085
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -249 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1879.777 ; gain = 32.020 ; free physical = 5816 ; free virtual = 26077
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 189799672

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 2392 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1fb51bf8f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1892.773 ; gain = 0.000 ; free physical = 5808 ; free virtual = 26069

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 99 cells.
Phase 2 Constant propagation | Checksum: 1adf53767

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1892.773 ; gain = 0.000 ; free physical = 5808 ; free virtual = 26069

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1859 unconnected nets.
INFO: [Opt 31-11] Eliminated 213 unconnected cells.
Phase 3 Sweep | Checksum: 1b519d995

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1892.773 ; gain = 0.000 ; free physical = 5808 ; free virtual = 26069

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 191fe5d87

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1892.773 ; gain = 0.000 ; free physical = 5808 ; free virtual = 26068

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1892.773 ; gain = 0.000 ; free physical = 5808 ; free virtual = 26068
Ending Logic Optimization Task | Checksum: 191fe5d87

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1892.773 ; gain = 0.000 ; free physical = 5808 ; free virtual = 26068

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 420 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 385 Total Ports: 840
Ending PowerOpt Patch Enables Task | Checksum: 18b7d948e

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2542.371 ; gain = 0.000 ; free physical = 5182 ; free virtual = 25443
Ending Power Optimization Task | Checksum: 18b7d948e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 2542.371 ; gain = 649.598 ; free physical = 5182 ; free virtual = 25443
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 20 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:15 ; elapsed = 00:00:41 . Memory (MB): peak = 2542.371 ; gain = 702.609 ; free physical = 5182 ; free virtual = 25443
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2542.371 ; gain = 0.000 ; free physical = 5179 ; free virtual = 25443
INFO: [Common 17-1381] The checkpoint '/home/yamaguchi/CPU-Adelie/koara/koara.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yamaguchi/CPU-Adelie/koara/koara.runs/impl_1/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -249 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2542.371 ; gain = 0.000 ; free physical = 5176 ; free virtual = 25442
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2542.371 ; gain = 0.000 ; free physical = 5176 ; free virtual = 25442

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11087d233

Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 2685.422 ; gain = 143.051 ; free physical = 5040 ; free virtual = 25305

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1bc03f5c7

Time (s): cpu = 00:01:00 ; elapsed = 00:00:41 . Memory (MB): peak = 2685.422 ; gain = 143.051 ; free physical = 5038 ; free virtual = 25303

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1bc03f5c7

Time (s): cpu = 00:01:00 ; elapsed = 00:00:41 . Memory (MB): peak = 2685.422 ; gain = 143.051 ; free physical = 5038 ; free virtual = 25303
Phase 1 Placer Initialization | Checksum: 1bc03f5c7

Time (s): cpu = 00:01:00 ; elapsed = 00:00:41 . Memory (MB): peak = 2685.422 ; gain = 143.051 ; free physical = 5038 ; free virtual = 25303

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1abeb7972

Time (s): cpu = 00:01:27 ; elapsed = 00:00:57 . Memory (MB): peak = 2709.430 ; gain = 167.059 ; free physical = 5038 ; free virtual = 25304

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1abeb7972

Time (s): cpu = 00:01:28 ; elapsed = 00:00:58 . Memory (MB): peak = 2709.430 ; gain = 167.059 ; free physical = 5038 ; free virtual = 25304

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1000d58e8

Time (s): cpu = 00:01:31 ; elapsed = 00:01:00 . Memory (MB): peak = 2709.430 ; gain = 167.059 ; free physical = 5038 ; free virtual = 25304

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d6dd0906

Time (s): cpu = 00:01:32 ; elapsed = 00:01:00 . Memory (MB): peak = 2709.430 ; gain = 167.059 ; free physical = 5038 ; free virtual = 25304

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: bd8fdabe

Time (s): cpu = 00:01:32 ; elapsed = 00:01:00 . Memory (MB): peak = 2709.430 ; gain = 167.059 ; free physical = 5038 ; free virtual = 25304

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: e89f5fac

Time (s): cpu = 00:01:33 ; elapsed = 00:01:01 . Memory (MB): peak = 2709.430 ; gain = 167.059 ; free physical = 5038 ; free virtual = 25304

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: e89f5fac

Time (s): cpu = 00:01:33 ; elapsed = 00:01:01 . Memory (MB): peak = 2709.430 ; gain = 167.059 ; free physical = 5038 ; free virtual = 25304

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 104732b61

Time (s): cpu = 00:01:40 ; elapsed = 00:01:04 . Memory (MB): peak = 2709.430 ; gain = 167.059 ; free physical = 5036 ; free virtual = 25304

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: deeda857

Time (s): cpu = 00:01:41 ; elapsed = 00:01:04 . Memory (MB): peak = 2709.430 ; gain = 167.059 ; free physical = 5038 ; free virtual = 25304

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: deeda857

Time (s): cpu = 00:01:41 ; elapsed = 00:01:05 . Memory (MB): peak = 2709.430 ; gain = 167.059 ; free physical = 5038 ; free virtual = 25304
Phase 3 Detail Placement | Checksum: deeda857

Time (s): cpu = 00:01:42 ; elapsed = 00:01:05 . Memory (MB): peak = 2709.430 ; gain = 167.059 ; free physical = 5038 ; free virtual = 25304

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.789. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 176d85cce

Time (s): cpu = 00:02:02 ; elapsed = 00:01:15 . Memory (MB): peak = 2709.430 ; gain = 167.059 ; free physical = 5039 ; free virtual = 25304
Phase 4.1 Post Commit Optimization | Checksum: 176d85cce

Time (s): cpu = 00:02:03 ; elapsed = 00:01:15 . Memory (MB): peak = 2709.430 ; gain = 167.059 ; free physical = 5039 ; free virtual = 25304

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 176d85cce

Time (s): cpu = 00:02:03 ; elapsed = 00:01:15 . Memory (MB): peak = 2709.430 ; gain = 167.059 ; free physical = 5038 ; free virtual = 25304

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 261672597

Time (s): cpu = 00:02:04 ; elapsed = 00:01:16 . Memory (MB): peak = 2709.430 ; gain = 167.059 ; free physical = 5038 ; free virtual = 25304

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2a1685008

Time (s): cpu = 00:02:04 ; elapsed = 00:01:17 . Memory (MB): peak = 2709.430 ; gain = 167.059 ; free physical = 5038 ; free virtual = 25304
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2a1685008

Time (s): cpu = 00:02:05 ; elapsed = 00:01:17 . Memory (MB): peak = 2709.430 ; gain = 167.059 ; free physical = 5038 ; free virtual = 25304
Ending Placer Task | Checksum: 21901c88b

Time (s): cpu = 00:02:05 ; elapsed = 00:01:17 . Memory (MB): peak = 2709.430 ; gain = 167.059 ; free physical = 5038 ; free virtual = 25304
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 20 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:10 ; elapsed = 00:01:19 . Memory (MB): peak = 2709.430 ; gain = 167.059 ; free physical = 5038 ; free virtual = 25304
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2709.430 ; gain = 0.000 ; free physical = 5011 ; free virtual = 25305
INFO: [Common 17-1381] The checkpoint '/home/yamaguchi/CPU-Adelie/koara/koara.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2709.430 ; gain = 0.000 ; free physical = 5028 ; free virtual = 25303
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2709.430 ; gain = 0.000 ; free physical = 5028 ; free virtual = 25303
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2709.430 ; gain = 0.000 ; free physical = 5028 ; free virtual = 25302
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -249 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 31b0e842 ConstDB: 0 ShapeSum: fcc21780 RouteDB: ea8ec8c9

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 941682bb

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 2794.422 ; gain = 84.992 ; free physical = 4863 ; free virtual = 25140

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 162d46077

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2794.426 ; gain = 84.996 ; free physical = 4863 ; free virtual = 25140

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 162d46077

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2794.426 ; gain = 84.996 ; free physical = 4863 ; free virtual = 25140

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 162d46077

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2794.426 ; gain = 84.996 ; free physical = 4863 ; free virtual = 25140

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1175c21c0

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 2855.789 ; gain = 146.359 ; free physical = 4805 ; free virtual = 25080

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 11c17dbac

Time (s): cpu = 00:01:17 ; elapsed = 00:00:41 . Memory (MB): peak = 2855.793 ; gain = 146.363 ; free physical = 4803 ; free virtual = 25079
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.130  | TNS=0.000  | WHS=-0.067 | THS=-1.232 |

Phase 2 Router Initialization | Checksum: 12638f485

Time (s): cpu = 00:01:22 ; elapsed = 00:00:43 . Memory (MB): peak = 2855.793 ; gain = 146.363 ; free physical = 4805 ; free virtual = 25078

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13557ceb9

Time (s): cpu = 00:01:38 ; elapsed = 00:00:48 . Memory (MB): peak = 2913.781 ; gain = 204.352 ; free physical = 4728 ; free virtual = 25003

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2420
 Number of Nodes with overlaps = 109
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1794288ad

Time (s): cpu = 00:02:06 ; elapsed = 00:00:59 . Memory (MB): peak = 2913.785 ; gain = 204.355 ; free physical = 4722 ; free virtual = 25002
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.053  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1794288ad

Time (s): cpu = 00:02:06 ; elapsed = 00:00:59 . Memory (MB): peak = 2913.785 ; gain = 204.355 ; free physical = 4722 ; free virtual = 25002
Phase 4 Rip-up And Reroute | Checksum: 1794288ad

Time (s): cpu = 00:02:07 ; elapsed = 00:00:59 . Memory (MB): peak = 2913.785 ; gain = 204.355 ; free physical = 4722 ; free virtual = 25002

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1794288ad

Time (s): cpu = 00:02:07 ; elapsed = 00:00:59 . Memory (MB): peak = 2913.785 ; gain = 204.355 ; free physical = 4722 ; free virtual = 25002

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1794288ad

Time (s): cpu = 00:02:07 ; elapsed = 00:01:00 . Memory (MB): peak = 2913.785 ; gain = 204.355 ; free physical = 4722 ; free virtual = 25002
Phase 5 Delay and Skew Optimization | Checksum: 1794288ad

Time (s): cpu = 00:02:07 ; elapsed = 00:01:00 . Memory (MB): peak = 2913.785 ; gain = 204.355 ; free physical = 4722 ; free virtual = 25002

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1583586b5

Time (s): cpu = 00:02:12 ; elapsed = 00:01:03 . Memory (MB): peak = 2913.785 ; gain = 204.355 ; free physical = 4722 ; free virtual = 25002
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.053  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 28368805a

Time (s): cpu = 00:02:12 ; elapsed = 00:01:03 . Memory (MB): peak = 2913.785 ; gain = 204.355 ; free physical = 4722 ; free virtual = 25002
Phase 6 Post Hold Fix | Checksum: 28368805a

Time (s): cpu = 00:02:12 ; elapsed = 00:01:03 . Memory (MB): peak = 2913.785 ; gain = 204.355 ; free physical = 4722 ; free virtual = 25002

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.65408 %
  Global Horizontal Routing Utilization  = 1.56605 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 210f19a3d

Time (s): cpu = 00:02:16 ; elapsed = 00:01:04 . Memory (MB): peak = 2913.785 ; gain = 204.355 ; free physical = 4722 ; free virtual = 25002

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 210f19a3d

Time (s): cpu = 00:02:16 ; elapsed = 00:01:04 . Memory (MB): peak = 2913.785 ; gain = 204.355 ; free physical = 4722 ; free virtual = 25002

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 210f19a3d

Time (s): cpu = 00:02:17 ; elapsed = 00:01:05 . Memory (MB): peak = 2919.242 ; gain = 209.812 ; free physical = 4722 ; free virtual = 25002

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 26c60c257

Time (s): cpu = 00:02:22 ; elapsed = 00:01:08 . Memory (MB): peak = 2919.246 ; gain = 209.816 ; free physical = 4724 ; free virtual = 25002
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.053  | TNS=0.000  | WHS=0.030  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 26c60c257

Time (s): cpu = 00:02:22 ; elapsed = 00:01:09 . Memory (MB): peak = 2919.246 ; gain = 209.816 ; free physical = 4724 ; free virtual = 25002
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:26 ; elapsed = 00:01:11 . Memory (MB): peak = 2919.246 ; gain = 209.816 ; free physical = 4724 ; free virtual = 25002

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 20 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:31 ; elapsed = 00:01:13 . Memory (MB): peak = 2919.246 ; gain = 209.816 ; free physical = 4724 ; free virtual = 25002
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2927.250 ; gain = 0.004 ; free physical = 4689 ; free virtual = 25002
INFO: [Common 17-1381] The checkpoint '/home/yamaguchi/CPU-Adelie/koara/koara.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yamaguchi/CPU-Adelie/koara/koara.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/yamaguchi/CPU-Adelie/koara/koara.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2935.254 ; gain = 0.000 ; free physical = 4711 ; free virtual = 24995
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
74 Infos, 20 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2978.289 ; gain = 43.035 ; free physical = 4671 ; free virtual = 24963
Command: write_bitstream -force -no_partial_bitfile design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -249 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [DRC 23-20] Rule violation (AVAL-155) enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND - design_1_i/floating_point_0/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/yamaguchi/CPU-Adelie/koara/koara.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Dec  5 09:43:58 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 21 Warnings, 10 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 3336.832 ; gain = 358.543 ; free physical = 4290 ; free virtual = 24599
INFO: [Common 17-206] Exiting Vivado at Tue Dec  5 09:43:58 2017...
