Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Nov 23 18:11:20 2018
| Host         : pc running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file counter_timing_summary_routed.rpt -pb counter_timing_summary_routed.pb -rpx counter_timing_summary_routed.rpx -warn_on_violation
| Design       : counter
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: count_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: delay_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: delay_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: delay_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: delay_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: delay_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: delay_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: delay_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: delay_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: delay_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: delay_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: delay_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: delay_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: delay_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: delay_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: delay_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: delay_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: delay_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: delay_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: delay_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: delay_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: delay_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: delay_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: delay_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sseg_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sseg_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sseg_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    197.188        0.000                      0                   40        0.254        0.000                      0                   40        3.000        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_in                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      197.188        0.000                      0                   40        0.254        0.000                      0                   40       13.360        0.000                       0                    42  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      197.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             197.188ns  (required time - arrival time)
  Source:                 delay_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            delay_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 1.771ns (69.923%)  route 0.762ns (30.077%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.725    -0.815    clk
    SLICE_X0Y93          FDCE                                         r  delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  delay_reg[3]/Q
                         net (fo=2, routed)           0.762     0.403    delay_reg[3]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.928 r  delay_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.928    delay_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.042 r  delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.042    delay_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.156 r  delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.156    delay_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.270 r  delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    delay_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.384 r  delay_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.384    delay_reg[16]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.718 r  delay_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.718    delay_reg[20]_i_1_n_6
    SLICE_X0Y98          FDCE                                         r  delay_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.606   198.586    clk
    SLICE_X0Y98          FDCE                                         r  delay_reg[21]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X0Y98          FDCE (Setup_fdce_C_D)        0.062   198.906    delay_reg[21]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -1.718    
  -------------------------------------------------------------------
                         slack                                197.188    

Slack (MET) :             197.283ns  (required time - arrival time)
  Source:                 delay_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            delay_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 1.676ns (68.751%)  route 0.762ns (31.249%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.725    -0.815    clk
    SLICE_X0Y93          FDCE                                         r  delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  delay_reg[3]/Q
                         net (fo=2, routed)           0.762     0.403    delay_reg[3]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.928 r  delay_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.928    delay_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.042 r  delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.042    delay_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.156 r  delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.156    delay_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.270 r  delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    delay_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.384 r  delay_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.384    delay_reg[16]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.623 r  delay_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.623    delay_reg[20]_i_1_n_5
    SLICE_X0Y98          FDCE                                         r  delay_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.606   198.586    clk
    SLICE_X0Y98          FDCE                                         r  delay_reg[22]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X0Y98          FDCE (Setup_fdce_C_D)        0.062   198.906    delay_reg[22]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -1.623    
  -------------------------------------------------------------------
                         slack                                197.283    

Slack (MET) :             197.299ns  (required time - arrival time)
  Source:                 delay_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            delay_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 1.660ns (68.545%)  route 0.762ns (31.455%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.725    -0.815    clk
    SLICE_X0Y93          FDCE                                         r  delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  delay_reg[3]/Q
                         net (fo=2, routed)           0.762     0.403    delay_reg[3]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.928 r  delay_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.928    delay_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.042 r  delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.042    delay_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.156 r  delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.156    delay_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.270 r  delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    delay_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.384 r  delay_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.384    delay_reg[16]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.607 r  delay_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.607    delay_reg[20]_i_1_n_7
    SLICE_X0Y98          FDCE                                         r  delay_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.606   198.586    clk
    SLICE_X0Y98          FDCE                                         r  delay_reg[20]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X0Y98          FDCE (Setup_fdce_C_D)        0.062   198.906    delay_reg[20]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -1.607    
  -------------------------------------------------------------------
                         slack                                197.299    

Slack (MET) :             197.302ns  (required time - arrival time)
  Source:                 delay_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            delay_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 1.657ns (68.506%)  route 0.762ns (31.494%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.725    -0.815    clk
    SLICE_X0Y93          FDCE                                         r  delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  delay_reg[3]/Q
                         net (fo=2, routed)           0.762     0.403    delay_reg[3]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.928 r  delay_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.928    delay_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.042 r  delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.042    delay_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.156 r  delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.156    delay_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.270 r  delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    delay_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.604 r  delay_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.604    delay_reg[16]_i_1_n_6
    SLICE_X0Y97          FDCE                                         r  delay_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.606   198.586    clk
    SLICE_X0Y97          FDCE                                         r  delay_reg[17]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X0Y97          FDCE (Setup_fdce_C_D)        0.062   198.906    delay_reg[17]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -1.604    
  -------------------------------------------------------------------
                         slack                                197.302    

Slack (MET) :             197.323ns  (required time - arrival time)
  Source:                 delay_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            delay_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 1.636ns (68.230%)  route 0.762ns (31.770%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.725    -0.815    clk
    SLICE_X0Y93          FDCE                                         r  delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  delay_reg[3]/Q
                         net (fo=2, routed)           0.762     0.403    delay_reg[3]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.928 r  delay_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.928    delay_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.042 r  delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.042    delay_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.156 r  delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.156    delay_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.270 r  delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    delay_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.583 r  delay_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.583    delay_reg[16]_i_1_n_4
    SLICE_X0Y97          FDCE                                         r  delay_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.606   198.586    clk
    SLICE_X0Y97          FDCE                                         r  delay_reg[19]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X0Y97          FDCE (Setup_fdce_C_D)        0.062   198.906    delay_reg[19]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -1.583    
  -------------------------------------------------------------------
                         slack                                197.323    

Slack (MET) :             197.397ns  (required time - arrival time)
  Source:                 delay_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            delay_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 1.562ns (67.218%)  route 0.762ns (32.782%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.725    -0.815    clk
    SLICE_X0Y93          FDCE                                         r  delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  delay_reg[3]/Q
                         net (fo=2, routed)           0.762     0.403    delay_reg[3]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.928 r  delay_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.928    delay_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.042 r  delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.042    delay_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.156 r  delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.156    delay_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.270 r  delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    delay_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.509 r  delay_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.509    delay_reg[16]_i_1_n_5
    SLICE_X0Y97          FDCE                                         r  delay_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.606   198.586    clk
    SLICE_X0Y97          FDCE                                         r  delay_reg[18]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X0Y97          FDCE (Setup_fdce_C_D)        0.062   198.906    delay_reg[18]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -1.509    
  -------------------------------------------------------------------
                         slack                                197.397    

Slack (MET) :             197.413ns  (required time - arrival time)
  Source:                 delay_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            delay_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 1.546ns (66.991%)  route 0.762ns (33.009%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.725    -0.815    clk
    SLICE_X0Y93          FDCE                                         r  delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  delay_reg[3]/Q
                         net (fo=2, routed)           0.762     0.403    delay_reg[3]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.928 r  delay_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.928    delay_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.042 r  delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.042    delay_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.156 r  delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.156    delay_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.270 r  delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.270    delay_reg[12]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.493 r  delay_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.493    delay_reg[16]_i_1_n_7
    SLICE_X0Y97          FDCE                                         r  delay_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.606   198.586    clk
    SLICE_X0Y97          FDCE                                         r  delay_reg[16]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X0Y97          FDCE (Setup_fdce_C_D)        0.062   198.906    delay_reg[16]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -1.493    
  -------------------------------------------------------------------
                         slack                                197.413    

Slack (MET) :             197.415ns  (required time - arrival time)
  Source:                 delay_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            delay_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.543ns (66.948%)  route 0.762ns (33.052%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.725    -0.815    clk
    SLICE_X0Y93          FDCE                                         r  delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  delay_reg[3]/Q
                         net (fo=2, routed)           0.762     0.403    delay_reg[3]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.928 r  delay_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.928    delay_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.042 r  delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.042    delay_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.156 r  delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.156    delay_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.490 r  delay_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.490    delay_reg[12]_i_1_n_6
    SLICE_X0Y96          FDCE                                         r  delay_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.605   198.585    clk
    SLICE_X0Y96          FDCE                                         r  delay_reg[13]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y96          FDCE (Setup_fdce_C_D)        0.062   198.905    delay_reg[13]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -1.490    
  -------------------------------------------------------------------
                         slack                                197.415    

Slack (MET) :             197.436ns  (required time - arrival time)
  Source:                 delay_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            delay_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 1.522ns (66.644%)  route 0.762ns (33.356%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.725    -0.815    clk
    SLICE_X0Y93          FDCE                                         r  delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  delay_reg[3]/Q
                         net (fo=2, routed)           0.762     0.403    delay_reg[3]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     0.928 r  delay_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.928    delay_reg[0]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.042 r  delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.042    delay_reg[4]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.156 r  delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.156    delay_reg[8]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.469 r  delay_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.469    delay_reg[12]_i_1_n_4
    SLICE_X0Y96          FDCE                                         r  delay_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.605   198.585    clk
    SLICE_X0Y96          FDCE                                         r  delay_reg[15]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X0Y96          FDCE (Setup_fdce_C_D)        0.062   198.905    delay_reg[15]
  -------------------------------------------------------------------
                         required time                        198.905    
                         arrival time                          -1.469    
  -------------------------------------------------------------------
                         slack                                197.436    

Slack (MET) :             197.438ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 1.592ns (68.361%)  route 0.737ns (31.639%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.724    -0.816    clk
    SLICE_X2Y92          FDCE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.518    -0.298 r  count_reg[2]/Q
                         net (fo=1, routed)           0.737     0.439    count_reg_n_0_[2]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     0.943 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.943    count_reg[0]_i_1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.060 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.060    count_reg[4]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.177 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.177    count_reg[8]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.294 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.294    count_reg[12]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.513 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.513    count_reg[16]_i_1_n_7
    SLICE_X2Y96          FDCE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk_in (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          1.605   198.585    clk
    SLICE_X2Y96          FDCE                                         r  count_reg[16]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X2Y96          FDCE (Setup_fdce_C_D)        0.109   198.952    count_reg[16]
  -------------------------------------------------------------------
                         required time                        198.952    
                         arrival time                          -1.513    
  -------------------------------------------------------------------
                         slack                                197.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.604    -0.560    clk
    SLICE_X2Y94          FDCE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  count_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.282    count_reg_n_0_[10]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.172 r  count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.172    count_reg[8]_i_1_n_5
    SLICE_X2Y94          FDCE                                         r  count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.877    -0.796    clk
    SLICE_X2Y94          FDCE                                         r  count_reg[10]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X2Y94          FDCE (Hold_fdce_C_D)         0.134    -0.426    count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.604    -0.560    clk
    SLICE_X2Y95          FDCE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  count_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.282    count_reg_n_0_[14]
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.172 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.172    count_reg[12]_i_1_n_5
    SLICE_X2Y95          FDCE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.877    -0.796    clk
    SLICE_X2Y95          FDCE                                         r  count_reg[14]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X2Y95          FDCE (Hold_fdce_C_D)         0.134    -0.426    count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.604    -0.560    clk
    SLICE_X2Y93          FDCE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  count_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.282    count_reg_n_0_[6]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.172 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.172    count_reg[4]_i_1_n_5
    SLICE_X2Y93          FDCE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.877    -0.796    clk
    SLICE_X2Y93          FDCE                                         r  count_reg[6]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X2Y93          FDCE (Hold_fdce_C_D)         0.134    -0.426    count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 delay_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            delay_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.604    -0.560    clk
    SLICE_X0Y93          FDCE                                         r  delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  delay_reg[2]/Q
                         net (fo=2, routed)           0.133    -0.287    delay_reg[2]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.176 r  delay_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.176    delay_reg[0]_i_1_n_5
    SLICE_X0Y93          FDCE                                         r  delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.877    -0.796    clk
    SLICE_X0Y93          FDCE                                         r  delay_reg[2]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.105    -0.455    delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 delay_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            delay_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.604    -0.560    clk
    SLICE_X0Y95          FDCE                                         r  delay_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  delay_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.286    delay_reg[10]
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.175 r  delay_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.175    delay_reg[8]_i_1_n_5
    SLICE_X0Y95          FDCE                                         r  delay_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.877    -0.796    clk
    SLICE_X0Y95          FDCE                                         r  delay_reg[10]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y95          FDCE (Hold_fdce_C_D)         0.105    -0.455    delay_reg[10]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 delay_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            delay_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.604    -0.560    clk
    SLICE_X0Y94          FDCE                                         r  delay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  delay_reg[6]/Q
                         net (fo=2, routed)           0.134    -0.286    delay_reg[6]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.175 r  delay_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.175    delay_reg[4]_i_1_n_5
    SLICE_X0Y94          FDCE                                         r  delay_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.877    -0.796    clk
    SLICE_X0Y94          FDCE                                         r  delay_reg[6]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y94          FDCE (Hold_fdce_C_D)         0.105    -0.455    delay_reg[6]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 delay_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            delay_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.605    -0.559    clk
    SLICE_X0Y98          FDCE                                         r  delay_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  delay_reg[22]/Q
                         net (fo=2, routed)           0.134    -0.285    delay_reg[22]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.174 r  delay_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.174    delay_reg[20]_i_1_n_5
    SLICE_X0Y98          FDCE                                         r  delay_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.878    -0.795    clk
    SLICE_X0Y98          FDCE                                         r  delay_reg[22]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X0Y98          FDCE (Hold_fdce_C_D)         0.105    -0.454    delay_reg[22]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.604    -0.560    clk
    SLICE_X2Y94          FDCE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  count_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.282    count_reg_n_0_[10]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.136 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.136    count_reg[8]_i_1_n_4
    SLICE_X2Y94          FDCE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.877    -0.796    clk
    SLICE_X2Y94          FDCE                                         r  count_reg[11]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X2Y94          FDCE (Hold_fdce_C_D)         0.134    -0.426    count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.604    -0.560    clk
    SLICE_X2Y95          FDCE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  count_reg[14]/Q
                         net (fo=1, routed)           0.114    -0.282    count_reg_n_0_[14]
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.136 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.136    count_reg[12]_i_1_n_4
    SLICE_X2Y95          FDCE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.877    -0.796    clk
    SLICE_X2Y95          FDCE                                         r  count_reg[15]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X2Y95          FDCE (Hold_fdce_C_D)         0.134    -0.426    count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.604    -0.560    clk
    SLICE_X2Y93          FDCE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  count_reg[6]/Q
                         net (fo=1, routed)           0.114    -0.282    count_reg_n_0_[6]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.136 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.136    count_reg[4]_i_1_n_4
    SLICE_X2Y93          FDCE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=40, routed)          0.877    -0.796    clk
    SLICE_X2Y93          FDCE                                         r  count_reg[7]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X2Y93          FDCE (Hold_fdce_C_D)         0.134    -0.426    count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y92      count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y94      count_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y94      count_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y95      count_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y95      count_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y95      count_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y95      count_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y96      count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y97      delay_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y97      delay_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y97      delay_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y97      delay_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y98      delay_reg[20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y98      delay_reg[21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y98      delay_reg[22]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y92      count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y92      count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y94      count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y94      count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y94      count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y94      count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y94      count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y95      count_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y95      count_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y95      count_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y95      count_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y95      count_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y95      count_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



