;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 16/08/2018 01:08:49 ã
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x2FF10000  	12273
0x0008	0x2C390000  	11321
0x000C	0x2C390000  	11321
0x0010	0x2C390000  	11321
0x0014	0x2C390000  	11321
0x0018	0x2C390000  	11321
0x001C	0x2C390000  	11321
0x0020	0x2C390000  	11321
0x0024	0x2C390000  	11321
0x0028	0x2C390000  	11321
0x002C	0x2C390000  	11321
0x0030	0x2C390000  	11321
0x0034	0x2C390000  	11321
0x0038	0x2C390000  	11321
0x003C	0x2C390000  	11321
0x0040	0x2C390000  	11321
0x0044	0x2C390000  	11321
0x0048	0x2C390000  	11321
0x004C	0x2C390000  	11321
0x0050	0x2C390000  	11321
0x0054	0x2C390000  	11321
0x0058	0x2C390000  	11321
0x005C	0x2C390000  	11321
0x0060	0x2C390000  	11321
0x0064	0x2C390000  	11321
0x0068	0x2C390000  	11321
0x006C	0x2C390000  	11321
0x0070	0x2C390000  	11321
0x0074	0x2C390000  	11321
0x0078	0x2C390000  	11321
0x007C	0x2C390000  	11321
0x0080	0x2C390000  	11321
0x0084	0x2C390000  	11321
0x0088	0x2C390000  	11321
0x008C	0x2C390000  	11321
0x0090	0x2C390000  	11321
0x0094	0x2C390000  	11321
0x0098	0x2C390000  	11321
0x009C	0x2C390000  	11321
0x00A0	0x2C390000  	11321
0x00A4	0x2C390000  	11321
0x00A8	0x2C390000  	11321
0x00AC	0x2C390000  	11321
0x00B0	0x2C390000  	11321
0x00B4	0x2C390000  	11321
0x00B8	0x2C390000  	11321
0x00BC	0x2C390000  	11321
0x00C0	0x2C390000  	11321
0x00C4	0x2C390000  	11321
0x00C8	0x2C390000  	11321
0x00CC	0x2C390000  	11321
0x00D0	0x2C390000  	11321
0x00D4	0x2C390000  	11321
0x00D8	0x2C390000  	11321
0x00DC	0x2C390000  	11321
0x00E0	0x2C390000  	11321
0x00E4	0x2C390000  	11321
0x00E8	0x2C390000  	11321
0x00EC	0x2C390000  	11321
0x00F0	0x2C390000  	11321
0x00F4	0x2C390000  	11321
0x00F8	0x2C390000  	11321
0x00FC	0x2C390000  	11321
0x0100	0x2C390000  	11321
0x0104	0x2C390000  	11321
0x0108	0x2C390000  	11321
0x010C	0x2C390000  	11321
0x0110	0x2C390000  	11321
0x0114	0x2C390000  	11321
0x0118	0x2C390000  	11321
0x011C	0x2C390000  	11321
0x0120	0x2C390000  	11321
0x0124	0x2C390000  	11321
0x0128	0x2C390000  	11321
0x012C	0x2C390000  	11321
0x0130	0x2C390000  	11321
0x0134	0x2C390000  	11321
0x0138	0x2C390000  	11321
0x013C	0x2C390000  	11321
0x0140	0x2C390000  	11321
0x0144	0x2C390000  	11321
0x0148	0x2C390000  	11321
0x014C	0x2C390000  	11321
0x0150	0x2C390000  	11321
0x0154	0x2C390000  	11321
0x0158	0x2C390000  	11321
0x015C	0x2C390000  	11321
0x0160	0x2C390000  	11321
0x0164	0x2C390000  	11321
0x0168	0x2C390000  	11321
0x016C	0x2C390000  	11321
0x0170	0x2C390000  	11321
0x0174	0x2C390000  	11321
0x0178	0x2C390000  	11321
0x017C	0x2C390000  	11321
0x0180	0x2C390000  	11321
0x0184	0x2C390000  	11321
; end of ____SysVT
_main:
;task1.c, 88 :: 		void main() {
0x2FF0	0xB081    SUB	SP, SP, #4
0x2FF2	0xF7FFFE4D  BL	11408
0x2FF6	0xF7FFFE23  BL	11328
0x2FFA	0xF000FD57  BL	15020
0x2FFE	0xF7FFFE35  BL	11372
0x3002	0xF000FD13  BL	14892
;task1.c, 92 :: 		Screen_init();
0x3006	0xF7FFFD5F  BL	_Screen_init+0
;task1.c, 93 :: 		TFT_Fill_Screen(colors[11]);
0x300A	0x4826    LDR	R0, [PC, #152]
0x300C	0x6800    LDR	R0, [R0, #0]
0x300E	0xF7FFFAEB  BL	_TFT_Fill_Screen+0
;task1.c, 94 :: 		UART3_Init_Advanced(115200, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART3_PD89);
0x3012	0x4825    LDR	R0, [PC, #148]
0x3014	0xB401    PUSH	(R0)
0x3016	0xF2400300  MOVW	R3, #0
0x301A	0xF2400200  MOVW	R2, #0
0x301E	0xF2400100  MOVW	R1, #0
0x3022	0xF44F30E1  MOV	R0, #115200
0x3026	0xF7FFFD93  BL	_UART3_Init_Advanced+0
0x302A	0xB001    ADD	SP, SP, #4
;task1.c, 95 :: 		Delay_ms(100);                // UART3 Init
0x302C	0xF2423753  MOVW	R7, #9043
0x3030	0xF2C00708  MOVT	R7, #8
0x3034	0xBF00    NOP
0x3036	0xBF00    NOP
L_main30:
0x3038	0x1E7F    SUBS	R7, R7, #1
0x303A	0xD1FD    BNE	L_main30
0x303C	0xBF00    NOP
0x303E	0xBF00    NOP
0x3040	0xBF00    NOP
0x3042	0xBF00    NOP
;task1.c, 98 :: 		BT_Configure();
0x3044	0xF7FFFC78  BL	_BT_Configure+0
;task1.c, 102 :: 		Delay_ms(4000);
0x3048	0xF2485753  MOVW	R7, #34131
0x304C	0xF2C01745  MOVT	R7, #325
L_main32:
0x3050	0x1E7F    SUBS	R7, R7, #1
0x3052	0xD1FD    BNE	L_main32
0x3054	0xBF00    NOP
0x3056	0xBF00    NOP
0x3058	0xBF00    NOP
0x305A	0xBF00    NOP
0x305C	0xBF00    NOP
0x305E	0xBF00    NOP
;task1.c, 107 :: 		while (1)
L_main34:
;task1.c, 110 :: 		if(UART3_Data_Ready())
0x3060	0xF7FFFDDE  BL	_UART3_Data_Ready+0
0x3064	0xB1D8    CBZ	R0, L_main36
;task1.c, 112 :: 		TFT_Set_Font(TFT_defaultFont, CL_RED, FO_HORIZONTAL);
0x3066	0x2200    MOVS	R2, #0
0x3068	0xF64F0100  MOVW	R1, #63488
0x306C	0x480F    LDR	R0, [PC, #60]
0x306E	0xF7FFFDA1  BL	_TFT_Set_Font+0
;task1.c, 113 :: 		TFT_Write_Char(i,150,150);
0x3072	0x2296    MOVS	R2, #150
0x3074	0x2196    MOVS	R1, #150
0x3076	0xF8BD0000  LDRH	R0, [SP, #0]
0x307A	0xF7FFFC35  BL	_TFT_Write_Char+0
;task1.c, 114 :: 		i= UART3_Read();
0x307E	0xF7FFFC27  BL	_UART3_Read+0
0x3082	0xF8AD0000  STRH	R0, [SP, #0]
;task1.c, 115 :: 		TFT_Set_Font(TFT_defaultFont, CL_BLACK, FO_HORIZONTAL);
0x3086	0x2200    MOVS	R2, #0
0x3088	0xF2400100  MOVW	R1, #0
0x308C	0x4807    LDR	R0, [PC, #28]
0x308E	0xF7FFFD91  BL	_TFT_Set_Font+0
;task1.c, 116 :: 		TFT_Write_Char(i,150,150);
0x3092	0x2296    MOVS	R2, #150
0x3094	0x2196    MOVS	R1, #150
0x3096	0xF8BD0000  LDRH	R0, [SP, #0]
0x309A	0xF7FFFC25  BL	_TFT_Write_Char+0
;task1.c, 117 :: 		}
L_main36:
;task1.c, 120 :: 		}
0x309E	0xE7DF    B	L_main34
;task1.c, 121 :: 		}
L_end_main:
L__main_end_loop:
0x30A0	0xE7FE    B	L__main_end_loop
0x30A2	0xBF00    NOP
0x30A4	0x00342000  	_colors+44
0x30A8	0x39C00000  	__GPIO_MODULE_USART3_PD89+0
0x30AC	0x30B00000  	_TFT_defaultFont+0
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x2870	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x2872	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x2876	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x287A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x287E	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x2880	0xB001    ADD	SP, SP, #4
0x2882	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x2B78	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x2B7A	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x2B7E	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x2B82	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x2B86	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x2B88	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x2B8C	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x2B8E	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x2B90	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x2B92	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x2B96	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x2B9A	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x2B9C	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x2BA0	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x2BA2	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x2BA4	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x2BA8	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x2BAC	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x2BAE	0xB001    ADD	SP, SP, #4
0x2BB0	0x4770    BX	LR
; end of ___FillZeros
_Screen_init:
;task1.c, 24 :: 		void Screen_init(void)
0x2AC8	0xB081    SUB	SP, SP, #4
0x2ACA	0xF8CDE000  STR	LR, [SP, #0]
;task1.c, 26 :: 		PenColor=1;
0x2ACE	0x2101    MOVS	R1, #1
0x2AD0	0x481B    LDR	R0, [PC, #108]
0x2AD2	0x6001    STR	R1, [R0, #0]
;task1.c, 27 :: 		shape=0;
0x2AD4	0x2100    MOVS	R1, #0
0x2AD6	0x481B    LDR	R0, [PC, #108]
0x2AD8	0x7001    STRB	R1, [R0, #0]
;task1.c, 28 :: 		painted=0;
0x2ADA	0x2100    MOVS	R1, #0
0x2ADC	0x481A    LDR	R0, [PC, #104]
0x2ADE	0x7001    STRB	R1, [R0, #0]
;task1.c, 29 :: 		TFT_Set_Default_Mode();
0x2AE0	0xF7FFFC7C  BL	_TFT_Set_Default_Mode+0
;task1.c, 31 :: 		TFT_Init_ILI9341_8bit(320,240);
0x2AE4	0x21F0    MOVS	R1, #240
0x2AE6	0xF2401040  MOVW	R0, #320
0x2AEA	0xF7FFFE3B  BL	_TFT_Init_ILI9341_8bit+0
;task1.c, 32 :: 		ADC_Set_Input_Channel(_ADC_CHANNEL_8 | _ADC_CHANNEL_9);
0x2AEE	0xF2403000  MOVW	R0, #768
0x2AF2	0xF7FFFCB7  BL	_ADC_Set_Input_Channel+0
;task1.c, 33 :: 		ADC1_Init();
0x2AF6	0xF7FFFC9B  BL	_ADC1_Init+0
;task1.c, 34 :: 		TP_TFT_Init(320, 240, 8, 9);
0x2AFA	0x2309    MOVS	R3, #9
0x2AFC	0x2208    MOVS	R2, #8
0x2AFE	0x21F0    MOVS	R1, #240
0x2B00	0xF2401040  MOVW	R0, #320
0x2B04	0xF7FFFDB8  BL	_TP_TFT_Init+0
;task1.c, 35 :: 		TP_TFT_Set_ADC_Threshold(600);
0x2B08	0xF2402058  MOVW	R0, #600
0x2B0C	0xB200    SXTH	R0, R0
0x2B0E	0xF7FFFD63  BL	_TP_TFT_Set_ADC_Threshold+0
;task1.c, 36 :: 		TFT_Fill_Screen(colors[14]);
0x2B12	0x480E    LDR	R0, [PC, #56]
0x2B14	0x6800    LDR	R0, [R0, #0]
0x2B16	0xF7FFFD67  BL	_TFT_Fill_Screen+0
;task1.c, 37 :: 		TP_TFT_Calibrate_Min();
0x2B1A	0xF7FFFE91  BL	_TP_TFT_Calibrate_Min+0
;task1.c, 38 :: 		Delay_ms(500);
0x2B1E	0xF24B07A9  MOVW	R7, #45225
0x2B22	0xF2C00728  MOVT	R7, #40
0x2B26	0xBF00    NOP
0x2B28	0xBF00    NOP
L_Screen_init0:
0x2B2A	0x1E7F    SUBS	R7, R7, #1
0x2B2C	0xD1FD    BNE	L_Screen_init0
0x2B2E	0xBF00    NOP
0x2B30	0xBF00    NOP
;task1.c, 39 :: 		TP_TFT_Calibrate_Max();
0x2B32	0xF7FFFC65  BL	_TP_TFT_Calibrate_Max+0
;task1.c, 40 :: 		}
L_end_Screen_init:
0x2B36	0xF8DDE000  LDR	LR, [SP, #0]
0x2B3A	0xB001    ADD	SP, SP, #4
0x2B3C	0x4770    BX	LR
0x2B3E	0xBF00    NOP
0x2B40	0x00002000  	_PenColor+0
0x2B44	0x00042000  	_shape+0
0x2B48	0x00052000  	_painted+0
0x2B4C	0x00402000  	_colors+56
; end of _Screen_init
_TFT_Set_Default_Mode:
;__Lib_TFT.c, 4303 :: 		
0x23DC	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 4304 :: 		
0x23DE	0x2100    MOVS	R1, #0
0x23E0	0x4804    LDR	R0, [PC, #16]
0x23E2	0x8001    STRH	R1, [R0, #0]
;__Lib_TFT.c, 4305 :: 		
0x23E4	0x2100    MOVS	R1, #0
0x23E6	0x4804    LDR	R0, [PC, #16]
0x23E8	0x7001    STRB	R1, [R0, #0]
;__Lib_TFT.c, 4306 :: 		
0x23EA	0x2100    MOVS	R1, #0
0x23EC	0x4803    LDR	R0, [PC, #12]
0x23EE	0x7001    STRB	R1, [R0, #0]
;__Lib_TFT.c, 4307 :: 		
L_end_TFT_Set_Default_Mode:
0x23F0	0xB001    ADD	SP, SP, #4
0x23F2	0x4770    BX	LR
0x23F4	0x008E2000  	__Lib_TFT_Ptr_Set+0
0x23F8	0x00072000  	__Lib_TFT___no_acceleration+0
0x23FC	0x00902000  	__Lib_TFT___MM_plus+0
; end of _TFT_Set_Default_Mode
_TFT_Init_ILI9341_8bit:
;__Lib_TFT_Defs.c, 2371 :: 		void TFT_Init_ILI9341_8bit(unsigned int display_width, unsigned int display_height) {
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x2764	0xB081    SUB	SP, SP, #4
0x2766	0xF8CDE000  STR	LR, [SP, #0]
0x276A	0xB28C    UXTH	R4, R1
0x276C	0xB281    UXTH	R1, R0
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 4 (R1)
; display_height start address is: 16 (R4)
;__Lib_TFT_Defs.c, 2372 :: 		__controller = _8BIT_CONTROLLER;
0x276E	0xF24003FF  MOVW	R3, #255
0x2772	0x4A24    LDR	R2, [PC, #144]
0x2774	0x8013    STRH	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2373 :: 		if (Is_TFT_Set() != 1) {
0x2776	0xF7FEFFCD  BL	_Is_TFT_Set+0
0x277A	0x2801    CMP	R0, #1
0x277C	0xD008    BEQ	L_TFT_Init_ILI9341_8bit133
;__Lib_TFT_Defs.c, 2374 :: 		TFT_Set_Index_Ptr = TFT_Set_Index;
0x277E	0x4B22    LDR	R3, [PC, #136]
0x2780	0x4A22    LDR	R2, [PC, #136]
0x2782	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2375 :: 		TFT_Write_Command_Ptr = TFT_Write_Command;
0x2784	0x4B22    LDR	R3, [PC, #136]
0x2786	0x4A23    LDR	R2, [PC, #140]
0x2788	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2376 :: 		TFT_Write_Data_Ptr = TFT_Write_Data;
0x278A	0x4B23    LDR	R3, [PC, #140]
0x278C	0x4A23    LDR	R2, [PC, #140]
0x278E	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2377 :: 		}
L_TFT_Init_ILI9341_8bit133:
;__Lib_TFT_Defs.c, 2379 :: 		TFT_DISP_WIDTH = display_width;
0x2790	0x4A23    LDR	R2, [PC, #140]
0x2792	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 2380 :: 		TFT_DISP_HEIGHT = display_height;
0x2794	0x4A23    LDR	R2, [PC, #140]
0x2796	0x8014    STRH	R4, [R2, #0]
;__Lib_TFT_Defs.c, 2381 :: 		if (display_width >= display_height)
0x2798	0x42A1    CMP	R1, R4
0x279A	0xD303    BCC	L_TFT_Init_ILI9341_8bit134
; display_width end address is: 4 (R1)
; display_height end address is: 16 (R4)
;__Lib_TFT_Defs.c, 2382 :: 		TFT_Disp_Rotation = 0;
0x279C	0x2300    MOVS	R3, #0
0x279E	0x4A22    LDR	R2, [PC, #136]
0x27A0	0x7013    STRB	R3, [R2, #0]
0x27A2	0xE002    B	L_TFT_Init_ILI9341_8bit135
L_TFT_Init_ILI9341_8bit134:
;__Lib_TFT_Defs.c, 2384 :: 		TFT_Disp_Rotation = 90;
0x27A4	0x235A    MOVS	R3, #90
0x27A6	0x4A20    LDR	R2, [PC, #128]
0x27A8	0x7013    STRB	R3, [R2, #0]
L_TFT_Init_ILI9341_8bit135:
;__Lib_TFT_Defs.c, 2386 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x27AA	0x2101    MOVS	R1, #1
0x27AC	0xF2400000  MOVW	R0, #0
0x27B0	0xF7FEFFA4  BL	_TFT_Set_Pen+0
;__Lib_TFT_Defs.c, 2387 :: 		TFT_Set_Brush(0, 0, 0, 0, 0, 0);
0x27B4	0x2300    MOVS	R3, #0
0x27B6	0x2200    MOVS	R2, #0
0x27B8	0xB408    PUSH	(R3)
0x27BA	0xB404    PUSH	(R2)
0x27BC	0x2300    MOVS	R3, #0
0x27BE	0x2200    MOVS	R2, #0
0x27C0	0x2100    MOVS	R1, #0
0x27C2	0x2000    MOVS	R0, #0
0x27C4	0xF7FEFFBA  BL	_TFT_Set_Brush+0
0x27C8	0xB002    ADD	SP, SP, #8
;__Lib_TFT_Defs.c, 2389 :: 		TFT_Move_Cursor(0, 0);
0x27CA	0x2100    MOVS	R1, #0
0x27CC	0x2000    MOVS	R0, #0
0x27CE	0xF7FEFFA9  BL	_TFT_Move_Cursor+0
;__Lib_TFT_Defs.c, 2390 :: 		ExternalFontSet = 0;
0x27D2	0x2300    MOVS	R3, #0
0x27D4	0x4A15    LDR	R2, [PC, #84]
0x27D6	0x7013    STRB	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2391 :: 		TFT_Set_DataPort_Direction();
0x27D8	0xF7FEFF78  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2394 :: 		if (TFT_ReadId_ST7789V_or_ILI9341() == TFT_ST7789_HW_ID) {
0x27DC	0xF7FEFD30  BL	_TFT_ReadId_ST7789V_or_ILI9341+0
0x27E0	0x4A13    LDR	R2, [PC, #76]
0x27E2	0x4290    CMP	R0, R2
0x27E4	0xD105    BNE	L_TFT_Init_ILI9341_8bit136
;__Lib_TFT_Defs.c, 2396 :: 		TFT_Reset_ST7789V();
0x27E6	0xF7FEFB9F  BL	__Lib_TFT_Defs_TFT_Reset_ST7789V+0
;__Lib_TFT_Defs.c, 2397 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_SST7715R;
0x27EA	0x4B12    LDR	R3, [PC, #72]
0x27EC	0x4A12    LDR	R2, [PC, #72]
0x27EE	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2398 :: 		} else {
0x27F0	0xE004    B	L_TFT_Init_ILI9341_8bit137
L_TFT_Init_ILI9341_8bit136:
;__Lib_TFT_Defs.c, 2400 :: 		TFT_Reset_ILI9341();
0x27F2	0xF7FEFD83  BL	__Lib_TFT_Defs_TFT_Reset_ILI9341+0
;__Lib_TFT_Defs.c, 2401 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_ILI9342;
0x27F6	0x4B11    LDR	R3, [PC, #68]
0x27F8	0x4A0F    LDR	R2, [PC, #60]
0x27FA	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2402 :: 		}
L_TFT_Init_ILI9341_8bit137:
;__Lib_TFT_Defs.c, 2408 :: 		}
L_end_TFT_Init_ILI9341_8bit:
0x27FC	0xF8DDE000  LDR	LR, [SP, #0]
0x2800	0xB001    ADD	SP, SP, #4
0x2802	0x4770    BX	LR
0x2804	0x00942000  	__Lib_TFT_Defs___controller+0
0x2808	0x075D0000  	_TFT_Set_Index+0
0x280C	0x00E42000  	_TFT_Set_Index_Ptr+0
0x2810	0x05D50000  	_TFT_Write_Command+0
0x2814	0x00E82000  	_TFT_Write_Command_Ptr+0
0x2818	0x0DB90000  	_TFT_Write_Data+0
0x281C	0x00B02000  	_TFT_Write_Data_Ptr+0
0x2820	0x00962000  	_TFT_DISP_WIDTH+0
0x2824	0x00A82000  	_TFT_DISP_HEIGHT+0
0x2828	0x00922000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x282C	0x00C72000  	_ExternalFontSet+0
0x2830	0x85005285  	#1384482048
0x2834	0x177D0000  	_TFT_Set_Address_SST7715R+0
0x2838	0x00AC2000  	_TFT_Set_Address_Ptr+0
0x283C	0x0AFD0000  	_TFT_Set_Address_ILI9342+0
; end of _TFT_Init_ILI9341_8bit
_Is_TFT_Set:
;__Lib_TFT.c, 133 :: 		
0x1714	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 134 :: 		
0x1716	0x4802    LDR	R0, [PC, #8]
0x1718	0x8800    LDRH	R0, [R0, #0]
;__Lib_TFT.c, 135 :: 		
L_end_Is_TFT_Set:
0x171A	0xB001    ADD	SP, SP, #4
0x171C	0x4770    BX	LR
0x171E	0xBF00    NOP
0x1720	0x008E2000  	__Lib_TFT_Ptr_Set+0
; end of _Is_TFT_Set
_TFT_Set_Pen:
;__Lib_TFT.c, 169 :: 		
; pen_width start address is: 4 (R1)
; pen_color start address is: 0 (R0)
0x16FC	0xB081    SUB	SP, SP, #4
; pen_width end address is: 4 (R1)
; pen_color end address is: 0 (R0)
; pen_color start address is: 0 (R0)
; pen_width start address is: 4 (R1)
;__Lib_TFT.c, 170 :: 		
0x16FE	0x4A03    LDR	R2, [PC, #12]
0x1700	0x8010    STRH	R0, [R2, #0]
; pen_color end address is: 0 (R0)
;__Lib_TFT.c, 175 :: 		
0x1702	0x4A03    LDR	R2, [PC, #12]
0x1704	0x7011    STRB	R1, [R2, #0]
; pen_width end address is: 4 (R1)
;__Lib_TFT.c, 176 :: 		
L_end_TFT_Set_Pen:
0x1706	0xB001    ADD	SP, SP, #4
0x1708	0x4770    BX	LR
0x170A	0xBF00    NOP
0x170C	0x00C02000  	__Lib_TFT_PenColor+0
0x1710	0x00B72000  	__Lib_TFT_PenWidth+0
; end of _TFT_Set_Pen
_TFT_Set_Brush:
;__Lib_TFT.c, 192 :: 		
; gradient_orientation start address is: 12 (R3)
; gradient_enabled start address is: 8 (R2)
; brush_color start address is: 4 (R1)
; brush_enabled start address is: 0 (R0)
0x173C	0xB081    SUB	SP, SP, #4
; gradient_orientation end address is: 12 (R3)
; gradient_enabled end address is: 8 (R2)
; brush_color end address is: 4 (R1)
; brush_enabled end address is: 0 (R0)
; brush_enabled start address is: 0 (R0)
; brush_color start address is: 4 (R1)
; gradient_enabled start address is: 8 (R2)
; gradient_orientation start address is: 12 (R3)
; gradient_color_from start address is: 20 (R5)
0x173E	0xF8BD5004  LDRH	R5, [SP, #4]
; gradient_color_to start address is: 24 (R6)
0x1742	0xF8BD6008  LDRH	R6, [SP, #8]
;__Lib_TFT.c, 193 :: 		
0x1746	0x4C07    LDR	R4, [PC, #28]
0x1748	0x7020    STRB	R0, [R4, #0]
; brush_enabled end address is: 0 (R0)
;__Lib_TFT.c, 194 :: 		
0x174A	0x4C07    LDR	R4, [PC, #28]
0x174C	0x8021    STRH	R1, [R4, #0]
; brush_color end address is: 4 (R1)
;__Lib_TFT.c, 195 :: 		
0x174E	0x4C07    LDR	R4, [PC, #28]
0x1750	0x7022    STRB	R2, [R4, #0]
; gradient_enabled end address is: 8 (R2)
;__Lib_TFT.c, 196 :: 		
0x1752	0x4C07    LDR	R4, [PC, #28]
0x1754	0x7023    STRB	R3, [R4, #0]
; gradient_orientation end address is: 12 (R3)
;__Lib_TFT.c, 197 :: 		
0x1756	0x4C07    LDR	R4, [PC, #28]
0x1758	0x8025    STRH	R5, [R4, #0]
; gradient_color_from end address is: 20 (R5)
;__Lib_TFT.c, 198 :: 		
0x175A	0x4C07    LDR	R4, [PC, #28]
0x175C	0x8026    STRH	R6, [R4, #0]
; gradient_color_to end address is: 24 (R6)
;__Lib_TFT.c, 199 :: 		
L_end_TFT_Set_Brush:
0x175E	0xB001    ADD	SP, SP, #4
0x1760	0x4770    BX	LR
0x1762	0xBF00    NOP
0x1764	0x00AA2000  	__Lib_TFT_BrushEnabled+0
0x1768	0x00B42000  	__Lib_TFT_BrushColor+0
0x176C	0x00AB2000  	__Lib_TFT_GradientEnabled+0
0x1770	0x00B62000  	__Lib_TFT_GradientOrientation+0
0x1774	0x00B82000  	__Lib_TFT_GradColorFrom+0
0x1778	0x00BA2000  	__Lib_TFT_GradColorTo+0
; end of _TFT_Set_Brush
_TFT_Move_Cursor:
;__Lib_TFT.c, 252 :: 		
; _y start address is: 4 (R1)
; _x start address is: 0 (R0)
0x1724	0xB081    SUB	SP, SP, #4
; _y end address is: 4 (R1)
; _x end address is: 0 (R0)
; _x start address is: 0 (R0)
; _y start address is: 4 (R1)
;__Lib_TFT.c, 253 :: 		
0x1726	0x4A03    LDR	R2, [PC, #12]
0x1728	0x8010    STRH	R0, [R2, #0]
; _x end address is: 0 (R0)
;__Lib_TFT.c, 254 :: 		
0x172A	0x4A03    LDR	R2, [PC, #12]
0x172C	0x8011    STRH	R1, [R2, #0]
; _y end address is: 4 (R1)
;__Lib_TFT.c, 255 :: 		
L_end_TFT_Move_Cursor:
0x172E	0xB001    ADD	SP, SP, #4
0x1730	0x4770    BX	LR
0x1732	0xBF00    NOP
0x1734	0x00BC2000  	__Lib_TFT_x_cord+0
0x1738	0x00BE2000  	__Lib_TFT_y_cord+0
; end of _TFT_Move_Cursor
__Lib_TFT_Defs_TFT_Set_DataPort_Direction:
;__Lib_TFT_Defs.c, 165 :: 		static void TFT_Set_DataPort_Direction() {
0x16CC	0xB082    SUB	SP, SP, #8
0x16CE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 167 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x16D2	0xF2410114  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 168 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x16D6	0xF2C40102  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 172 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_OUTPUT);
0x16DA	0x4806    LDR	R0, [PC, #24]
0x16DC	0x8800    LDRH	R0, [R0, #0]
0x16DE	0x9101    STR	R1, [SP, #4]
0x16E0	0x4A05    LDR	R2, [PC, #20]
0x16E2	0xB281    UXTH	R1, R0
0x16E4	0x9801    LDR	R0, [SP, #4]
0x16E6	0xF7FFF861  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 173 :: 		}
L_end_TFT_Set_DataPort_Direction:
0x16EA	0xF8DDE000  LDR	LR, [SP, #0]
0x16EE	0xB002    ADD	SP, SP, #8
0x16F0	0x4770    BX	LR
0x16F2	0xBF00    NOP
0x16F4	0x00942000  	__Lib_TFT_Defs___controller+0
0x16F8	0x00140008  	#524308
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x07AC	0xB084    SUB	SP, SP, #16
0x07AE	0xF8CDE000  STR	LR, [SP, #0]
0x07B2	0xB28D    UXTH	R5, R1
0x07B4	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x07B6	0x4B86    LDR	R3, [PC, #536]
0x07B8	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x07BC	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x07BE	0x4618    MOV	R0, R3
0x07C0	0xF7FFFCF0  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x07C4	0xF1B50FFF  CMP	R5, #255
0x07C8	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x07CA	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x07CC	0x4B81    LDR	R3, [PC, #516]
0x07CE	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x07D2	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x07D4	0x4B80    LDR	R3, [PC, #512]
0x07D6	0x429E    CMP	R6, R3
0x07D8	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x07DA	0xF2455355  MOVW	R3, #21845
0x07DE	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x07E2	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x07E4	0x1D3D    ADDS	R5, R7, #4
0x07E6	0x682C    LDR	R4, [R5, #0]
0x07E8	0xF06F03FF  MVN	R3, #255
0x07EC	0xEA040303  AND	R3, R4, R3, LSL #0
0x07F0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x07F2	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x07F6	0x682C    LDR	R4, [R5, #0]
0x07F8	0xF64F73FF  MOVW	R3, #65535
0x07FC	0xEA440303  ORR	R3, R4, R3, LSL #0
0x0800	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x0802	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0804	0x2E42    CMP	R6, #66
0x0806	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x0808	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x080A	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x080C	0xF64F73FF  MOVW	R3, #65535
0x0810	0x429D    CMP	R5, R3
0x0812	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x0814	0x4B70    LDR	R3, [PC, #448]
0x0816	0x429E    CMP	R6, R3
0x0818	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x081A	0xF04F3355  MOV	R3, #1431655765
0x081E	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x0820	0x1D3C    ADDS	R4, R7, #4
0x0822	0x2300    MOVS	R3, #0
0x0824	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x0826	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x082A	0xF04F33FF  MOV	R3, #-1
0x082E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x0830	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0832	0x2E42    CMP	R6, #66
0x0834	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x0836	0x2300    MOVS	R3, #0
0x0838	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x083A	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x083C	0xF0060301  AND	R3, R6, #1
0x0840	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x0842	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x0844	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x0846	0xF0060308  AND	R3, R6, #8
0x084A	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x084C	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x084E	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x0850	0xF0060304  AND	R3, R6, #4
0x0854	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x0856	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x0858	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x085A	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x085C	0xF4062301  AND	R3, R6, #528384
0x0860	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x0862	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x0864	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x0866	0xF4066300  AND	R3, R6, #2048
0x086A	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x086C	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x086E	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x0870	0xF4066380  AND	R3, R6, #1024
0x0874	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x0876	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x0878	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x087A	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x087C	0xF0060320  AND	R3, R6, #32
0x0880	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x0882	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x0884	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x0886	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x0888	0xF4067380  AND	R3, R6, #256
0x088C	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x088E	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x0890	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x0892	0xF0060380  AND	R3, R6, #128
0x0896	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x0898	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x089A	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x089C	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x089E	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x08A2	0x9201    STR	R2, [SP, #4]
0x08A4	0xFA1FF985  UXTH	R9, R5
0x08A8	0x46B0    MOV	R8, R6
0x08AA	0x4606    MOV	R6, R0
0x08AC	0x4618    MOV	R0, R3
0x08AE	0x460A    MOV	R2, R1
0x08B0	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x08B2	0xF1BA0F10  CMP	R10, #16
0x08B6	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x08BA	0xF04F0301  MOV	R3, #1
0x08BE	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x08C2	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x08C6	0x42A3    CMP	R3, R4
0x08C8	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x08CC	0xEA4F044A  LSL	R4, R10, #1
0x08D0	0xF04F0303  MOV	R3, #3
0x08D4	0x40A3    LSLS	R3, R4
0x08D6	0x43DC    MVN	R4, R3
0x08D8	0x683B    LDR	R3, [R7, #0]
0x08DA	0x4023    ANDS	R3, R4
0x08DC	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x08DE	0xEA4F034A  LSL	R3, R10, #1
0x08E2	0xFA06F403  LSL	R4, R6, R3
0x08E6	0x683B    LDR	R3, [R7, #0]
0x08E8	0x4323    ORRS	R3, R4
0x08EA	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x08EC	0xF008030C  AND	R3, R8, #12
0x08F0	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x08F2	0xF2070508  ADDW	R5, R7, #8
0x08F6	0xEA4F044A  LSL	R4, R10, #1
0x08FA	0xF04F0303  MOV	R3, #3
0x08FE	0x40A3    LSLS	R3, R4
0x0900	0x43DC    MVN	R4, R3
0x0902	0x682B    LDR	R3, [R5, #0]
0x0904	0x4023    ANDS	R3, R4
0x0906	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x0908	0xF2070508  ADDW	R5, R7, #8
0x090C	0xEA4F034A  LSL	R3, R10, #1
0x0910	0xFA02F403  LSL	R4, R2, R3
0x0914	0x682B    LDR	R3, [R5, #0]
0x0916	0x4323    ORRS	R3, R4
0x0918	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x091A	0x1D3D    ADDS	R5, R7, #4
0x091C	0xFA1FF48A  UXTH	R4, R10
0x0920	0xF04F0301  MOV	R3, #1
0x0924	0x40A3    LSLS	R3, R4
0x0926	0x43DC    MVN	R4, R3
0x0928	0x682B    LDR	R3, [R5, #0]
0x092A	0x4023    ANDS	R3, R4
0x092C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x092E	0x1D3D    ADDS	R5, R7, #4
0x0930	0xFA1FF48A  UXTH	R4, R10
0x0934	0xB28B    UXTH	R3, R1
0x0936	0xFA03F404  LSL	R4, R3, R4
0x093A	0xB2A4    UXTH	R4, R4
0x093C	0x682B    LDR	R3, [R5, #0]
0x093E	0x4323    ORRS	R3, R4
0x0940	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x0942	0xF207050C  ADDW	R5, R7, #12
0x0946	0xFA1FF38A  UXTH	R3, R10
0x094A	0x005C    LSLS	R4, R3, #1
0x094C	0xB2A4    UXTH	R4, R4
0x094E	0xF04F0303  MOV	R3, #3
0x0952	0x40A3    LSLS	R3, R4
0x0954	0x43DC    MVN	R4, R3
0x0956	0x682B    LDR	R3, [R5, #0]
0x0958	0x4023    ANDS	R3, R4
0x095A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x095C	0xF207050C  ADDW	R5, R7, #12
0x0960	0xEA4F034A  LSL	R3, R10, #1
0x0964	0xFA00F403  LSL	R4, R0, R3
0x0968	0x682B    LDR	R3, [R5, #0]
0x096A	0x4323    ORRS	R3, R4
0x096C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x096E	0xF0080308  AND	R3, R8, #8
0x0972	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x0974	0xF4080370  AND	R3, R8, #15728640
0x0978	0x0D1B    LSRS	R3, R3, #20
0x097A	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x097E	0xF1BA0F07  CMP	R10, #7
0x0982	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x0984	0xF2070324  ADDW	R3, R7, #36
0x0988	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x098A	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x098E	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x0990	0xF2070320  ADDW	R3, R7, #32
0x0994	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x0996	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x0998	0x00AC    LSLS	R4, R5, #2
0x099A	0xF04F030F  MOV	R3, #15
0x099E	0x40A3    LSLS	R3, R4
0x09A0	0x43DC    MVN	R4, R3
0x09A2	0x9B02    LDR	R3, [SP, #8]
0x09A4	0x681B    LDR	R3, [R3, #0]
0x09A6	0xEA030404  AND	R4, R3, R4, LSL #0
0x09AA	0x9B02    LDR	R3, [SP, #8]
0x09AC	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x09AE	0xF89D400C  LDRB	R4, [SP, #12]
0x09B2	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x09B4	0x409C    LSLS	R4, R3
0x09B6	0x9B02    LDR	R3, [SP, #8]
0x09B8	0x681B    LDR	R3, [R3, #0]
0x09BA	0xEA430404  ORR	R4, R3, R4, LSL #0
0x09BE	0x9B02    LDR	R3, [SP, #8]
0x09C0	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x09C2	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x09C6	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x09C8	0xF8DDE000  LDR	LR, [SP, #0]
0x09CC	0xB004    ADD	SP, SP, #16
0x09CE	0x4770    BX	LR
0x09D0	0xFC00FFFF  	#-1024
0x09D4	0x0000FFFF  	#-65536
0x09D8	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x01A4	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x01A6	0x491E    LDR	R1, [PC, #120]
0x01A8	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x01AC	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x01AE	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x01B0	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x01B2	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x01B4	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x01B6	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x01B8	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x01BA	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x01BC	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x01BE	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x01C0	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x01C2	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x01C4	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x01C6	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x01C8	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x01CA	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x01CC	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x01CE	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x01D0	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x01D2	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x01D6	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x01D8	0x4912    LDR	R1, [PC, #72]
0x01DA	0x4288    CMP	R0, R1
0x01DC	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x01DE	0x4912    LDR	R1, [PC, #72]
0x01E0	0x4288    CMP	R0, R1
0x01E2	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x01E4	0x4911    LDR	R1, [PC, #68]
0x01E6	0x4288    CMP	R0, R1
0x01E8	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x01EA	0x4911    LDR	R1, [PC, #68]
0x01EC	0x4288    CMP	R0, R1
0x01EE	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x01F0	0x4910    LDR	R1, [PC, #64]
0x01F2	0x4288    CMP	R0, R1
0x01F4	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x01F6	0x4910    LDR	R1, [PC, #64]
0x01F8	0x4288    CMP	R0, R1
0x01FA	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x01FC	0x490F    LDR	R1, [PC, #60]
0x01FE	0x4288    CMP	R0, R1
0x0200	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x0202	0x490F    LDR	R1, [PC, #60]
0x0204	0x4288    CMP	R0, R1
0x0206	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x0208	0x490E    LDR	R1, [PC, #56]
0x020A	0x4288    CMP	R0, R1
0x020C	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x020E	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x0210	0x490D    LDR	R1, [PC, #52]
0x0212	0x6809    LDR	R1, [R1, #0]
0x0214	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0218	0x490B    LDR	R1, [PC, #44]
0x021A	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x021C	0xB001    ADD	SP, SP, #4
0x021E	0x4770    BX	LR
0x0220	0xFC00FFFF  	#-1024
0x0224	0x00004002  	#1073872896
0x0228	0x04004002  	#1073873920
0x022C	0x08004002  	#1073874944
0x0230	0x0C004002  	#1073875968
0x0234	0x10004002  	#1073876992
0x0238	0x14004002  	#1073878016
0x023C	0x18004002  	#1073879040
0x0240	0x1C004002  	#1073880064
0x0244	0x20004002  	#1073881088
0x0248	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_TFT_ReadId_ST7789V_or_ILI9341:
;__Lib_TFT_Defs.c, 2100 :: 		unsigned long TFT_ReadId_ST7789V_or_ILI9341(){
0x1240	0xB082    SUB	SP, SP, #8
0x1242	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2101 :: 		unsigned long id = 0;
0x1246	0xF04F0000  MOV	R0, #0
0x124A	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2103 :: 		TFT_Set_Pin_Directions();
0x124C	0xF7FFF854  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2104 :: 		TFT_Set_DataPort_Direction();
0x1250	0xF000FA3C  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2105 :: 		TFT_RST = 1;
0x1254	0x2101    MOVS	R1, #1
0x1256	0xB249    SXTB	R1, R1
0x1258	0x481F    LDR	R0, [PC, #124]
0x125A	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2107 :: 		Delay_ms(100);
0x125C	0xF2423753  MOVW	R7, #9043
0x1260	0xF2C00708  MOVT	R7, #8
0x1264	0xBF00    NOP
0x1266	0xBF00    NOP
L_TFT_ReadId_ST7789V_or_ILI9341115:
0x1268	0x1E7F    SUBS	R7, R7, #1
0x126A	0xD1FD    BNE	L_TFT_ReadId_ST7789V_or_ILI9341115
0x126C	0xBF00    NOP
0x126E	0xBF00    NOP
0x1270	0xBF00    NOP
0x1272	0xBF00    NOP
;__Lib_TFT_Defs.c, 2109 :: 		TFT_CS = 0;
0x1274	0x2100    MOVS	R1, #0
0x1276	0xB249    SXTB	R1, R1
0x1278	0x4818    LDR	R0, [PC, #96]
0x127A	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2111 :: 		TFT_Set_Index_Ptr(0x04);
0x127C	0x2004    MOVS	R0, #4
0x127E	0x4C18    LDR	R4, [PC, #96]
0x1280	0x6824    LDR	R4, [R4, #0]
0x1282	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2114 :: 		TFT_Set_DataPort_Direction_Input();
0x1284	0xF7FFF8EE  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input+0
;__Lib_TFT_Defs.c, 2115 :: 		Read_From_Port(); // don't care
0x1288	0xF7FFF966  BL	__Lib_TFT_Defs_Read_From_Port+0
;__Lib_TFT_Defs.c, 2116 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 8;
0x128C	0xF7FFF964  BL	__Lib_TFT_Defs_Read_From_Port+0
0x1290	0xF00000FF  AND	R0, R0, #255
0x1294	0xB280    UXTH	R0, R0
0x1296	0x0201    LSLS	R1, R0, #8
0x1298	0x9801    LDR	R0, [SP, #4]
0x129A	0x4308    ORRS	R0, R1
0x129C	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2117 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 16;
0x129E	0xF7FFF95B  BL	__Lib_TFT_Defs_Read_From_Port+0
0x12A2	0xF00000FF  AND	R0, R0, #255
0x12A6	0xB280    UXTH	R0, R0
0x12A8	0x0401    LSLS	R1, R0, #16
0x12AA	0x9801    LDR	R0, [SP, #4]
0x12AC	0x4308    ORRS	R0, R1
0x12AE	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2118 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 24;
0x12B0	0xF7FFF952  BL	__Lib_TFT_Defs_Read_From_Port+0
0x12B4	0xF00000FF  AND	R0, R0, #255
0x12B8	0xB280    UXTH	R0, R0
0x12BA	0x0601    LSLS	R1, R0, #24
0x12BC	0x9801    LDR	R0, [SP, #4]
0x12BE	0x4308    ORRS	R0, R1
0x12C0	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2119 :: 		TFT_CS = 1;
0x12C2	0x2101    MOVS	R1, #1
0x12C4	0xB249    SXTB	R1, R1
0x12C6	0x4805    LDR	R0, [PC, #20]
0x12C8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2121 :: 		TFT_Set_DataPort_Direction();
0x12CA	0xF000F9FF  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2123 :: 		return id;
0x12CE	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2124 :: 		}
L_end_TFT_ReadId_ST7789V_or_ILI9341:
0x12D0	0xF8DDE000  LDR	LR, [SP, #0]
0x12D4	0xB002    ADD	SP, SP, #8
0x12D6	0x4770    BX	LR
0x12D8	0x02A04242  	TFT_RST+0
0x12DC	0x02BC4242  	TFT_CS+0
0x12E0	0x00E42000  	_TFT_Set_Index_Ptr+0
; end of _TFT_ReadId_ST7789V_or_ILI9341
_TFT_Set_Index:
;__Lib_TFT_Defs.c, 70 :: 		void TFT_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x075C	0xB081    SUB	SP, SP, #4
0x075E	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 71 :: 		TFT_RS = 0;
0x0762	0x2200    MOVS	R2, #0
0x0764	0xB252    SXTB	R2, R2
0x0766	0x4908    LDR	R1, [PC, #32]
0x0768	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 72 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x076A	0xF7FFFDB3  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 73 :: 		TFT_Write_Strobe();
0x076E	0x2200    MOVS	R2, #0
0x0770	0xB252    SXTB	R2, R2
0x0772	0x4906    LDR	R1, [PC, #24]
0x0774	0x600A    STR	R2, [R1, #0]
0x0776	0xBF00    NOP
0x0778	0x2201    MOVS	R2, #1
0x077A	0xB252    SXTB	R2, R2
0x077C	0x4903    LDR	R1, [PC, #12]
0x077E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 74 :: 		}
L_end_TFT_Set_Index:
0x0780	0xF8DDE000  LDR	LR, [SP, #0]
0x0784	0xB001    ADD	SP, SP, #4
0x0786	0x4770    BX	LR
0x0788	0x02B04242  	TFT_RS+0
0x078C	0x02AC4242  	TFT_WR+0
; end of _TFT_Set_Index
__Lib_TFT_Defs_Write_to_Port:
;__Lib_TFT_Defs.c, 50 :: 		static void Write_to_Port(char value) {
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
;__Lib_TFT_Defs.c, 53 :: 		temp &= 0xFF00;
0x02D4	0x4A04    LDR	R2, [PC, #16]
0x02D6	0x8811    LDRH	R1, [R2, #0]
0x02D8	0xF401417F  AND	R1, R1, #65280
0x02DC	0xB289    UXTH	R1, R1
;__Lib_TFT_Defs.c, 54 :: 		TFT_DataPort = value | temp;
0x02DE	0xEA400101  ORR	R1, R0, R1, LSL #0
; value end address is: 0 (R0)
0x02E2	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 55 :: 		}
L_end_Write_to_Port:
0x02E4	0x4770    BX	LR
0x02E6	0xBF00    NOP
0x02E8	0x10144002  	TFT_DataPort+0
; end of __Lib_TFT_Defs_Write_to_Port
_TFT_Write_Command:
;__Lib_TFT_Defs.c, 80 :: 		void TFT_Write_Command(unsigned short cmd) {
; cmd start address is: 0 (R0)
0x05D4	0xB081    SUB	SP, SP, #4
0x05D6	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;__Lib_TFT_Defs.c, 81 :: 		TFT_RS = 1;
0x05DA	0x2201    MOVS	R2, #1
0x05DC	0xB252    SXTB	R2, R2
0x05DE	0x4908    LDR	R1, [PC, #32]
0x05E0	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 82 :: 		Write_to_Port(cmd);
; cmd end address is: 0 (R0)
0x05E2	0xF7FFFE77  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 83 :: 		TFT_Write_Strobe();
0x05E6	0x2200    MOVS	R2, #0
0x05E8	0xB252    SXTB	R2, R2
0x05EA	0x4906    LDR	R1, [PC, #24]
0x05EC	0x600A    STR	R2, [R1, #0]
0x05EE	0xBF00    NOP
0x05F0	0x2201    MOVS	R2, #1
0x05F2	0xB252    SXTB	R2, R2
0x05F4	0x4903    LDR	R1, [PC, #12]
0x05F6	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 84 :: 		}
L_end_TFT_Write_Command:
0x05F8	0xF8DDE000  LDR	LR, [SP, #0]
0x05FC	0xB001    ADD	SP, SP, #4
0x05FE	0x4770    BX	LR
0x0600	0x02B04242  	TFT_RS+0
0x0604	0x02AC4242  	TFT_WR+0
; end of _TFT_Write_Command
_TFT_SSD1963_8bit_Set_Index:
;__Lib_TFT_Defs.c, 3239 :: 		void TFT_SSD1963_8bit_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x03BC	0xB082    SUB	SP, SP, #8
0x03BE	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3240 :: 		Delay_1us(); Delay_1us();
0x03C2	0xF7FFFEE1  BL	_Delay_1us+0
0x03C6	0xF7FFFEDF  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3241 :: 		TFT_CS = 0;
0x03CA	0x2300    MOVS	R3, #0
0x03CC	0xB25B    SXTB	R3, R3
0x03CE	0x490C    LDR	R1, [PC, #48]
0x03D0	0x9101    STR	R1, [SP, #4]
0x03D2	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3242 :: 		TFT_RD = 1;
0x03D4	0x2201    MOVS	R2, #1
0x03D6	0xB252    SXTB	R2, R2
0x03D8	0x490A    LDR	R1, [PC, #40]
0x03DA	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3243 :: 		TFT_RS = 0;
0x03DC	0x490A    LDR	R1, [PC, #40]
0x03DE	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3244 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x03E0	0xF7FFFF78  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3245 :: 		TFT_WR = 0;
0x03E4	0x2200    MOVS	R2, #0
0x03E6	0xB252    SXTB	R2, R2
0x03E8	0x4908    LDR	R1, [PC, #32]
0x03EA	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3246 :: 		TFT_WR = 1;
0x03EC	0x2201    MOVS	R2, #1
0x03EE	0xB252    SXTB	R2, R2
0x03F0	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3247 :: 		TFT_CS = 1;
0x03F2	0x9901    LDR	R1, [SP, #4]
0x03F4	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3248 :: 		}
L_end_TFT_SSD1963_8bit_Set_Index:
0x03F6	0xF8DDE000  LDR	LR, [SP, #0]
0x03FA	0xB002    ADD	SP, SP, #8
0x03FC	0x4770    BX	LR
0x03FE	0xBF00    NOP
0x0400	0x02BC4242  	TFT_CS+0
0x0404	0x02A84242  	TFT_RD+0
0x0408	0x02B04242  	TFT_RS+0
0x040C	0x02AC4242  	TFT_WR+0
; end of _TFT_SSD1963_8bit_Set_Index
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0188	0xF2400703  MOVW	R7, #3
0x018C	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0190	0x1E7F    SUBS	R7, R7, #1
0x0192	0xD1FD    BNE	L_Delay_1us0
0x0194	0xBF00    NOP
0x0196	0xBF00    NOP
0x0198	0xBF00    NOP
0x019A	0xBF00    NOP
0x019C	0xBF00    NOP
0x019E	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x01A0	0x4770    BX	LR
; end of _Delay_1us
_TFT_SSD1963YT_8bit_Write_Command:
;__Lib_TFT_Defs.c, 3254 :: 		void TFT_SSD1963YT_8bit_Write_Command(unsigned char command) {
; command start address is: 0 (R0)
0x0410	0xB082    SUB	SP, SP, #8
0x0412	0xF8CDE000  STR	LR, [SP, #0]
; command end address is: 0 (R0)
; command start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3255 :: 		TFT_CS = 0;
0x0416	0x2200    MOVS	R2, #0
0x0418	0xB252    SXTB	R2, R2
0x041A	0x490E    LDR	R1, [PC, #56]
0x041C	0x9101    STR	R1, [SP, #4]
0x041E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3256 :: 		TFT_RD = 1;
0x0420	0x2201    MOVS	R2, #1
0x0422	0xB252    SXTB	R2, R2
0x0424	0x490C    LDR	R1, [PC, #48]
0x0426	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3257 :: 		TFT_RS = 1;
0x0428	0x490C    LDR	R1, [PC, #48]
0x042A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3258 :: 		Write_to_Port(command);
; command end address is: 0 (R0)
0x042C	0xF7FFFF52  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3259 :: 		TFT_WR = 0;
0x0430	0x2200    MOVS	R2, #0
0x0432	0xB252    SXTB	R2, R2
0x0434	0x490A    LDR	R1, [PC, #40]
0x0436	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3260 :: 		TFT_WR = 1;
0x0438	0x2201    MOVS	R2, #1
0x043A	0xB252    SXTB	R2, R2
0x043C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3261 :: 		TFT_CS = 1;
0x043E	0x9901    LDR	R1, [SP, #4]
0x0440	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3262 :: 		Delay_1us(); Delay_1us();
0x0442	0xF7FFFEA1  BL	_Delay_1us+0
0x0446	0xF7FFFE9F  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3263 :: 		}
L_end_TFT_SSD1963YT_8bit_Write_Command:
0x044A	0xF8DDE000  LDR	LR, [SP, #0]
0x044E	0xB002    ADD	SP, SP, #8
0x0450	0x4770    BX	LR
0x0452	0xBF00    NOP
0x0454	0x02BC4242  	TFT_CS+0
0x0458	0x02A84242  	TFT_RD+0
0x045C	0x02B04242  	TFT_RS+0
0x0460	0x02AC4242  	TFT_WR+0
; end of _TFT_SSD1963YT_8bit_Write_Command
__Lib_TFT_Defs_TFT_Set_Pin_Directions:
;__Lib_TFT_Defs.c, 102 :: 		static void TFT_Set_Pin_Directions() {
0x02F8	0xB081    SUB	SP, SP, #4
0x02FA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 105 :: 		MOVW  R0, #lo_addr(TFT_RST)
0x02FE	0xF2410014  MOVW	R0, #lo_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 106 :: 		MOVT  R0, #hi_addr(TFT_RST)
0x0302	0xF2C40002  MOVT	R0, #hi_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 107 :: 		MOV   R1, #1
0x0306	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 108 :: 		LSL   R1, R1, #bitPos(TFT_RST)
0x030A	0xEA4F2101  LSL	R1, R1, BitPos(TFT_RST+0)
;__Lib_TFT_Defs.c, 110 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x030E	0x4A25    LDR	R2, [PC, #148]
0x0310	0xB289    UXTH	R1, R1
0x0312	0xF000FA4B  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 113 :: 		TFT_RST = 0;
0x0316	0x2100    MOVS	R1, #0
0x0318	0xB249    SXTB	R1, R1
0x031A	0x4823    LDR	R0, [PC, #140]
0x031C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 117 :: 		MOVW  R0, #lo_addr(TFT_RS)
0x031E	0xF2410014  MOVW	R0, #lo_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 118 :: 		MOVT  R0, #hi_addr(TFT_RS)
0x0322	0xF2C40002  MOVT	R0, #hi_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 119 :: 		MOV   R1, #1
0x0326	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 120 :: 		LSL   R1, R1, #bitPos(TFT_RS)
0x032A	0xEA4F3101  LSL	R1, R1, BitPos(TFT_RS+0)
;__Lib_TFT_Defs.c, 122 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x032E	0x4A1D    LDR	R2, [PC, #116]
0x0330	0xB289    UXTH	R1, R1
0x0332	0xF000FA3B  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 125 :: 		TFT_RS = 1;
0x0336	0x2101    MOVS	R1, #1
0x0338	0xB249    SXTB	R1, R1
0x033A	0x481C    LDR	R0, [PC, #112]
0x033C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 129 :: 		MOVW  R0, #lo_addr(TFT_CS)
0x033E	0xF2410014  MOVW	R0, #lo_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 130 :: 		MOVT  R0, #hi_addr(TFT_CS)
0x0342	0xF2C40002  MOVT	R0, #hi_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 131 :: 		MOV   R1, #1
0x0346	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 132 :: 		LSL   R1, R1, #bitPos(TFT_CS)
0x034A	0xEA4F31C1  LSL	R1, R1, BitPos(TFT_CS+0)
;__Lib_TFT_Defs.c, 134 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x034E	0x4A15    LDR	R2, [PC, #84]
0x0350	0xB289    UXTH	R1, R1
0x0352	0xF000FA2B  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 137 :: 		TFT_CS = 1;
0x0356	0x2101    MOVS	R1, #1
0x0358	0xB249    SXTB	R1, R1
0x035A	0x4815    LDR	R0, [PC, #84]
0x035C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 141 :: 		MOVW  R0, #lo_addr(TFT_RD)
0x035E	0xF2410014  MOVW	R0, #lo_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 142 :: 		MOVT  R0, #hi_addr(TFT_RD)
0x0362	0xF2C40002  MOVT	R0, #hi_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 143 :: 		MOV   R1, #1
0x0366	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 144 :: 		LSL   R1, R1, #bitPos(TFT_RD)
0x036A	0xEA4F2181  LSL	R1, R1, BitPos(TFT_RD+0)
;__Lib_TFT_Defs.c, 146 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x036E	0x4A0D    LDR	R2, [PC, #52]
0x0370	0xB289    UXTH	R1, R1
0x0372	0xF000FA1B  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 150 :: 		MOVW  R0, #lo_addr(TFT_WR)
0x0376	0xF2410014  MOVW	R0, #lo_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 151 :: 		MOVT  R0, #hi_addr(TFT_WR)
0x037A	0xF2C40002  MOVT	R0, #hi_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 152 :: 		MOV   R1, #1
0x037E	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 153 :: 		LSL   R1, R1, #bitPos(TFT_WR)
0x0382	0xEA4F21C1  LSL	R1, R1, BitPos(TFT_WR+0)
;__Lib_TFT_Defs.c, 155 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x0386	0x4A07    LDR	R2, [PC, #28]
0x0388	0xB289    UXTH	R1, R1
0x038A	0xF000FA0F  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 157 :: 		TFT_RD = 1;
0x038E	0x2101    MOVS	R1, #1
0x0390	0xB249    SXTB	R1, R1
0x0392	0x4808    LDR	R0, [PC, #32]
0x0394	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 158 :: 		TFT_WR = 1;
0x0396	0x4808    LDR	R0, [PC, #32]
0x0398	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 159 :: 		}
L_end_TFT_Set_Pin_Directions:
0x039A	0xF8DDE000  LDR	LR, [SP, #0]
0x039E	0xB001    ADD	SP, SP, #4
0x03A0	0x4770    BX	LR
0x03A2	0xBF00    NOP
0x03A4	0x00140008  	#524308
0x03A8	0x02A04242  	TFT_RST+0
0x03AC	0x02B04242  	TFT_RS+0
0x03B0	0x02BC4242  	TFT_CS+0
0x03B4	0x02A84242  	TFT_RD+0
0x03B8	0x02AC4242  	TFT_WR+0
; end of __Lib_TFT_Defs_TFT_Set_Pin_Directions
__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input:
;__Lib_TFT_Defs.c, 179 :: 		static void TFT_Set_DataPort_Direction_Input() {
0x0464	0xB082    SUB	SP, SP, #8
0x0466	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 181 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x046A	0xF2410114  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 182 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x046E	0xF2C40102  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 186 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_INPUT);
0x0472	0x4806    LDR	R0, [PC, #24]
0x0474	0x8800    LDRH	R0, [R0, #0]
0x0476	0x9101    STR	R1, [SP, #4]
0x0478	0xF04F0242  MOV	R2, #66
0x047C	0xB281    UXTH	R1, R0
0x047E	0x9801    LDR	R0, [SP, #4]
0x0480	0xF000F994  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 187 :: 		}
L_end_TFT_Set_DataPort_Direction_Input:
0x0484	0xF8DDE000  LDR	LR, [SP, #0]
0x0488	0xB002    ADD	SP, SP, #8
0x048A	0x4770    BX	LR
0x048C	0x00942000  	__Lib_TFT_Defs___controller+0
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
__Lib_TFT_Defs_Read_From_Port:
;__Lib_TFT_Defs.c, 57 :: 		static unsigned int Read_From_Port() {
;__Lib_TFT_Defs.c, 60 :: 		dataPort = (unsigned int*)(&TFT_DataPort - 2);
0x0558	0x2104    MOVS	R1, #4
0x055A	0x480B    LDR	R0, [PC, #44]
0x055C	0x1A40    SUB	R0, R0, R1
; dataPort start address is: 8 (R2)
0x055E	0x4602    MOV	R2, R0
;__Lib_TFT_Defs.c, 61 :: 		TFT_RS = 1;
0x0560	0x2101    MOVS	R1, #1
0x0562	0xB249    SXTB	R1, R1
0x0564	0x4809    LDR	R0, [PC, #36]
0x0566	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 62 :: 		TFT_Read_Strobe();
0x0568	0x2100    MOVS	R1, #0
0x056A	0xB249    SXTB	R1, R1
0x056C	0x4808    LDR	R0, [PC, #32]
0x056E	0x6001    STR	R1, [R0, #0]
0x0570	0xBF00    NOP
0x0572	0xBF00    NOP
0x0574	0xBF00    NOP
0x0576	0xBF00    NOP
0x0578	0xBF00    NOP
0x057A	0x2101    MOVS	R1, #1
0x057C	0xB249    SXTB	R1, R1
0x057E	0x4804    LDR	R0, [PC, #16]
0x0580	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 63 :: 		return *dataPort;
0x0582	0x8810    LDRH	R0, [R2, #0]
; dataPort end address is: 8 (R2)
;__Lib_TFT_Defs.c, 64 :: 		}
L_end_Read_From_Port:
0x0584	0x4770    BX	LR
0x0586	0xBF00    NOP
0x0588	0x10144002  	TFT_DataPort+0
0x058C	0x02B04242  	TFT_RS+0
0x0590	0x02A84242  	TFT_RD+0
; end of __Lib_TFT_Defs_Read_From_Port
__Lib_TFT_Defs_TFT_Reset_ST7789V:
;__Lib_TFT_Defs.c, 1862 :: 		static void TFT_Reset_ST7789V() {
0x0F28	0xB081    SUB	SP, SP, #4
0x0F2A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 1863 :: 		TFT_Set_Pin_Directions();
0x0F2E	0xF7FFF9E3  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 1864 :: 		TFT_RST = 1;
0x0F32	0x2101    MOVS	R1, #1
0x0F34	0xB249    SXTB	R1, R1
0x0F36	0x4894    LDR	R0, [PC, #592]
0x0F38	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1865 :: 		Delay_10ms();
0x0F3A	0xF7FFFB2D  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1866 :: 		TFT_RST = 0;
0x0F3E	0x2100    MOVS	R1, #0
0x0F40	0xB249    SXTB	R1, R1
0x0F42	0x4891    LDR	R0, [PC, #580]
0x0F44	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1867 :: 		Delay_100ms();
0x0F46	0xF7FFFB37  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1868 :: 		TFT_RST = 1;
0x0F4A	0x2101    MOVS	R1, #1
0x0F4C	0xB249    SXTB	R1, R1
0x0F4E	0x488E    LDR	R0, [PC, #568]
0x0F50	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1869 :: 		Delay_100ms(); Delay_10ms(); Delay_10ms();
0x0F52	0xF7FFFB31  BL	_Delay_100ms+0
0x0F56	0xF7FFFB1F  BL	_Delay_10ms+0
0x0F5A	0xF7FFFB1D  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1870 :: 		TFT_CS = 0;
0x0F5E	0x2100    MOVS	R1, #0
0x0F60	0xB249    SXTB	R1, R1
0x0F62	0x488A    LDR	R0, [PC, #552]
0x0F64	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1872 :: 		TFT_Set_Index_Ptr(0x11);
0x0F66	0x2011    MOVS	R0, #17
0x0F68	0x4C89    LDR	R4, [PC, #548]
0x0F6A	0x6824    LDR	R4, [R4, #0]
0x0F6C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1873 :: 		Delay_100ms();      //Delay 120ms
0x0F6E	0xF7FFFB23  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1874 :: 		Delay_10ms(); Delay_10ms();
0x0F72	0xF7FFFB11  BL	_Delay_10ms+0
0x0F76	0xF7FFFB0F  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1876 :: 		TFT_Set_Index_Ptr(0x36);
0x0F7A	0x2036    MOVS	R0, #54
0x0F7C	0x4C84    LDR	R4, [PC, #528]
0x0F7E	0x6824    LDR	R4, [R4, #0]
0x0F80	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1877 :: 		TFT_Write_Command_Ptr(0x00);
0x0F82	0x2000    MOVS	R0, #0
0x0F84	0x4C83    LDR	R4, [PC, #524]
0x0F86	0x6824    LDR	R4, [R4, #0]
0x0F88	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1879 :: 		TFT_Set_Index_Ptr(0x3a);
0x0F8A	0x203A    MOVS	R0, #58
0x0F8C	0x4C80    LDR	R4, [PC, #512]
0x0F8E	0x6824    LDR	R4, [R4, #0]
0x0F90	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1880 :: 		TFT_Write_Command_Ptr(0x05);  //65k
0x0F92	0x2005    MOVS	R0, #5
0x0F94	0x4C7F    LDR	R4, [PC, #508]
0x0F96	0x6824    LDR	R4, [R4, #0]
0x0F98	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1882 :: 		TFT_Set_Index_Ptr(0xb2);
0x0F9A	0x20B2    MOVS	R0, #178
0x0F9C	0x4C7C    LDR	R4, [PC, #496]
0x0F9E	0x6824    LDR	R4, [R4, #0]
0x0FA0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1883 :: 		TFT_Write_Command_Ptr(0x0c);
0x0FA2	0x200C    MOVS	R0, #12
0x0FA4	0x4C7B    LDR	R4, [PC, #492]
0x0FA6	0x6824    LDR	R4, [R4, #0]
0x0FA8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1884 :: 		TFT_Write_Command_Ptr(0x0c);
0x0FAA	0x200C    MOVS	R0, #12
0x0FAC	0x4C79    LDR	R4, [PC, #484]
0x0FAE	0x6824    LDR	R4, [R4, #0]
0x0FB0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1885 :: 		TFT_Write_Command_Ptr(0x00);
0x0FB2	0x2000    MOVS	R0, #0
0x0FB4	0x4C77    LDR	R4, [PC, #476]
0x0FB6	0x6824    LDR	R4, [R4, #0]
0x0FB8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1886 :: 		TFT_Write_Command_Ptr(0x33);
0x0FBA	0x2033    MOVS	R0, #51
0x0FBC	0x4C75    LDR	R4, [PC, #468]
0x0FBE	0x6824    LDR	R4, [R4, #0]
0x0FC0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1887 :: 		TFT_Write_Command_Ptr(0x33);
0x0FC2	0x2033    MOVS	R0, #51
0x0FC4	0x4C73    LDR	R4, [PC, #460]
0x0FC6	0x6824    LDR	R4, [R4, #0]
0x0FC8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1889 :: 		TFT_Set_Index_Ptr(0xb7);
0x0FCA	0x20B7    MOVS	R0, #183
0x0FCC	0x4C70    LDR	R4, [PC, #448]
0x0FCE	0x6824    LDR	R4, [R4, #0]
0x0FD0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1890 :: 		TFT_Write_Command_Ptr(0x70);
0x0FD2	0x2070    MOVS	R0, #112
0x0FD4	0x4C6F    LDR	R4, [PC, #444]
0x0FD6	0x6824    LDR	R4, [R4, #0]
0x0FD8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1893 :: 		TFT_Set_Index_Ptr(0xbb);
0x0FDA	0x20BB    MOVS	R0, #187
0x0FDC	0x4C6C    LDR	R4, [PC, #432]
0x0FDE	0x6824    LDR	R4, [R4, #0]
0x0FE0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1894 :: 		TFT_Write_Command_Ptr(0x1B);//VCOM
0x0FE2	0x201B    MOVS	R0, #27
0x0FE4	0x4C6B    LDR	R4, [PC, #428]
0x0FE6	0x6824    LDR	R4, [R4, #0]
0x0FE8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1896 :: 		TFT_Set_Index_Ptr(0xc0);
0x0FEA	0x20C0    MOVS	R0, #192
0x0FEC	0x4C68    LDR	R4, [PC, #416]
0x0FEE	0x6824    LDR	R4, [R4, #0]
0x0FF0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1897 :: 		TFT_Write_Command_Ptr(0x2c);
0x0FF2	0x202C    MOVS	R0, #44
0x0FF4	0x4C67    LDR	R4, [PC, #412]
0x0FF6	0x6824    LDR	R4, [R4, #0]
0x0FF8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1899 :: 		TFT_Set_Index_Ptr(0xc2);
0x0FFA	0x20C2    MOVS	R0, #194
0x0FFC	0x4C64    LDR	R4, [PC, #400]
0x0FFE	0x6824    LDR	R4, [R4, #0]
0x1000	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1900 :: 		TFT_Write_Command_Ptr(0x01);
0x1002	0x2001    MOVS	R0, #1
0x1004	0x4C63    LDR	R4, [PC, #396]
0x1006	0x6824    LDR	R4, [R4, #0]
0x1008	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1902 :: 		TFT_Set_Index_Ptr(0xc3);
0x100A	0x20C3    MOVS	R0, #195
0x100C	0x4C60    LDR	R4, [PC, #384]
0x100E	0x6824    LDR	R4, [R4, #0]
0x1010	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1903 :: 		TFT_Write_Command_Ptr(0x0B);
0x1012	0x200B    MOVS	R0, #11
0x1014	0x4C5F    LDR	R4, [PC, #380]
0x1016	0x6824    LDR	R4, [R4, #0]
0x1018	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1905 :: 		TFT_Set_Index_Ptr(0xc4);
0x101A	0x20C4    MOVS	R0, #196
0x101C	0x4C5C    LDR	R4, [PC, #368]
0x101E	0x6824    LDR	R4, [R4, #0]
0x1020	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1906 :: 		TFT_Write_Command_Ptr(0x27);
0x1022	0x2027    MOVS	R0, #39
0x1024	0x4C5B    LDR	R4, [PC, #364]
0x1026	0x6824    LDR	R4, [R4, #0]
0x1028	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1908 :: 		TFT_Set_Index_Ptr(0xc6);
0x102A	0x20C6    MOVS	R0, #198
0x102C	0x4C58    LDR	R4, [PC, #352]
0x102E	0x6824    LDR	R4, [R4, #0]
0x1030	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1909 :: 		TFT_Write_Command_Ptr(0x0f);
0x1032	0x200F    MOVS	R0, #15
0x1034	0x4C57    LDR	R4, [PC, #348]
0x1036	0x6824    LDR	R4, [R4, #0]
0x1038	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1911 :: 		TFT_Set_Index_Ptr(0xd0);
0x103A	0x20D0    MOVS	R0, #208
0x103C	0x4C54    LDR	R4, [PC, #336]
0x103E	0x6824    LDR	R4, [R4, #0]
0x1040	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1912 :: 		TFT_Write_Command_Ptr(0xa4);
0x1042	0x20A4    MOVS	R0, #164
0x1044	0x4C53    LDR	R4, [PC, #332]
0x1046	0x6824    LDR	R4, [R4, #0]
0x1048	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1913 :: 		TFT_Write_Command_Ptr(0xA1);
0x104A	0x20A1    MOVS	R0, #161
0x104C	0x4C51    LDR	R4, [PC, #324]
0x104E	0x6824    LDR	R4, [R4, #0]
0x1050	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1915 :: 		TFT_Set_Index_Ptr(0xe0);
0x1052	0x20E0    MOVS	R0, #224
0x1054	0x4C4E    LDR	R4, [PC, #312]
0x1056	0x6824    LDR	R4, [R4, #0]
0x1058	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1916 :: 		TFT_Write_Command_Ptr(0xD0);
0x105A	0x20D0    MOVS	R0, #208
0x105C	0x4C4D    LDR	R4, [PC, #308]
0x105E	0x6824    LDR	R4, [R4, #0]
0x1060	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1917 :: 		TFT_Write_Command_Ptr(0x06);
0x1062	0x2006    MOVS	R0, #6
0x1064	0x4C4B    LDR	R4, [PC, #300]
0x1066	0x6824    LDR	R4, [R4, #0]
0x1068	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1918 :: 		TFT_Write_Command_Ptr(0x0B);
0x106A	0x200B    MOVS	R0, #11
0x106C	0x4C49    LDR	R4, [PC, #292]
0x106E	0x6824    LDR	R4, [R4, #0]
0x1070	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1919 :: 		TFT_Write_Command_Ptr(0x09);
0x1072	0x2009    MOVS	R0, #9
0x1074	0x4C47    LDR	R4, [PC, #284]
0x1076	0x6824    LDR	R4, [R4, #0]
0x1078	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1920 :: 		TFT_Write_Command_Ptr(0x08);
0x107A	0x2008    MOVS	R0, #8
0x107C	0x4C45    LDR	R4, [PC, #276]
0x107E	0x6824    LDR	R4, [R4, #0]
0x1080	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1921 :: 		TFT_Write_Command_Ptr(0x30);
0x1082	0x2030    MOVS	R0, #48
0x1084	0x4C43    LDR	R4, [PC, #268]
0x1086	0x6824    LDR	R4, [R4, #0]
0x1088	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1922 :: 		TFT_Write_Command_Ptr(0x30);
0x108A	0x2030    MOVS	R0, #48
0x108C	0x4C41    LDR	R4, [PC, #260]
0x108E	0x6824    LDR	R4, [R4, #0]
0x1090	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1923 :: 		TFT_Write_Command_Ptr(0x5B);
0x1092	0x205B    MOVS	R0, #91
0x1094	0x4C3F    LDR	R4, [PC, #252]
0x1096	0x6824    LDR	R4, [R4, #0]
0x1098	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1924 :: 		TFT_Write_Command_Ptr(0x4B);
0x109A	0x204B    MOVS	R0, #75
0x109C	0x4C3D    LDR	R4, [PC, #244]
0x109E	0x6824    LDR	R4, [R4, #0]
0x10A0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1925 :: 		TFT_Write_Command_Ptr(0x18);
0x10A2	0x2018    MOVS	R0, #24
0x10A4	0x4C3B    LDR	R4, [PC, #236]
0x10A6	0x6824    LDR	R4, [R4, #0]
0x10A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1926 :: 		TFT_Write_Command_Ptr(0x14);
0x10AA	0x2014    MOVS	R0, #20
0x10AC	0x4C39    LDR	R4, [PC, #228]
0x10AE	0x6824    LDR	R4, [R4, #0]
0x10B0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1927 :: 		TFT_Write_Command_Ptr(0x14);
0x10B2	0x2014    MOVS	R0, #20
0x10B4	0x4C37    LDR	R4, [PC, #220]
0x10B6	0x6824    LDR	R4, [R4, #0]
0x10B8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1928 :: 		TFT_Write_Command_Ptr(0x2C);
0x10BA	0x202C    MOVS	R0, #44
0x10BC	0x4C35    LDR	R4, [PC, #212]
0x10BE	0x6824    LDR	R4, [R4, #0]
0x10C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1929 :: 		TFT_Write_Command_Ptr(0x32);
0x10C2	0x2032    MOVS	R0, #50
0x10C4	0x4C33    LDR	R4, [PC, #204]
0x10C6	0x6824    LDR	R4, [R4, #0]
0x10C8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1931 :: 		TFT_Set_Index_Ptr(0xe1);
0x10CA	0x20E1    MOVS	R0, #225
0x10CC	0x4C30    LDR	R4, [PC, #192]
0x10CE	0x6824    LDR	R4, [R4, #0]
0x10D0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1932 :: 		TFT_Write_Command_Ptr(0xD0);
0x10D2	0x20D0    MOVS	R0, #208
0x10D4	0x4C2F    LDR	R4, [PC, #188]
0x10D6	0x6824    LDR	R4, [R4, #0]
0x10D8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1933 :: 		TFT_Write_Command_Ptr(0x05);
0x10DA	0x2005    MOVS	R0, #5
0x10DC	0x4C2D    LDR	R4, [PC, #180]
0x10DE	0x6824    LDR	R4, [R4, #0]
0x10E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1934 :: 		TFT_Write_Command_Ptr(0x0A);
0x10E2	0x200A    MOVS	R0, #10
0x10E4	0x4C2B    LDR	R4, [PC, #172]
0x10E6	0x6824    LDR	R4, [R4, #0]
0x10E8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1935 :: 		TFT_Write_Command_Ptr(0x0A);
0x10EA	0x200A    MOVS	R0, #10
0x10EC	0x4C29    LDR	R4, [PC, #164]
0x10EE	0x6824    LDR	R4, [R4, #0]
0x10F0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1936 :: 		TFT_Write_Command_Ptr(0x07);
0x10F2	0x2007    MOVS	R0, #7
0x10F4	0x4C27    LDR	R4, [PC, #156]
0x10F6	0x6824    LDR	R4, [R4, #0]
0x10F8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1937 :: 		TFT_Write_Command_Ptr(0x28);
0x10FA	0x2028    MOVS	R0, #40
0x10FC	0x4C25    LDR	R4, [PC, #148]
0x10FE	0x6824    LDR	R4, [R4, #0]
0x1100	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1938 :: 		TFT_Write_Command_Ptr(0x32);
0x1102	0x2032    MOVS	R0, #50
0x1104	0x4C23    LDR	R4, [PC, #140]
0x1106	0x6824    LDR	R4, [R4, #0]
0x1108	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1939 :: 		TFT_Write_Command_Ptr(0x2C);
0x110A	0x202C    MOVS	R0, #44
0x110C	0x4C21    LDR	R4, [PC, #132]
0x110E	0x6824    LDR	R4, [R4, #0]
0x1110	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1940 :: 		TFT_Write_Command_Ptr(0x49);
0x1112	0x2049    MOVS	R0, #73
0x1114	0x4C1F    LDR	R4, [PC, #124]
0x1116	0x6824    LDR	R4, [R4, #0]
0x1118	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1941 :: 		TFT_Write_Command_Ptr(0x18);
0x111A	0x2018    MOVS	R0, #24
0x111C	0x4C1D    LDR	R4, [PC, #116]
0x111E	0x6824    LDR	R4, [R4, #0]
0x1120	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1942 :: 		TFT_Write_Command_Ptr(0x13);
0x1122	0x2013    MOVS	R0, #19
0x1124	0x4C1B    LDR	R4, [PC, #108]
0x1126	0x6824    LDR	R4, [R4, #0]
0x1128	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1943 :: 		TFT_Write_Command_Ptr(0x13);
0x112A	0x2013    MOVS	R0, #19
0x112C	0x4C19    LDR	R4, [PC, #100]
0x112E	0x6824    LDR	R4, [R4, #0]
0x1130	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1944 :: 		TFT_Write_Command_Ptr(0x2C);
0x1132	0x202C    MOVS	R0, #44
0x1134	0x4C17    LDR	R4, [PC, #92]
0x1136	0x6824    LDR	R4, [R4, #0]
0x1138	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1945 :: 		TFT_Write_Command_Ptr(0x33);
0x113A	0x2033    MOVS	R0, #51
0x113C	0x4C15    LDR	R4, [PC, #84]
0x113E	0x6824    LDR	R4, [R4, #0]
0x1140	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1947 :: 		TFT_Set_Index_Ptr(0x21); //·´ÏÔ
0x1142	0x2021    MOVS	R0, #33
0x1144	0x4C12    LDR	R4, [PC, #72]
0x1146	0x6824    LDR	R4, [R4, #0]
0x1148	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1949 :: 		TFT_Set_Index_Ptr(0x2A); // Column Address Set
0x114A	0x202A    MOVS	R0, #42
0x114C	0x4C10    LDR	R4, [PC, #64]
0x114E	0x6824    LDR	R4, [R4, #0]
0x1150	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1950 :: 		TFT_Write_Command_Ptr(0x00);
0x1152	0x2000    MOVS	R0, #0
0x1154	0x4C0F    LDR	R4, [PC, #60]
0x1156	0x6824    LDR	R4, [R4, #0]
0x1158	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1951 :: 		TFT_Write_Command_Ptr(0x00);
0x115A	0x2000    MOVS	R0, #0
0x115C	0x4C0D    LDR	R4, [PC, #52]
0x115E	0x6824    LDR	R4, [R4, #0]
0x1160	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1952 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH >> 8);
0x1162	0x480D    LDR	R0, [PC, #52]
0x1164	0x8800    LDRH	R0, [R0, #0]
0x1166	0x0A04    LSRS	R4, R0, #8
0x1168	0xB2E0    UXTB	R0, R4
0x116A	0x4C0A    LDR	R4, [PC, #40]
0x116C	0x6824    LDR	R4, [R4, #0]
0x116E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1953 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH);
0x1170	0x4809    LDR	R0, [PC, #36]
0x1172	0x8804    LDRH	R4, [R0, #0]
0x1174	0xB2E0    UXTB	R0, R4
0x1176	0x4C07    LDR	R4, [PC, #28]
0x1178	0x6824    LDR	R4, [R4, #0]
0x117A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1954 :: 		TFT_Set_Index_Ptr(0x2B); //Row Address Set
0x117C	0x202B    MOVS	R0, #43
0x117E	0x4C04    LDR	R4, [PC, #16]
0x1180	0x6824    LDR	R4, [R4, #0]
0x1182	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1955 :: 		TFT_Write_Command_Ptr(0x00);
0x1184	0x2000    MOVS	R0, #0
0x1186	0xE009    B	#18
0x1188	0x02A04242  	TFT_RST+0
0x118C	0x02BC4242  	TFT_CS+0
0x1190	0x00E42000  	_TFT_Set_Index_Ptr+0
0x1194	0x00E82000  	_TFT_Write_Command_Ptr+0
0x1198	0x00962000  	_TFT_DISP_WIDTH+0
0x119C	0x4C22    LDR	R4, [PC, #136]
0x119E	0x6824    LDR	R4, [R4, #0]
0x11A0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1956 :: 		TFT_Write_Command_Ptr(0x00);
0x11A2	0x2000    MOVS	R0, #0
0x11A4	0x4C20    LDR	R4, [PC, #128]
0x11A6	0x6824    LDR	R4, [R4, #0]
0x11A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1957 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT >> 8);
0x11AA	0x4820    LDR	R0, [PC, #128]
0x11AC	0x8800    LDRH	R0, [R0, #0]
0x11AE	0x0A04    LSRS	R4, R0, #8
0x11B0	0xB2E0    UXTB	R0, R4
0x11B2	0x4C1D    LDR	R4, [PC, #116]
0x11B4	0x6824    LDR	R4, [R4, #0]
0x11B6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1958 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT);
0x11B8	0x481C    LDR	R0, [PC, #112]
0x11BA	0x8804    LDRH	R4, [R0, #0]
0x11BC	0xB2E0    UXTB	R0, R4
0x11BE	0x4C1A    LDR	R4, [PC, #104]
0x11C0	0x6824    LDR	R4, [R4, #0]
0x11C2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1960 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x11C4	0x2036    MOVS	R0, #54
0x11C6	0x4C1A    LDR	R4, [PC, #104]
0x11C8	0x6824    LDR	R4, [R4, #0]
0x11CA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1961 :: 		if (TFT_Disp_Rotation == 90) {
0x11CC	0x4819    LDR	R0, [PC, #100]
0x11CE	0x7800    LDRB	R0, [R0, #0]
0x11D0	0x285A    CMP	R0, #90
0x11D2	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ST7789V97
;__Lib_TFT_Defs.c, 1962 :: 		if (Is_TFT_Rotated_180())
0x11D4	0xF7FFF9BA  BL	_Is_TFT_Rotated_180+0
0x11D8	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V98
;__Lib_TFT_Defs.c, 1963 :: 		TFT_Write_Command_Ptr (0xC0);
0x11DA	0x20C0    MOVS	R0, #192
0x11DC	0x4C12    LDR	R4, [PC, #72]
0x11DE	0x6824    LDR	R4, [R4, #0]
0x11E0	0x47A0    BLX	R4
0x11E2	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V99
L___Lib_TFT_Defs_TFT_Reset_ST7789V98:
;__Lib_TFT_Defs.c, 1965 :: 		TFT_Write_Command_Ptr (0x00);
0x11E4	0x2000    MOVS	R0, #0
0x11E6	0x4C10    LDR	R4, [PC, #64]
0x11E8	0x6824    LDR	R4, [R4, #0]
0x11EA	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V99:
;__Lib_TFT_Defs.c, 1966 :: 		} else {
0x11EC	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V100
L___Lib_TFT_Defs_TFT_Reset_ST7789V97:
;__Lib_TFT_Defs.c, 1967 :: 		if (Is_TFT_Rotated_180())
0x11EE	0xF7FFF9AD  BL	_Is_TFT_Rotated_180+0
0x11F2	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V101
;__Lib_TFT_Defs.c, 1968 :: 		TFT_Write_Command_Ptr (0xA0);
0x11F4	0x20A0    MOVS	R0, #160
0x11F6	0x4C0C    LDR	R4, [PC, #48]
0x11F8	0x6824    LDR	R4, [R4, #0]
0x11FA	0x47A0    BLX	R4
0x11FC	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V102
L___Lib_TFT_Defs_TFT_Reset_ST7789V101:
;__Lib_TFT_Defs.c, 1970 :: 		TFT_Write_Command_Ptr (0x60);
0x11FE	0x2060    MOVS	R0, #96
0x1200	0x4C09    LDR	R4, [PC, #36]
0x1202	0x6824    LDR	R4, [R4, #0]
0x1204	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V102:
;__Lib_TFT_Defs.c, 1971 :: 		}
L___Lib_TFT_Defs_TFT_Reset_ST7789V100:
;__Lib_TFT_Defs.c, 1973 :: 		TFT_Set_Index_Ptr(0x29); //display on
0x1206	0x2029    MOVS	R0, #41
0x1208	0x4C09    LDR	R4, [PC, #36]
0x120A	0x6824    LDR	R4, [R4, #0]
0x120C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1974 :: 		TFT_Set_Index_Ptr(0x2c);
0x120E	0x202C    MOVS	R0, #44
0x1210	0x4C07    LDR	R4, [PC, #28]
0x1212	0x6824    LDR	R4, [R4, #0]
0x1214	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1975 :: 		TFT_CS = 1;
0x1216	0x2101    MOVS	R1, #1
0x1218	0xB249    SXTB	R1, R1
0x121A	0x4807    LDR	R0, [PC, #28]
0x121C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1976 :: 		}
L_end_TFT_Reset_ST7789V:
0x121E	0xF8DDE000  LDR	LR, [SP, #0]
0x1222	0xB001    ADD	SP, SP, #4
0x1224	0x4770    BX	LR
0x1226	0xBF00    NOP
0x1228	0x00E82000  	_TFT_Write_Command_Ptr+0
0x122C	0x00A82000  	_TFT_DISP_HEIGHT+0
0x1230	0x00E42000  	_TFT_Set_Index_Ptr+0
0x1234	0x00922000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x1238	0x02BC4242  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ST7789V
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x0598	0xF24D0753  MOVW	R7, #53331
0x059C	0xF2C00700  MOVT	R7, #0
L_Delay_10ms22:
0x05A0	0x1E7F    SUBS	R7, R7, #1
0x05A2	0xD1FD    BNE	L_Delay_10ms22
0x05A4	0xBF00    NOP
0x05A6	0xBF00    NOP
0x05A8	0xBF00    NOP
0x05AA	0xBF00    NOP
0x05AC	0xBF00    NOP
0x05AE	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x05B0	0x4770    BX	LR
; end of _Delay_10ms
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x05B8	0xF2423753  MOVW	R7, #9043
0x05BC	0xF2C00708  MOVT	R7, #8
L_Delay_100ms20:
0x05C0	0x1E7F    SUBS	R7, R7, #1
0x05C2	0xD1FD    BNE	L_Delay_100ms20
0x05C4	0xBF00    NOP
0x05C6	0xBF00    NOP
0x05C8	0xBF00    NOP
0x05CA	0xBF00    NOP
0x05CC	0xBF00    NOP
0x05CE	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x05D0	0x4770    BX	LR
; end of _Delay_100ms
_Is_TFT_Rotated_180:
;__Lib_TFT_Defs.c, 32 :: 		char Is_TFT_Rotated_180() {
;__Lib_TFT_Defs.c, 33 :: 		return TFT_Rotated_180;
0x054C	0x4801    LDR	R0, [PC, #4]
0x054E	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT_Defs.c, 34 :: 		}
L_end_Is_TFT_Rotated_180:
0x0550	0x4770    BX	LR
0x0552	0xBF00    NOP
0x0554	0x00932000  	__Lib_TFT_Defs_TFT_Rotated_180+0
; end of _Is_TFT_Rotated_180
__Lib_TFT_Defs_TFT_Reset_ILI9341:
;__Lib_TFT_Defs.c, 2129 :: 		static void TFT_Reset_ILI9341(){
0x12FC	0xB081    SUB	SP, SP, #4
0x12FE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2130 :: 		TFT_Set_Pin_Directions();
0x1302	0xF7FEFFF9  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2132 :: 		Delay_100ms();
0x1306	0xF7FFF957  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2133 :: 		TFT_RST = 1;
0x130A	0x2101    MOVS	R1, #1
0x130C	0xB249    SXTB	R1, R1
0x130E	0x4895    LDR	R0, [PC, #596]
0x1310	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2134 :: 		Delay_100ms();
0x1312	0xF7FFF951  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2135 :: 		Delay_100ms();
0x1316	0xF7FFF94F  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2137 :: 		TFT_CS = 0;
0x131A	0x2100    MOVS	R1, #0
0x131C	0xB249    SXTB	R1, R1
0x131E	0x4892    LDR	R0, [PC, #584]
0x1320	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2138 :: 		TFT_Set_Index_Ptr(0x01);   // software reset
0x1322	0x2001    MOVS	R0, #1
0x1324	0x4C91    LDR	R4, [PC, #580]
0x1326	0x6824    LDR	R4, [R4, #0]
0x1328	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2139 :: 		Delay_5ms();
0x132A	0xF7FFF8B1  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 2140 :: 		TFT_Set_Index_Ptr(0x28);   // display off
0x132E	0x2028    MOVS	R0, #40
0x1330	0x4C8E    LDR	R4, [PC, #568]
0x1332	0x6824    LDR	R4, [R4, #0]
0x1334	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2142 :: 		TFT_Set_Index_Ptr(0xcf);
0x1336	0x20CF    MOVS	R0, #207
0x1338	0x4C8C    LDR	R4, [PC, #560]
0x133A	0x6824    LDR	R4, [R4, #0]
0x133C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2143 :: 		TFT_Write_Command_Ptr(0x00);
0x133E	0x2000    MOVS	R0, #0
0x1340	0x4C8B    LDR	R4, [PC, #556]
0x1342	0x6824    LDR	R4, [R4, #0]
0x1344	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2144 :: 		TFT_Write_Command_Ptr(0x83);
0x1346	0x2083    MOVS	R0, #131
0x1348	0x4C89    LDR	R4, [PC, #548]
0x134A	0x6824    LDR	R4, [R4, #0]
0x134C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2145 :: 		TFT_Write_Command_Ptr(0x30);
0x134E	0x2030    MOVS	R0, #48
0x1350	0x4C87    LDR	R4, [PC, #540]
0x1352	0x6824    LDR	R4, [R4, #0]
0x1354	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2147 :: 		TFT_Set_Index_Ptr(0xed);
0x1356	0x20ED    MOVS	R0, #237
0x1358	0x4C84    LDR	R4, [PC, #528]
0x135A	0x6824    LDR	R4, [R4, #0]
0x135C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2148 :: 		TFT_Write_Command_Ptr(0x64);
0x135E	0x2064    MOVS	R0, #100
0x1360	0x4C83    LDR	R4, [PC, #524]
0x1362	0x6824    LDR	R4, [R4, #0]
0x1364	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2149 :: 		TFT_Write_Command_Ptr(0x03);
0x1366	0x2003    MOVS	R0, #3
0x1368	0x4C81    LDR	R4, [PC, #516]
0x136A	0x6824    LDR	R4, [R4, #0]
0x136C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2150 :: 		TFT_Write_Command_Ptr(0x12);
0x136E	0x2012    MOVS	R0, #18
0x1370	0x4C7F    LDR	R4, [PC, #508]
0x1372	0x6824    LDR	R4, [R4, #0]
0x1374	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2151 :: 		TFT_Write_Command_Ptr(0x81);
0x1376	0x2081    MOVS	R0, #129
0x1378	0x4C7D    LDR	R4, [PC, #500]
0x137A	0x6824    LDR	R4, [R4, #0]
0x137C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2153 :: 		TFT_Set_Index_Ptr(0xe8);
0x137E	0x20E8    MOVS	R0, #232
0x1380	0x4C7A    LDR	R4, [PC, #488]
0x1382	0x6824    LDR	R4, [R4, #0]
0x1384	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2154 :: 		TFT_Write_Command_Ptr(0x85);
0x1386	0x2085    MOVS	R0, #133
0x1388	0x4C79    LDR	R4, [PC, #484]
0x138A	0x6824    LDR	R4, [R4, #0]
0x138C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2155 :: 		TFT_Write_Command_Ptr(0x01);
0x138E	0x2001    MOVS	R0, #1
0x1390	0x4C77    LDR	R4, [PC, #476]
0x1392	0x6824    LDR	R4, [R4, #0]
0x1394	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2156 :: 		TFT_Write_Command_Ptr(0x79);
0x1396	0x2079    MOVS	R0, #121
0x1398	0x4C75    LDR	R4, [PC, #468]
0x139A	0x6824    LDR	R4, [R4, #0]
0x139C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2158 :: 		TFT_Set_Index_Ptr(0xcb);
0x139E	0x20CB    MOVS	R0, #203
0x13A0	0x4C72    LDR	R4, [PC, #456]
0x13A2	0x6824    LDR	R4, [R4, #0]
0x13A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2159 :: 		TFT_Write_Command_Ptr(0x39);
0x13A6	0x2039    MOVS	R0, #57
0x13A8	0x4C71    LDR	R4, [PC, #452]
0x13AA	0x6824    LDR	R4, [R4, #0]
0x13AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2160 :: 		TFT_Write_Command_Ptr(0x2c);
0x13AE	0x202C    MOVS	R0, #44
0x13B0	0x4C6F    LDR	R4, [PC, #444]
0x13B2	0x6824    LDR	R4, [R4, #0]
0x13B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2161 :: 		TFT_Write_Command_Ptr(0x00);
0x13B6	0x2000    MOVS	R0, #0
0x13B8	0x4C6D    LDR	R4, [PC, #436]
0x13BA	0x6824    LDR	R4, [R4, #0]
0x13BC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2162 :: 		TFT_Write_Command_Ptr(0x34);
0x13BE	0x2034    MOVS	R0, #52
0x13C0	0x4C6B    LDR	R4, [PC, #428]
0x13C2	0x6824    LDR	R4, [R4, #0]
0x13C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2163 :: 		TFT_Write_Command_Ptr(0x02);
0x13C6	0x2002    MOVS	R0, #2
0x13C8	0x4C69    LDR	R4, [PC, #420]
0x13CA	0x6824    LDR	R4, [R4, #0]
0x13CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2165 :: 		TFT_Set_Index_Ptr(0xf7);
0x13CE	0x20F7    MOVS	R0, #247
0x13D0	0x4C66    LDR	R4, [PC, #408]
0x13D2	0x6824    LDR	R4, [R4, #0]
0x13D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2166 :: 		TFT_Write_Command_Ptr(0x20);
0x13D6	0x2020    MOVS	R0, #32
0x13D8	0x4C65    LDR	R4, [PC, #404]
0x13DA	0x6824    LDR	R4, [R4, #0]
0x13DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2168 :: 		TFT_Set_Index_Ptr(0xea);
0x13DE	0x20EA    MOVS	R0, #234
0x13E0	0x4C62    LDR	R4, [PC, #392]
0x13E2	0x6824    LDR	R4, [R4, #0]
0x13E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2169 :: 		TFT_Write_Command_Ptr(0x00);
0x13E6	0x2000    MOVS	R0, #0
0x13E8	0x4C61    LDR	R4, [PC, #388]
0x13EA	0x6824    LDR	R4, [R4, #0]
0x13EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2170 :: 		TFT_Write_Command_Ptr(0x00);
0x13EE	0x2000    MOVS	R0, #0
0x13F0	0x4C5F    LDR	R4, [PC, #380]
0x13F2	0x6824    LDR	R4, [R4, #0]
0x13F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2172 :: 		TFT_Set_Index_Ptr(0xc0);     // power control
0x13F6	0x20C0    MOVS	R0, #192
0x13F8	0x4C5C    LDR	R4, [PC, #368]
0x13FA	0x6824    LDR	R4, [R4, #0]
0x13FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2173 :: 		TFT_Write_Command_Ptr(0x26);
0x13FE	0x2026    MOVS	R0, #38
0x1400	0x4C5B    LDR	R4, [PC, #364]
0x1402	0x6824    LDR	R4, [R4, #0]
0x1404	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2175 :: 		TFT_Set_Index_Ptr(0xc1);     // power control
0x1406	0x20C1    MOVS	R0, #193
0x1408	0x4C58    LDR	R4, [PC, #352]
0x140A	0x6824    LDR	R4, [R4, #0]
0x140C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2176 :: 		TFT_Write_Command_Ptr(0x11);
0x140E	0x2011    MOVS	R0, #17
0x1410	0x4C57    LDR	R4, [PC, #348]
0x1412	0x6824    LDR	R4, [R4, #0]
0x1414	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2178 :: 		TFT_Set_Index_Ptr(0xc5);     // vcom control
0x1416	0x20C5    MOVS	R0, #197
0x1418	0x4C54    LDR	R4, [PC, #336]
0x141A	0x6824    LDR	R4, [R4, #0]
0x141C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2179 :: 		TFT_Write_Command_Ptr(0x35);
0x141E	0x2035    MOVS	R0, #53
0x1420	0x4C53    LDR	R4, [PC, #332]
0x1422	0x6824    LDR	R4, [R4, #0]
0x1424	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2180 :: 		TFT_Write_Command_Ptr(0x3e);
0x1426	0x203E    MOVS	R0, #62
0x1428	0x4C51    LDR	R4, [PC, #324]
0x142A	0x6824    LDR	R4, [R4, #0]
0x142C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2182 :: 		TFT_Set_Index_Ptr(0xc7);     // vcom control
0x142E	0x20C7    MOVS	R0, #199
0x1430	0x4C4E    LDR	R4, [PC, #312]
0x1432	0x6824    LDR	R4, [R4, #0]
0x1434	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2183 :: 		TFT_Write_Command_Ptr(0xbe);
0x1436	0x20BE    MOVS	R0, #190
0x1438	0x4C4D    LDR	R4, [PC, #308]
0x143A	0x6824    LDR	R4, [R4, #0]
0x143C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2185 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x143E	0x2036    MOVS	R0, #54
0x1440	0x4C4A    LDR	R4, [PC, #296]
0x1442	0x6824    LDR	R4, [R4, #0]
0x1444	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2186 :: 		if (TFT_Disp_Rotation == 90)
0x1446	0x484B    LDR	R0, [PC, #300]
0x1448	0x7800    LDRB	R0, [R0, #0]
0x144A	0x285A    CMP	R0, #90
0x144C	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ILI9341117
;__Lib_TFT_Defs.c, 2187 :: 		if (Is_TFT_Rotated_180())
0x144E	0xF7FFF87D  BL	_Is_TFT_Rotated_180+0
0x1452	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341118
;__Lib_TFT_Defs.c, 2188 :: 		TFT_Write_Command_Ptr (0x88);
0x1454	0x2088    MOVS	R0, #136
0x1456	0x4C46    LDR	R4, [PC, #280]
0x1458	0x6824    LDR	R4, [R4, #0]
0x145A	0x47A0    BLX	R4
0x145C	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341119
L___Lib_TFT_Defs_TFT_Reset_ILI9341118:
;__Lib_TFT_Defs.c, 2190 :: 		TFT_Write_Command_Ptr (0x48);
0x145E	0x2048    MOVS	R0, #72
0x1460	0x4C43    LDR	R4, [PC, #268]
0x1462	0x6824    LDR	R4, [R4, #0]
0x1464	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341119:
0x1466	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341120
L___Lib_TFT_Defs_TFT_Reset_ILI9341117:
;__Lib_TFT_Defs.c, 2192 :: 		if (Is_TFT_Rotated_180())
0x1468	0xF7FFF870  BL	_Is_TFT_Rotated_180+0
0x146C	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341121
;__Lib_TFT_Defs.c, 2193 :: 		TFT_Write_Command_Ptr (0xE8);
0x146E	0x20E8    MOVS	R0, #232
0x1470	0x4C3F    LDR	R4, [PC, #252]
0x1472	0x6824    LDR	R4, [R4, #0]
0x1474	0x47A0    BLX	R4
0x1476	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341122
L___Lib_TFT_Defs_TFT_Reset_ILI9341121:
;__Lib_TFT_Defs.c, 2195 :: 		TFT_Write_Command_Ptr (0x28);
0x1478	0x2028    MOVS	R0, #40
0x147A	0x4C3D    LDR	R4, [PC, #244]
0x147C	0x6824    LDR	R4, [R4, #0]
0x147E	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341122:
L___Lib_TFT_Defs_TFT_Reset_ILI9341120:
;__Lib_TFT_Defs.c, 2197 :: 		TFT_Set_Index_Ptr(0x3a);     // pixel format set
0x1480	0x203A    MOVS	R0, #58
0x1482	0x4C3A    LDR	R4, [PC, #232]
0x1484	0x6824    LDR	R4, [R4, #0]
0x1486	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2198 :: 		TFT_Write_Command_Ptr(0x55); // 16bit/pixel
0x1488	0x2055    MOVS	R0, #85
0x148A	0x4C39    LDR	R4, [PC, #228]
0x148C	0x6824    LDR	R4, [R4, #0]
0x148E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2200 :: 		TFT_Set_Index_Ptr(0xb1);     // frame rate
0x1490	0x20B1    MOVS	R0, #177
0x1492	0x4C36    LDR	R4, [PC, #216]
0x1494	0x6824    LDR	R4, [R4, #0]
0x1496	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2201 :: 		TFT_Write_Command_Ptr(0x00);
0x1498	0x2000    MOVS	R0, #0
0x149A	0x4C35    LDR	R4, [PC, #212]
0x149C	0x6824    LDR	R4, [R4, #0]
0x149E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2202 :: 		TFT_Write_Command_Ptr(0x1B); // 70
0x14A0	0x201B    MOVS	R0, #27
0x14A2	0x4C33    LDR	R4, [PC, #204]
0x14A4	0x6824    LDR	R4, [R4, #0]
0x14A6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2205 :: 		TFT_Set_Index_Ptr(0xf2);     // 3Gamma Function Disable
0x14A8	0x20F2    MOVS	R0, #242
0x14AA	0x4C30    LDR	R4, [PC, #192]
0x14AC	0x6824    LDR	R4, [R4, #0]
0x14AE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2206 :: 		TFT_Write_Command_Ptr(0x08);
0x14B0	0x2008    MOVS	R0, #8
0x14B2	0x4C2F    LDR	R4, [PC, #188]
0x14B4	0x6824    LDR	R4, [R4, #0]
0x14B6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2208 :: 		TFT_Set_Index_Ptr(0x26);
0x14B8	0x2026    MOVS	R0, #38
0x14BA	0x4C2C    LDR	R4, [PC, #176]
0x14BC	0x6824    LDR	R4, [R4, #0]
0x14BE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2209 :: 		TFT_Write_Command_Ptr(0x01); // gamma set 4 gamma curve 01/02/04/08
0x14C0	0x2001    MOVS	R0, #1
0x14C2	0x4C2B    LDR	R4, [PC, #172]
0x14C4	0x6824    LDR	R4, [R4, #0]
0x14C6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2211 :: 		TFT_Set_Index_Ptr(0xE0);     // positive gamma correction
0x14C8	0x20E0    MOVS	R0, #224
0x14CA	0x4C28    LDR	R4, [PC, #160]
0x14CC	0x6824    LDR	R4, [R4, #0]
0x14CE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2212 :: 		TFT_Write_Command_Ptr(0x1f);
0x14D0	0x201F    MOVS	R0, #31
0x14D2	0x4C27    LDR	R4, [PC, #156]
0x14D4	0x6824    LDR	R4, [R4, #0]
0x14D6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2213 :: 		TFT_Write_Command_Ptr(0x1a);
0x14D8	0x201A    MOVS	R0, #26
0x14DA	0x4C25    LDR	R4, [PC, #148]
0x14DC	0x6824    LDR	R4, [R4, #0]
0x14DE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2214 :: 		TFT_Write_Command_Ptr(0x18);
0x14E0	0x2018    MOVS	R0, #24
0x14E2	0x4C23    LDR	R4, [PC, #140]
0x14E4	0x6824    LDR	R4, [R4, #0]
0x14E6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2215 :: 		TFT_Write_Command_Ptr(0x0a);
0x14E8	0x200A    MOVS	R0, #10
0x14EA	0x4C21    LDR	R4, [PC, #132]
0x14EC	0x6824    LDR	R4, [R4, #0]
0x14EE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2216 :: 		TFT_Write_Command_Ptr(0x0f);
0x14F0	0x200F    MOVS	R0, #15
0x14F2	0x4C1F    LDR	R4, [PC, #124]
0x14F4	0x6824    LDR	R4, [R4, #0]
0x14F6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2217 :: 		TFT_Write_Command_Ptr(0x06);
0x14F8	0x2006    MOVS	R0, #6
0x14FA	0x4C1D    LDR	R4, [PC, #116]
0x14FC	0x6824    LDR	R4, [R4, #0]
0x14FE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2218 :: 		TFT_Write_Command_Ptr(0x45);
0x1500	0x2045    MOVS	R0, #69
0x1502	0x4C1B    LDR	R4, [PC, #108]
0x1504	0x6824    LDR	R4, [R4, #0]
0x1506	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2219 :: 		TFT_Write_Command_Ptr(0x87);
0x1508	0x2087    MOVS	R0, #135
0x150A	0x4C19    LDR	R4, [PC, #100]
0x150C	0x6824    LDR	R4, [R4, #0]
0x150E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2220 :: 		TFT_Write_Command_Ptr(0x32);
0x1510	0x2032    MOVS	R0, #50
0x1512	0x4C17    LDR	R4, [PC, #92]
0x1514	0x6824    LDR	R4, [R4, #0]
0x1516	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2221 :: 		TFT_Write_Command_Ptr(0x0a);
0x1518	0x200A    MOVS	R0, #10
0x151A	0x4C15    LDR	R4, [PC, #84]
0x151C	0x6824    LDR	R4, [R4, #0]
0x151E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2222 :: 		TFT_Write_Command_Ptr(0x07);
0x1520	0x2007    MOVS	R0, #7
0x1522	0x4C13    LDR	R4, [PC, #76]
0x1524	0x6824    LDR	R4, [R4, #0]
0x1526	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2223 :: 		TFT_Write_Command_Ptr(0x02);
0x1528	0x2002    MOVS	R0, #2
0x152A	0x4C11    LDR	R4, [PC, #68]
0x152C	0x6824    LDR	R4, [R4, #0]
0x152E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2224 :: 		TFT_Write_Command_Ptr(0x07);
0x1530	0x2007    MOVS	R0, #7
0x1532	0x4C0F    LDR	R4, [PC, #60]
0x1534	0x6824    LDR	R4, [R4, #0]
0x1536	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2225 :: 		TFT_Write_Command_Ptr(0x05);
0x1538	0x2005    MOVS	R0, #5
0x153A	0x4C0D    LDR	R4, [PC, #52]
0x153C	0x6824    LDR	R4, [R4, #0]
0x153E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2226 :: 		TFT_Write_Command_Ptr(0x00);
0x1540	0x2000    MOVS	R0, #0
0x1542	0x4C0B    LDR	R4, [PC, #44]
0x1544	0x6824    LDR	R4, [R4, #0]
0x1546	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2228 :: 		TFT_Set_Index_Ptr(0xE1);     // negamma correction
0x1548	0x20E1    MOVS	R0, #225
0x154A	0x4C08    LDR	R4, [PC, #32]
0x154C	0x6824    LDR	R4, [R4, #0]
0x154E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2229 :: 		TFT_Write_Command_Ptr(0x00);
0x1550	0x2000    MOVS	R0, #0
0x1552	0x4C07    LDR	R4, [PC, #28]
0x1554	0x6824    LDR	R4, [R4, #0]
0x1556	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2230 :: 		TFT_Write_Command_Ptr(0x25);
0x1558	0x2025    MOVS	R0, #37
0x155A	0x4C05    LDR	R4, [PC, #20]
0x155C	0x6824    LDR	R4, [R4, #0]
0x155E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2231 :: 		TFT_Write_Command_Ptr(0x27);
0x1560	0x2027    MOVS	R0, #39
0x1562	0xE009    B	#18
0x1564	0x02A04242  	TFT_RST+0
0x1568	0x02BC4242  	TFT_CS+0
0x156C	0x00E42000  	_TFT_Set_Index_Ptr+0
0x1570	0x00E82000  	_TFT_Write_Command_Ptr+0
0x1574	0x00922000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x1578	0x4C4F    LDR	R4, [PC, #316]
0x157A	0x6824    LDR	R4, [R4, #0]
0x157C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2232 :: 		TFT_Write_Command_Ptr(0x05);
0x157E	0x2005    MOVS	R0, #5
0x1580	0x4C4D    LDR	R4, [PC, #308]
0x1582	0x6824    LDR	R4, [R4, #0]
0x1584	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2233 :: 		TFT_Write_Command_Ptr(0x10);
0x1586	0x2010    MOVS	R0, #16
0x1588	0x4C4B    LDR	R4, [PC, #300]
0x158A	0x6824    LDR	R4, [R4, #0]
0x158C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2234 :: 		TFT_Write_Command_Ptr(0x09);
0x158E	0x2009    MOVS	R0, #9
0x1590	0x4C49    LDR	R4, [PC, #292]
0x1592	0x6824    LDR	R4, [R4, #0]
0x1594	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2235 :: 		TFT_Write_Command_Ptr(0x3a);
0x1596	0x203A    MOVS	R0, #58
0x1598	0x4C47    LDR	R4, [PC, #284]
0x159A	0x6824    LDR	R4, [R4, #0]
0x159C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2236 :: 		TFT_Write_Command_Ptr(0x78);
0x159E	0x2078    MOVS	R0, #120
0x15A0	0x4C45    LDR	R4, [PC, #276]
0x15A2	0x6824    LDR	R4, [R4, #0]
0x15A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2237 :: 		TFT_Write_Command_Ptr(0x4d);
0x15A6	0x204D    MOVS	R0, #77
0x15A8	0x4C43    LDR	R4, [PC, #268]
0x15AA	0x6824    LDR	R4, [R4, #0]
0x15AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2238 :: 		TFT_Write_Command_Ptr(0x05);
0x15AE	0x2005    MOVS	R0, #5
0x15B0	0x4C41    LDR	R4, [PC, #260]
0x15B2	0x6824    LDR	R4, [R4, #0]
0x15B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2239 :: 		TFT_Write_Command_Ptr(0x18);
0x15B6	0x2018    MOVS	R0, #24
0x15B8	0x4C3F    LDR	R4, [PC, #252]
0x15BA	0x6824    LDR	R4, [R4, #0]
0x15BC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2240 :: 		TFT_Write_Command_Ptr(0x0d);
0x15BE	0x200D    MOVS	R0, #13
0x15C0	0x4C3D    LDR	R4, [PC, #244]
0x15C2	0x6824    LDR	R4, [R4, #0]
0x15C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2241 :: 		TFT_Write_Command_Ptr(0x38);
0x15C6	0x2038    MOVS	R0, #56
0x15C8	0x4C3B    LDR	R4, [PC, #236]
0x15CA	0x6824    LDR	R4, [R4, #0]
0x15CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2242 :: 		TFT_Write_Command_Ptr(0x3a);
0x15CE	0x203A    MOVS	R0, #58
0x15D0	0x4C39    LDR	R4, [PC, #228]
0x15D2	0x6824    LDR	R4, [R4, #0]
0x15D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2243 :: 		TFT_Write_Command_Ptr(0x1f);
0x15D6	0x201F    MOVS	R0, #31
0x15D8	0x4C37    LDR	R4, [PC, #220]
0x15DA	0x6824    LDR	R4, [R4, #0]
0x15DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2247 :: 		TFT_Set_Index_Ptr(0x2A);
0x15DE	0x202A    MOVS	R0, #42
0x15E0	0x4C36    LDR	R4, [PC, #216]
0x15E2	0x6824    LDR	R4, [R4, #0]
0x15E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2248 :: 		TFT_Write_Command_Ptr(0);
0x15E6	0x2000    MOVS	R0, #0
0x15E8	0x4C33    LDR	R4, [PC, #204]
0x15EA	0x6824    LDR	R4, [R4, #0]
0x15EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2249 :: 		TFT_Write_Command_Ptr(0);
0x15EE	0x2000    MOVS	R0, #0
0x15F0	0x4C31    LDR	R4, [PC, #196]
0x15F2	0x6824    LDR	R4, [R4, #0]
0x15F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2250 :: 		TFT_Write_Command_Ptr((TFT_DISP_WIDTH - 1) >> 8);
0x15F6	0x4832    LDR	R0, [PC, #200]
0x15F8	0x8800    LDRH	R0, [R0, #0]
0x15FA	0x1E40    SUBS	R0, R0, #1
0x15FC	0xB280    UXTH	R0, R0
0x15FE	0x0A04    LSRS	R4, R0, #8
0x1600	0xB2E0    UXTB	R0, R4
0x1602	0x4C2D    LDR	R4, [PC, #180]
0x1604	0x6824    LDR	R4, [R4, #0]
0x1606	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2251 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH-1);
0x1608	0x482D    LDR	R0, [PC, #180]
0x160A	0x8800    LDRH	R0, [R0, #0]
0x160C	0x1E44    SUBS	R4, R0, #1
0x160E	0xB2E0    UXTB	R0, R4
0x1610	0x4C29    LDR	R4, [PC, #164]
0x1612	0x6824    LDR	R4, [R4, #0]
0x1614	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2253 :: 		TFT_Set_Index_Ptr(0x2B);
0x1616	0x202B    MOVS	R0, #43
0x1618	0x4C28    LDR	R4, [PC, #160]
0x161A	0x6824    LDR	R4, [R4, #0]
0x161C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2254 :: 		TFT_Write_Command_Ptr(0);
0x161E	0x2000    MOVS	R0, #0
0x1620	0x4C25    LDR	R4, [PC, #148]
0x1622	0x6824    LDR	R4, [R4, #0]
0x1624	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2255 :: 		TFT_Write_Command_Ptr(0);
0x1626	0x2000    MOVS	R0, #0
0x1628	0x4C23    LDR	R4, [PC, #140]
0x162A	0x6824    LDR	R4, [R4, #0]
0x162C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2256 :: 		TFT_Write_Command_Ptr((TFT_DISP_HEIGHT - 1) >> 8);
0x162E	0x4825    LDR	R0, [PC, #148]
0x1630	0x8800    LDRH	R0, [R0, #0]
0x1632	0x1E40    SUBS	R0, R0, #1
0x1634	0xB280    UXTH	R0, R0
0x1636	0x0A04    LSRS	R4, R0, #8
0x1638	0xB2E0    UXTB	R0, R4
0x163A	0x4C1F    LDR	R4, [PC, #124]
0x163C	0x6824    LDR	R4, [R4, #0]
0x163E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2257 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT-1);
0x1640	0x4820    LDR	R0, [PC, #128]
0x1642	0x8800    LDRH	R0, [R0, #0]
0x1644	0x1E44    SUBS	R4, R0, #1
0x1646	0xB2E0    UXTB	R0, R4
0x1648	0x4C1B    LDR	R4, [PC, #108]
0x164A	0x6824    LDR	R4, [R4, #0]
0x164C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2259 :: 		TFT_Set_Index_Ptr(0xb7);     // entry mode set
0x164E	0x20B7    MOVS	R0, #183
0x1650	0x4C1A    LDR	R4, [PC, #104]
0x1652	0x6824    LDR	R4, [R4, #0]
0x1654	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2260 :: 		TFT_Write_Command_Ptr(0x07);
0x1656	0x2007    MOVS	R0, #7
0x1658	0x4C17    LDR	R4, [PC, #92]
0x165A	0x6824    LDR	R4, [R4, #0]
0x165C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2262 :: 		TFT_Set_Index_Ptr(0xb6);     // display function control
0x165E	0x20B6    MOVS	R0, #182
0x1660	0x4C16    LDR	R4, [PC, #88]
0x1662	0x6824    LDR	R4, [R4, #0]
0x1664	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2263 :: 		TFT_Write_Command_Ptr(0x0a);
0x1666	0x200A    MOVS	R0, #10
0x1668	0x4C13    LDR	R4, [PC, #76]
0x166A	0x6824    LDR	R4, [R4, #0]
0x166C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2264 :: 		TFT_Write_Command_Ptr(0x82);
0x166E	0x2082    MOVS	R0, #130
0x1670	0x4C11    LDR	R4, [PC, #68]
0x1672	0x6824    LDR	R4, [R4, #0]
0x1674	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2265 :: 		TFT_Write_Command_Ptr(0x27);
0x1676	0x2027    MOVS	R0, #39
0x1678	0x4C0F    LDR	R4, [PC, #60]
0x167A	0x6824    LDR	R4, [R4, #0]
0x167C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2266 :: 		TFT_Write_Command_Ptr(0x00);
0x167E	0x2000    MOVS	R0, #0
0x1680	0x4C0D    LDR	R4, [PC, #52]
0x1682	0x6824    LDR	R4, [R4, #0]
0x1684	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2268 :: 		TFT_Set_Index_Ptr(0x11);     // sleep out
0x1686	0x2011    MOVS	R0, #17
0x1688	0x4C0C    LDR	R4, [PC, #48]
0x168A	0x6824    LDR	R4, [R4, #0]
0x168C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2269 :: 		Delay_100ms();
0x168E	0xF7FEFF93  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2270 :: 		TFT_Set_Index_Ptr(0x29);     // display on
0x1692	0x2029    MOVS	R0, #41
0x1694	0x4C09    LDR	R4, [PC, #36]
0x1696	0x6824    LDR	R4, [R4, #0]
0x1698	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2271 :: 		Delay_100ms();
0x169A	0xF7FEFF8D  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2272 :: 		TFT_Set_Index_Ptr(0x2c);     // memory write
0x169E	0x202C    MOVS	R0, #44
0x16A0	0x4C06    LDR	R4, [PC, #24]
0x16A2	0x6824    LDR	R4, [R4, #0]
0x16A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2273 :: 		TFT_CS = 1;
0x16A6	0x2101    MOVS	R1, #1
0x16A8	0xB249    SXTB	R1, R1
0x16AA	0x4807    LDR	R0, [PC, #28]
0x16AC	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2274 :: 		}
L_end_TFT_Reset_ILI9341:
0x16AE	0xF8DDE000  LDR	LR, [SP, #0]
0x16B2	0xB001    ADD	SP, SP, #4
0x16B4	0x4770    BX	LR
0x16B6	0xBF00    NOP
0x16B8	0x00E82000  	_TFT_Write_Command_Ptr+0
0x16BC	0x00E42000  	_TFT_Set_Index_Ptr+0
0x16C0	0x00962000  	_TFT_DISP_WIDTH+0
0x16C4	0x00A82000  	_TFT_DISP_HEIGHT+0
0x16C8	0x02BC4242  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ILI9341
_Delay_5ms:
;__Lib_Delays.c, 45 :: 		void Delay_5ms() {
;__Lib_Delays.c, 46 :: 		Delay_ms(5);
0x0490	0xF6460729  MOVW	R7, #26665
0x0494	0xF2C00700  MOVT	R7, #0
L_Delay_5ms16:
0x0498	0x1E7F    SUBS	R7, R7, #1
0x049A	0xD1FD    BNE	L_Delay_5ms16
0x049C	0xBF00    NOP
0x049E	0xBF00    NOP
0x04A0	0xBF00    NOP
0x04A2	0xBF00    NOP
;__Lib_Delays.c, 47 :: 		}
L_end_Delay_5ms:
0x04A4	0x4770    BX	LR
; end of _Delay_5ms
_ADC_Set_Input_Channel:
;__Lib_ADC_123_32F20x_16ch.c, 44 :: 		
; input_mask start address is: 0 (R0)
0x2464	0xB081    SUB	SP, SP, #4
0x2466	0xF8CDE000  STR	LR, [SP, #0]
0x246A	0xFA1FFB80  UXTH	R11, R0
; input_mask end address is: 0 (R0)
; input_mask start address is: 44 (R11)
;__Lib_ADC_123_32F20x_16ch.c, 45 :: 		
0x246E	0xF3CB0100  UBFX	R1, R11, #0, #1
0x2472	0xB121    CBZ	R1, L_ADC_Set_Input_Channel0
;__Lib_ADC_123_32F20x_16ch.c, 46 :: 		
0x2474	0xF2400101  MOVW	R1, #1
0x2478	0x4853    LDR	R0, [PC, #332]
0x247A	0xF7FEFF33  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel0:
;__Lib_ADC_123_32F20x_16ch.c, 47 :: 		
0x247E	0xF3CB0140  UBFX	R1, R11, #1, #1
0x2482	0xB121    CBZ	R1, L_ADC_Set_Input_Channel1
;__Lib_ADC_123_32F20x_16ch.c, 48 :: 		
0x2484	0xF2400102  MOVW	R1, #2
0x2488	0x484F    LDR	R0, [PC, #316]
0x248A	0xF7FEFF2B  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel1:
;__Lib_ADC_123_32F20x_16ch.c, 49 :: 		
0x248E	0xF3CB0180  UBFX	R1, R11, #2, #1
0x2492	0xB121    CBZ	R1, L_ADC_Set_Input_Channel2
;__Lib_ADC_123_32F20x_16ch.c, 50 :: 		
0x2494	0xF2400104  MOVW	R1, #4
0x2498	0x484B    LDR	R0, [PC, #300]
0x249A	0xF7FEFF23  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel2:
;__Lib_ADC_123_32F20x_16ch.c, 51 :: 		
0x249E	0xF3CB01C0  UBFX	R1, R11, #3, #1
0x24A2	0xB121    CBZ	R1, L_ADC_Set_Input_Channel3
;__Lib_ADC_123_32F20x_16ch.c, 52 :: 		
0x24A4	0xF2400108  MOVW	R1, #8
0x24A8	0x4847    LDR	R0, [PC, #284]
0x24AA	0xF7FEFF1B  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel3:
;__Lib_ADC_123_32F20x_16ch.c, 53 :: 		
0x24AE	0xF3CB1100  UBFX	R1, R11, #4, #1
0x24B2	0xB149    CBZ	R1, L_ADC_Set_Input_Channel4
;__Lib_ADC_123_32F20x_16ch.c, 54 :: 		
0x24B4	0xF2400110  MOVW	R1, #16
0x24B8	0x4843    LDR	R0, [PC, #268]
0x24BA	0xF7FEFF13  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 55 :: 		
0x24BE	0xF2400140  MOVW	R1, #64
0x24C2	0x4842    LDR	R0, [PC, #264]
0x24C4	0xF7FEFF0E  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 56 :: 		
L_ADC_Set_Input_Channel4:
;__Lib_ADC_123_32F20x_16ch.c, 57 :: 		
0x24C8	0xF3CB1140  UBFX	R1, R11, #5, #1
0x24CC	0xB149    CBZ	R1, L_ADC_Set_Input_Channel5
;__Lib_ADC_123_32F20x_16ch.c, 58 :: 		
0x24CE	0xF2400120  MOVW	R1, #32
0x24D2	0x483D    LDR	R0, [PC, #244]
0x24D4	0xF7FEFF06  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 59 :: 		
0x24D8	0xF2400180  MOVW	R1, #128
0x24DC	0x483B    LDR	R0, [PC, #236]
0x24DE	0xF7FEFF01  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 60 :: 		
L_ADC_Set_Input_Channel5:
;__Lib_ADC_123_32F20x_16ch.c, 61 :: 		
0x24E2	0xF3CB1180  UBFX	R1, R11, #6, #1
0x24E6	0xB149    CBZ	R1, L_ADC_Set_Input_Channel6
;__Lib_ADC_123_32F20x_16ch.c, 62 :: 		
0x24E8	0xF2400140  MOVW	R1, #64
0x24EC	0x4836    LDR	R0, [PC, #216]
0x24EE	0xF7FEFEF9  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 63 :: 		
0x24F2	0xF2401100  MOVW	R1, #256
0x24F6	0x4835    LDR	R0, [PC, #212]
0x24F8	0xF7FEFEF4  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 64 :: 		
L_ADC_Set_Input_Channel6:
;__Lib_ADC_123_32F20x_16ch.c, 65 :: 		
0x24FC	0xF3CB11C0  UBFX	R1, R11, #7, #1
0x2500	0xB149    CBZ	R1, L_ADC_Set_Input_Channel7
;__Lib_ADC_123_32F20x_16ch.c, 66 :: 		
0x2502	0xF2400180  MOVW	R1, #128
0x2506	0x4830    LDR	R0, [PC, #192]
0x2508	0xF7FEFEEC  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 67 :: 		
0x250C	0xF2402100  MOVW	R1, #512
0x2510	0x482E    LDR	R0, [PC, #184]
0x2512	0xF7FEFEE7  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 68 :: 		
L_ADC_Set_Input_Channel7:
;__Lib_ADC_123_32F20x_16ch.c, 69 :: 		
0x2516	0xF3CB2100  UBFX	R1, R11, #8, #1
0x251A	0xB149    CBZ	R1, L_ADC_Set_Input_Channel8
;__Lib_ADC_123_32F20x_16ch.c, 70 :: 		
0x251C	0xF2400101  MOVW	R1, #1
0x2520	0x482B    LDR	R0, [PC, #172]
0x2522	0xF7FEFEDF  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 71 :: 		
0x2526	0xF2404100  MOVW	R1, #1024
0x252A	0x4828    LDR	R0, [PC, #160]
0x252C	0xF7FEFEDA  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 72 :: 		
L_ADC_Set_Input_Channel8:
;__Lib_ADC_123_32F20x_16ch.c, 73 :: 		
0x2530	0xF3CB2140  UBFX	R1, R11, #9, #1
0x2534	0xB149    CBZ	R1, L_ADC_Set_Input_Channel9
;__Lib_ADC_123_32F20x_16ch.c, 74 :: 		
0x2536	0xF2400102  MOVW	R1, #2
0x253A	0x4825    LDR	R0, [PC, #148]
0x253C	0xF7FEFED2  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 75 :: 		
0x2540	0xF2400108  MOVW	R1, #8
0x2544	0x4821    LDR	R0, [PC, #132]
0x2546	0xF7FEFECD  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 76 :: 		
L_ADC_Set_Input_Channel9:
;__Lib_ADC_123_32F20x_16ch.c, 77 :: 		
0x254A	0xF3CB2180  UBFX	R1, R11, #10, #1
0x254E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel10
;__Lib_ADC_123_32F20x_16ch.c, 78 :: 		
0x2550	0xF2400101  MOVW	R1, #1
0x2554	0x481F    LDR	R0, [PC, #124]
0x2556	0xF7FEFEC5  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel10:
;__Lib_ADC_123_32F20x_16ch.c, 79 :: 		
0x255A	0xF3CB21C0  UBFX	R1, R11, #11, #1
0x255E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel11
;__Lib_ADC_123_32F20x_16ch.c, 80 :: 		
0x2560	0xF2400102  MOVW	R1, #2
0x2564	0x481B    LDR	R0, [PC, #108]
0x2566	0xF7FEFEBD  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel11:
;__Lib_ADC_123_32F20x_16ch.c, 81 :: 		
0x256A	0xF3CB3100  UBFX	R1, R11, #12, #1
0x256E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel12
;__Lib_ADC_123_32F20x_16ch.c, 82 :: 		
0x2570	0xF2400104  MOVW	R1, #4
0x2574	0x4817    LDR	R0, [PC, #92]
0x2576	0xF7FEFEB5  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel12:
;__Lib_ADC_123_32F20x_16ch.c, 83 :: 		
0x257A	0xF3CB3140  UBFX	R1, R11, #13, #1
0x257E	0xB121    CBZ	R1, L_ADC_Set_Input_Channel13
;__Lib_ADC_123_32F20x_16ch.c, 84 :: 		
0x2580	0xF2400108  MOVW	R1, #8
0x2584	0x4813    LDR	R0, [PC, #76]
0x2586	0xF7FEFEAD  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel13:
;__Lib_ADC_123_32F20x_16ch.c, 85 :: 		
0x258A	0xF3CB3180  UBFX	R1, R11, #14, #1
0x258E	0xB149    CBZ	R1, L_ADC_Set_Input_Channel14
;__Lib_ADC_123_32F20x_16ch.c, 86 :: 		
0x2590	0xF2400110  MOVW	R1, #16
0x2594	0x480F    LDR	R0, [PC, #60]
0x2596	0xF7FEFEA5  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 87 :: 		
0x259A	0xF2400110  MOVW	R1, #16
0x259E	0x480B    LDR	R0, [PC, #44]
0x25A0	0xF7FEFEA0  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 88 :: 		
L_ADC_Set_Input_Channel14:
;__Lib_ADC_123_32F20x_16ch.c, 89 :: 		
0x25A4	0xF3CB31C0  UBFX	R1, R11, #15, #1
; input_mask end address is: 44 (R11)
0x25A8	0xB149    CBZ	R1, L_ADC_Set_Input_Channel15
;__Lib_ADC_123_32F20x_16ch.c, 90 :: 		
0x25AA	0xF2400120  MOVW	R1, #32
0x25AE	0x4809    LDR	R0, [PC, #36]
0x25B0	0xF7FEFE98  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 91 :: 		
0x25B4	0xF2400120  MOVW	R1, #32
0x25B8	0x4804    LDR	R0, [PC, #16]
0x25BA	0xF7FEFE93  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 92 :: 		
L_ADC_Set_Input_Channel15:
;__Lib_ADC_123_32F20x_16ch.c, 93 :: 		
L_end_ADC_Set_Input_Channel:
0x25BE	0xF8DDE000  LDR	LR, [SP, #0]
0x25C2	0xB001    ADD	SP, SP, #4
0x25C4	0x4770    BX	LR
0x25C6	0xBF00    NOP
0x25C8	0x00004002  	GPIOA_BASE+0
0x25CC	0x14004002  	GPIOF_BASE+0
0x25D0	0x04004002  	GPIOB_BASE+0
0x25D4	0x08004002  	GPIOC_BASE+0
; end of _ADC_Set_Input_Channel
_GPIO_Analog_Input:
;__Lib_GPIO_32F4xx.c, 241 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x12E4	0xB081    SUB	SP, SP, #4
0x12E6	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 242 :: 		
0x12EA	0xF04F0201  MOV	R2, #1
0x12EE	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x12F0	0xF7FFFA5C  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 243 :: 		
L_end_GPIO_Analog_Input:
0x12F4	0xF8DDE000  LDR	LR, [SP, #0]
0x12F8	0xB001    ADD	SP, SP, #4
0x12FA	0x4770    BX	LR
; end of _GPIO_Analog_Input
_ADC1_Init:
;__Lib_ADC_123_32F20x_16ch.c, 190 :: 		
0x2430	0xB081    SUB	SP, SP, #4
0x2432	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_123_32F20x_16ch.c, 191 :: 		
0x2436	0x4907    LDR	R1, [PC, #28]
0x2438	0x4807    LDR	R0, [PC, #28]
0x243A	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_16ch.c, 193 :: 		
0x243C	0x2101    MOVS	R1, #1
0x243E	0xB249    SXTB	R1, R1
0x2440	0x4806    LDR	R0, [PC, #24]
0x2442	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_16ch.c, 195 :: 		
0x2444	0x4806    LDR	R0, [PC, #24]
0x2446	0xF7FFFB17  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Init+0
;__Lib_ADC_123_32F20x_16ch.c, 228 :: 		
L_end_ADC1_Init:
0x244A	0xF8DDE000  LDR	LR, [SP, #0]
0x244E	0xB001    ADD	SP, SP, #4
0x2450	0x4770    BX	LR
0x2452	0xBF00    NOP
0x2454	0x07910000  	_ADC1_Get_Sample+0
0x2458	0x00982000  	_ADC_Get_Sample_Ptr+0
0x245C	0x08A04247  	RCC_APB2ENRbits+0
0x2460	0x20004001  	ADC1_SR+0
; end of _ADC1_Init
__Lib_ADC_123_32F20x_16ch_ADCx_Init:
;__Lib_ADC_123_32F20x_16ch.c, 95 :: 		
; base start address is: 0 (R0)
0x1A78	0xB086    SUB	SP, SP, #24
0x1A7A	0xF8CDE000  STR	LR, [SP, #0]
0x1A7E	0x4604    MOV	R4, R0
; base end address is: 0 (R0)
; base start address is: 16 (R4)
;__Lib_ADC_123_32F20x_16ch.c, 103 :: 		
0x1A80	0xA901    ADD	R1, SP, #4
0x1A82	0x4608    MOV	R0, R1
0x1A84	0xF7FEFD10  BL	_RCC_GetClocksFrequency+0
;__Lib_ADC_123_32F20x_16ch.c, 105 :: 		
0x1A88	0x9A04    LDR	R2, [SP, #16]
0x1A8A	0x4939    LDR	R1, [PC, #228]
0x1A8C	0x428A    CMP	R2, R1
0x1A8E	0xD906    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init16
;__Lib_ADC_123_32F20x_16ch.c, 107 :: 		
0x1A90	0x2201    MOVS	R2, #1
0x1A92	0xB252    SXTB	R2, R2
0x1A94	0x4937    LDR	R1, [PC, #220]
0x1A96	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 108 :: 		
0x1A98	0x4937    LDR	R1, [PC, #220]
0x1A9A	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 109 :: 		
0x1A9C	0xE01F    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init17
L___Lib_ADC_123_32F20x_16ch_ADCx_Init16:
0x1A9E	0x9A04    LDR	R2, [SP, #16]
0x1AA0	0x4936    LDR	R1, [PC, #216]
0x1AA2	0x428A    CMP	R2, R1
0x1AA4	0xD908    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init18
;__Lib_ADC_123_32F20x_16ch.c, 111 :: 		
0x1AA6	0x2200    MOVS	R2, #0
0x1AA8	0xB252    SXTB	R2, R2
0x1AAA	0x4932    LDR	R1, [PC, #200]
0x1AAC	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 112 :: 		
0x1AAE	0x2201    MOVS	R2, #1
0x1AB0	0xB252    SXTB	R2, R2
0x1AB2	0x4931    LDR	R1, [PC, #196]
0x1AB4	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 113 :: 		
0x1AB6	0xE012    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init19
L___Lib_ADC_123_32F20x_16ch_ADCx_Init18:
0x1AB8	0x9A04    LDR	R2, [SP, #16]
0x1ABA	0x4931    LDR	R1, [PC, #196]
0x1ABC	0x428A    CMP	R2, R1
0x1ABE	0xD908    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init20
;__Lib_ADC_123_32F20x_16ch.c, 115 :: 		
0x1AC0	0x2201    MOVS	R2, #1
0x1AC2	0xB252    SXTB	R2, R2
0x1AC4	0x492B    LDR	R1, [PC, #172]
0x1AC6	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 116 :: 		
0x1AC8	0x2200    MOVS	R2, #0
0x1ACA	0xB252    SXTB	R2, R2
0x1ACC	0x492A    LDR	R1, [PC, #168]
0x1ACE	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 117 :: 		
0x1AD0	0xE005    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init21
L___Lib_ADC_123_32F20x_16ch_ADCx_Init20:
;__Lib_ADC_123_32F20x_16ch.c, 119 :: 		
0x1AD2	0x2200    MOVS	R2, #0
0x1AD4	0xB252    SXTB	R2, R2
0x1AD6	0x4927    LDR	R1, [PC, #156]
0x1AD8	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 120 :: 		
0x1ADA	0x4927    LDR	R1, [PC, #156]
0x1ADC	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 121 :: 		
L___Lib_ADC_123_32F20x_16ch_ADCx_Init21:
L___Lib_ADC_123_32F20x_16ch_ADCx_Init19:
L___Lib_ADC_123_32F20x_16ch_ADCx_Init17:
;__Lib_ADC_123_32F20x_16ch.c, 124 :: 		
0x1ADE	0x1D23    ADDS	R3, R4, #4
0x1AE0	0x681A    LDR	R2, [R3, #0]
0x1AE2	0x4928    LDR	R1, [PC, #160]
0x1AE4	0xEA020101  AND	R1, R2, R1, LSL #0
0x1AE8	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 126 :: 		
0x1AEA	0xF2040308  ADDW	R3, R4, #8
0x1AEE	0x681A    LDR	R2, [R3, #0]
0x1AF0	0x4925    LDR	R1, [PC, #148]
0x1AF2	0xEA020101  AND	R1, R2, R1, LSL #0
0x1AF6	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 134 :: 		
0x1AF8	0x1D23    ADDS	R3, R4, #4
0x1AFA	0x2200    MOVS	R2, #0
0x1AFC	0x6819    LDR	R1, [R3, #0]
0x1AFE	0xF3622108  BFI	R1, R2, #8, #1
0x1B02	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 137 :: 		
0x1B04	0xF2040308  ADDW	R3, R4, #8
0x1B08	0x2200    MOVS	R2, #0
0x1B0A	0x6819    LDR	R1, [R3, #0]
0x1B0C	0xF3620141  BFI	R1, R2, #1, #1
0x1B10	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 139 :: 		
0x1B12	0xF2040308  ADDW	R3, R4, #8
0x1B16	0x2200    MOVS	R2, #0
0x1B18	0x6819    LDR	R1, [R3, #0]
0x1B1A	0xF36221CB  BFI	R1, R2, #11, #1
0x1B1E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 147 :: 		
0x1B20	0xF204032C  ADDW	R3, R4, #44
0x1B24	0x2200    MOVS	R2, #0
0x1B26	0x6819    LDR	R1, [R3, #0]
0x1B28	0xF3625114  BFI	R1, R2, #20, #1
0x1B2C	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 148 :: 		
0x1B2E	0xF204032C  ADDW	R3, R4, #44
0x1B32	0x2200    MOVS	R2, #0
0x1B34	0x6819    LDR	R1, [R3, #0]
0x1B36	0xF3625155  BFI	R1, R2, #21, #1
0x1B3A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 149 :: 		
0x1B3C	0xF204032C  ADDW	R3, R4, #44
0x1B40	0x2200    MOVS	R2, #0
0x1B42	0x6819    LDR	R1, [R3, #0]
0x1B44	0xF3625196  BFI	R1, R2, #22, #1
0x1B48	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 150 :: 		
0x1B4A	0xF204032C  ADDW	R3, R4, #44
0x1B4E	0x2200    MOVS	R2, #0
0x1B50	0x6819    LDR	R1, [R3, #0]
0x1B52	0xF36251D7  BFI	R1, R2, #23, #1
0x1B56	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 154 :: 		
0x1B58	0xF2040308  ADDW	R3, R4, #8
; base end address is: 16 (R4)
0x1B5C	0x2201    MOVS	R2, #1
0x1B5E	0x6819    LDR	R1, [R3, #0]
0x1B60	0xF3620100  BFI	R1, R2, #0, #1
0x1B64	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 165 :: 		
L_end_ADCx_Init:
0x1B66	0xF8DDE000  LDR	LR, [SP, #0]
0x1B6A	0xB006    ADD	SP, SP, #24
0x1B6C	0x4770    BX	LR
0x1B6E	0xBF00    NOP
0x1B70	0x95000ABA  	#180000000
0x1B74	0x60C04224  	ADC_CCR+0
0x1B78	0x60C44224  	ADC_CCR+0
0x1B7C	0x0E000727  	#120000000
0x1B80	0x87000393  	#60000000
0x1B84	0xFEFFFFF0  	#-983297
0x1B88	0xF7FDFFF1  	#-919555
; end of __Lib_ADC_123_32F20x_16ch_ADCx_Init
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 389 :: 		
; RCC_Clocks start address is: 0 (R0)
0x04A8	0xB082    SUB	SP, SP, #8
0x04AA	0xF8CDE000  STR	LR, [SP, #0]
0x04AE	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_4XX.c, 391 :: 		
;__Lib_System_4XX.c, 393 :: 		
0x04B0	0x4619    MOV	R1, R3
0x04B2	0x9101    STR	R1, [SP, #4]
0x04B4	0xF7FFFF1A  BL	_Get_Fosc_kHz+0
0x04B8	0xF24031E8  MOVW	R1, #1000
0x04BC	0xFB00F201  MUL	R2, R0, R1
0x04C0	0x9901    LDR	R1, [SP, #4]
0x04C2	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 396 :: 		
0x04C4	0x4917    LDR	R1, [PC, #92]
0x04C6	0x6809    LDR	R1, [R1, #0]
0x04C8	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 397 :: 		
0x04CC	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 398 :: 		
0x04CE	0x4916    LDR	R1, [PC, #88]
0x04D0	0x1889    ADDS	R1, R1, R2
0x04D2	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x04D4	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 400 :: 		
0x04D6	0x1D1A    ADDS	R2, R3, #4
0x04D8	0x6819    LDR	R1, [R3, #0]
0x04DA	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x04DC	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 403 :: 		
0x04DE	0x4911    LDR	R1, [PC, #68]
0x04E0	0x6809    LDR	R1, [R1, #0]
0x04E2	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 404 :: 		
0x04E6	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 405 :: 		
0x04E8	0x490F    LDR	R1, [PC, #60]
0x04EA	0x1889    ADDS	R1, R1, R2
0x04EC	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x04EE	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 407 :: 		
0x04F0	0xF2030208  ADDW	R2, R3, #8
0x04F4	0x1D19    ADDS	R1, R3, #4
0x04F6	0x6809    LDR	R1, [R1, #0]
0x04F8	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x04FA	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 410 :: 		
0x04FC	0x4909    LDR	R1, [PC, #36]
0x04FE	0x6809    LDR	R1, [R1, #0]
0x0500	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 411 :: 		
0x0504	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 412 :: 		
0x0506	0x4908    LDR	R1, [PC, #32]
0x0508	0x1889    ADDS	R1, R1, R2
0x050A	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x050C	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 414 :: 		
0x050E	0xF203020C  ADDW	R2, R3, #12
0x0512	0x1D19    ADDS	R1, R3, #4
; RCC_Clocks end address is: 12 (R3)
0x0514	0x6809    LDR	R1, [R1, #0]
0x0516	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0518	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 415 :: 		
L_end_RCC_GetClocksFrequency:
0x051A	0xF8DDE000  LDR	LR, [SP, #0]
0x051E	0xB002    ADD	SP, SP, #8
0x0520	0x4770    BX	LR
0x0522	0xBF00    NOP
0x0524	0x38084002  	RCC_CFGR+0
0x0528	0x007E2000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x02EC	0x4801    LDR	R0, [PC, #4]
0x02EE	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x02F0	0x4770    BX	LR
0x02F2	0xBF00    NOP
0x02F4	0x009C2000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_TP_TFT_Init:
;__Lib_TouchPanel_TFT.c, 41 :: 		
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x2678	0xB083    SUB	SP, SP, #12
0x267A	0xF8CDE000  STR	LR, [SP, #0]
0x267E	0xFA1FFB80  UXTH	R11, R0
0x2682	0xFA1FFC81  UXTH	R12, R1
0x2686	0xF88D2004  STRB	R2, [SP, #4]
0x268A	0xF88D3008  STRB	R3, [SP, #8]
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 44 (R11)
; display_height start address is: 48 (R12)
;__Lib_TouchPanel_TFT.c, 44 :: 		
0x268E	0xF2404014  MOVW	R0, #lo_addr(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 45 :: 		
0x2692	0xF2C40002  MOVT	R0, #hi_addr(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 46 :: 		
0x2696	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 47 :: 		
0x269A	0xEA4F2101  LSL	R1, R1, BitPos(DriveX_Right+0)
;__Lib_TouchPanel_TFT.c, 49 :: 		
0x269E	0x4A27    LDR	R2, [PC, #156]
0x26A0	0xB289    UXTH	R1, R1
0x26A2	0xF7FEF883  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 51 :: 		
0x26A6	0x2500    MOVS	R5, #0
0x26A8	0xB26D    SXTB	R5, R5
0x26AA	0x4C25    LDR	R4, [PC, #148]
0x26AC	0x6025    STR	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 56 :: 		
0x26AE	0xF2404014  MOVW	R0, #lo_addr(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 57 :: 		
0x26B2	0xF2C40002  MOVT	R0, #hi_addr(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 58 :: 		
0x26B6	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 59 :: 		
0x26BA	0xEA4F2141  LSL	R1, R1, BitPos(DriveY_Up+0)
;__Lib_TouchPanel_TFT.c, 61 :: 		
0x26BE	0x4A1F    LDR	R2, [PC, #124]
0x26C0	0xB289    UXTH	R1, R1
0x26C2	0xF7FEF873  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 63 :: 		
0x26C6	0x2500    MOVS	R5, #0
0x26C8	0xB26D    SXTB	R5, R5
0x26CA	0x4C1E    LDR	R4, [PC, #120]
0x26CC	0x6025    STR	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 68 :: 		
0x26CE	0xF2404014  MOVW	R0, #lo_addr(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 69 :: 		
0x26D2	0xF2C40002  MOVT	R0, #hi_addr(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 70 :: 		
0x26D6	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 71 :: 		
0x26DA	0xEA4F0141  LSL	R1, R1, BitPos(DriveX_Left+0)
;__Lib_TouchPanel_TFT.c, 73 :: 		
0x26DE	0xF04F0241  MOV	R2, #65
0x26E2	0xB289    UXTH	R1, R1
0x26E4	0xF7FEF862  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 76 :: 		
0x26E8	0xF2404014  MOVW	R0, #lo_addr(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 77 :: 		
0x26EC	0xF2C40002  MOVT	R0, #hi_addr(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 78 :: 		
0x26F0	0xF04F0101  MOV	R1, #1
;__Lib_TouchPanel_TFT.c, 79 :: 		
0x26F4	0xEA4F0101  LSL	R1, R1, BitPos(DriveY_Down+0)
;__Lib_TouchPanel_TFT.c, 81 :: 		
0x26F8	0xF04F0241  MOV	R2, #65
0x26FC	0xB289    UXTH	R1, R1
0x26FE	0xF7FEF855  BL	_GPIO_Config+0
;__Lib_TouchPanel_TFT.c, 83 :: 		
0x2702	0xF2403584  MOVW	R5, #900
0x2706	0xB22D    SXTH	R5, R5
0x2708	0x4C0F    LDR	R4, [PC, #60]
0x270A	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 84 :: 		
0x270C	0x4C0F    LDR	R4, [PC, #60]
0x270E	0xF8A4B000  STRH	R11, [R4, #0]
; display_width end address is: 44 (R11)
;__Lib_TouchPanel_TFT.c, 85 :: 		
0x2712	0x4C0F    LDR	R4, [PC, #60]
0x2714	0xF8A4C000  STRH	R12, [R4, #0]
; display_height end address is: 48 (R12)
;__Lib_TouchPanel_TFT.c, 86 :: 		
0x2718	0xF89D5004  LDRB	R5, [SP, #4]
0x271C	0x4C0D    LDR	R4, [PC, #52]
0x271E	0x7025    STRB	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 87 :: 		
0x2720	0xF89D5008  LDRB	R5, [SP, #8]
0x2724	0x4C0C    LDR	R4, [PC, #48]
0x2726	0x7025    STRB	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 88 :: 		
0x2728	0x2500    MOVS	R5, #0
0x272A	0x4C0C    LDR	R4, [PC, #48]
0x272C	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 89 :: 		
0x272E	0x2500    MOVS	R5, #0
0x2730	0x4C0B    LDR	R4, [PC, #44]
0x2732	0x8025    STRH	R5, [R4, #0]
;__Lib_TouchPanel_TFT.c, 90 :: 		
L_end_TP_TFT_Init:
0x2734	0xF8DDE000  LDR	LR, [SP, #0]
0x2738	0xB003    ADD	SP, SP, #12
0x273A	0x4770    BX	LR
0x273C	0x00140008  	#524308
0x2740	0x82A04240  	DriveX_Right+0
0x2744	0x82A44240  	DriveY_Up+0
0x2748	0x00DE2000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
0x274C	0x00EC2000  	__Lib_TouchPanel_TFT_DISP_WIDTH+0
0x2750	0x00EE2000  	__Lib_TouchPanel_TFT_DISP_HEIGHT+0
0x2754	0x00F02000  	__Lib_TouchPanel_TFT_ReadX_ChannelNo+0
0x2758	0x00F12000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x275C	0x00F22000  	__Lib_TouchPanel_TFT_x_coord_old+0
0x2760	0x00F42000  	__Lib_TouchPanel_TFT_y_coord_old+0
; end of _TP_TFT_Init
_TP_TFT_Set_ADC_Threshold:
;__Lib_TouchPanel_TFT.c, 29 :: 		
; threshold start address is: 0 (R0)
0x25D8	0xB081    SUB	SP, SP, #4
; threshold end address is: 0 (R0)
; threshold start address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 30 :: 		
0x25DA	0x4902    LDR	R1, [PC, #8]
0x25DC	0x8008    STRH	R0, [R1, #0]
; threshold end address is: 0 (R0)
;__Lib_TouchPanel_TFT.c, 31 :: 		
L_end_TP_TFT_Set_ADC_Threshold:
0x25DE	0xB001    ADD	SP, SP, #4
0x25E0	0x4770    BX	LR
0x25E2	0xBF00    NOP
0x25E4	0x00DE2000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
; end of _TP_TFT_Set_ADC_Threshold
_TFT_Fill_Screen:
;__Lib_TFT.c, 765 :: 		
0x25E8	0xB084    SUB	SP, SP, #16
0x25EA	0xF8CDE000  STR	LR, [SP, #0]
0x25EE	0xF8AD000C  STRH	R0, [SP, #12]
;__Lib_TFT.c, 767 :: 		
0x25F2	0x2200    MOVS	R2, #0
0x25F4	0xB252    SXTB	R2, R2
0x25F6	0x491A    LDR	R1, [PC, #104]
0x25F8	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 768 :: 		
0x25FA	0xF7FEFBD5  BL	__Lib_TFT_Is_SSD1963_Set+0
0x25FE	0xB168    CBZ	R0, L_TFT_Fill_Screen78
;__Lib_TFT.c, 769 :: 		
0x2600	0x4918    LDR	R1, [PC, #96]
0x2602	0x8809    LDRH	R1, [R1, #0]
0x2604	0x1E4C    SUBS	R4, R1, #1
0x2606	0x4918    LDR	R1, [PC, #96]
0x2608	0x8809    LDRH	R1, [R1, #0]
0x260A	0x1E49    SUBS	R1, R1, #1
0x260C	0xB2A3    UXTH	R3, R4
0x260E	0xB28A    UXTH	R2, R1
0x2610	0x2100    MOVS	R1, #0
0x2612	0x2000    MOVS	R0, #0
0x2614	0x4C15    LDR	R4, [PC, #84]
0x2616	0x6824    LDR	R4, [R4, #0]
0x2618	0x47A0    BLX	R4
0x261A	0xE004    B	L_TFT_Fill_Screen79
L_TFT_Fill_Screen78:
;__Lib_TFT.c, 771 :: 		
0x261C	0x2100    MOVS	R1, #0
0x261E	0x2000    MOVS	R0, #0
0x2620	0x4C13    LDR	R4, [PC, #76]
0x2622	0x6824    LDR	R4, [R4, #0]
0x2624	0x47A0    BLX	R4
L_TFT_Fill_Screen79:
;__Lib_TFT.c, 773 :: 		
0x2626	0x4910    LDR	R1, [PC, #64]
0x2628	0x880A    LDRH	R2, [R1, #0]
0x262A	0x490E    LDR	R1, [PC, #56]
0x262C	0x8809    LDRH	R1, [R1, #0]
0x262E	0x4351    MULS	R1, R2, R1
0x2630	0x9102    STR	R1, [SP, #8]
;__Lib_TFT.c, 774 :: 		
0x2632	0x2100    MOVS	R1, #0
0x2634	0x9101    STR	R1, [SP, #4]
L_TFT_Fill_Screen80:
0x2636	0x9A02    LDR	R2, [SP, #8]
0x2638	0x9901    LDR	R1, [SP, #4]
0x263A	0x4291    CMP	R1, R2
0x263C	0xD208    BCS	L_TFT_Fill_Screen81
;__Lib_TFT.c, 775 :: 		
0x263E	0xF8BD000C  LDRH	R0, [SP, #12]
0x2642	0x4C0C    LDR	R4, [PC, #48]
0x2644	0x6824    LDR	R4, [R4, #0]
0x2646	0x47A0    BLX	R4
;__Lib_TFT.c, 774 :: 		
0x2648	0x9901    LDR	R1, [SP, #4]
0x264A	0x1C49    ADDS	R1, R1, #1
0x264C	0x9101    STR	R1, [SP, #4]
;__Lib_TFT.c, 775 :: 		
0x264E	0xE7F2    B	L_TFT_Fill_Screen80
L_TFT_Fill_Screen81:
;__Lib_TFT.c, 776 :: 		
0x2650	0x2201    MOVS	R2, #1
0x2652	0xB252    SXTB	R2, R2
0x2654	0x4902    LDR	R1, [PC, #8]
0x2656	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 777 :: 		
L_end_TFT_Fill_Screen:
0x2658	0xF8DDE000  LDR	LR, [SP, #0]
0x265C	0xB004    ADD	SP, SP, #16
0x265E	0x4770    BX	LR
0x2660	0x02BC4242  	TFT_CS+0
0x2664	0x00A82000  	_TFT_DISP_HEIGHT+0
0x2668	0x00962000  	_TFT_DISP_WIDTH+0
0x266C	0x00A42000  	_TFT_SSD1963_Set_Address_Ptr+0
0x2670	0x00AC2000  	_TFT_Set_Address_Ptr+0
0x2674	0x00B02000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Fill_Screen
_TFT_Set_Address_SSD1963II:
;__Lib_TFT_Defs.c, 2724 :: 		void TFT_Set_Address_SSD1963II(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x185C	0xB083    SUB	SP, SP, #12
0x185E	0xF8CDE000  STR	LR, [SP, #0]
0x1862	0xB29E    UXTH	R6, R3
0x1864	0xB293    UXTH	R3, R2
0x1866	0xB28A    UXTH	R2, R1
0x1868	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2729 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x186A	0x4C49    LDR	R4, [PC, #292]
0x186C	0x8824    LDRH	R4, [R4, #0]
0x186E	0xF5B47FF0  CMP	R4, #480
0x1872	0xD805    BHI	L__TFT_Set_Address_SSD1963II224
0x1874	0x4C47    LDR	R4, [PC, #284]
0x1876	0x8824    LDRH	R4, [R4, #0]
0x1878	0xF5B47FF0  CMP	R4, #480
0x187C	0xD800    BHI	L__TFT_Set_Address_SSD1963II223
0x187E	0xE004    B	L_TFT_Set_Address_SSD1963II163
L__TFT_Set_Address_SSD1963II224:
L__TFT_Set_Address_SSD1963II223:
;__Lib_TFT_Defs.c, 2730 :: 		_width = 800;
; _width start address is: 32 (R8)
0x1880	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2731 :: 		_height = 480;
; _height start address is: 28 (R7)
0x1884	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2732 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x1888	0xE003    B	L_TFT_Set_Address_SSD1963II164
L_TFT_Set_Address_SSD1963II163:
;__Lib_TFT_Defs.c, 2734 :: 		_width = 480;
; _width start address is: 32 (R8)
0x188A	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2735 :: 		_height = 272;
; _height start address is: 28 (R7)
0x188E	0xF2401710  MOVW	R7, #272
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2736 :: 		}
L_TFT_Set_Address_SSD1963II164:
;__Lib_TFT_Defs.c, 2737 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x1892	0x4C41    LDR	R4, [PC, #260]
0x1894	0x7824    LDRB	R4, [R4, #0]
0x1896	0x2C5A    CMP	R4, #90
0x1898	0xD11D    BNE	L_TFT_Set_Address_SSD1963II165
;__Lib_TFT_Defs.c, 2738 :: 		if (Is_TFT_Rotated_180()) {
0x189A	0xF7FEFE57  BL	_Is_TFT_Rotated_180+0
0x189E	0xB168    CBZ	R0, L_TFT_Set_Address_SSD1963II166
; _height end address is: 28 (R7)
;__Lib_TFT_Defs.c, 2739 :: 		s_col = (_width - 1) - y2;
0x18A0	0xF1A80501  SUB	R5, R8, #1
0x18A4	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x18A6	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x18A8	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2740 :: 		e_col = (_width - 1) - y1;
0x18AC	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x18AE	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2741 :: 		s_page = x1;
0x18B2	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2742 :: 		e_page = x2;
0x18B6	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2743 :: 		} else {
0x18BA	0xE00B    B	L_TFT_Set_Address_SSD1963II167
L_TFT_Set_Address_SSD1963II166:
;__Lib_TFT_Defs.c, 2744 :: 		s_col = y1;
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x18BC	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2745 :: 		e_col = y2;
0x18C0	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2746 :: 		s_page = (_height - 1) - x2;
0x18C4	0x1E7D    SUBS	R5, R7, #1
0x18C6	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x18C8	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x18CA	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2747 :: 		e_page = (_height - 1) - x1;
0x18CE	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x18D0	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2748 :: 		}
L_TFT_Set_Address_SSD1963II167:
;__Lib_TFT_Defs.c, 2749 :: 		} else {
0x18D4	0xE01C    B	L_TFT_Set_Address_SSD1963II168
L_TFT_Set_Address_SSD1963II165:
;__Lib_TFT_Defs.c, 2750 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x18D6	0xF7FEFE39  BL	_Is_TFT_Rotated_180+0
0x18DA	0xB188    CBZ	R0, L_TFT_Set_Address_SSD1963II169
;__Lib_TFT_Defs.c, 2751 :: 		s_col = (_width - 1) - x2;
0x18DC	0xF1A80501  SUB	R5, R8, #1
0x18E0	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x18E2	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x18E4	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2752 :: 		e_col = (_width - 1) - x1;
0x18E8	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x18EA	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2753 :: 		s_page = (_height - 1) - y2;
0x18EE	0x1E7D    SUBS	R5, R7, #1
0x18F0	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x18F2	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x18F4	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2754 :: 		e_page = (_height - 1) - y1;
0x18F8	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x18FA	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2755 :: 		} else {
0x18FE	0xE007    B	L_TFT_Set_Address_SSD1963II170
L_TFT_Set_Address_SSD1963II169:
;__Lib_TFT_Defs.c, 2756 :: 		s_col = x1;
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x1900	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2757 :: 		e_col = x2;
0x1904	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2758 :: 		s_page = y1;
0x1908	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2759 :: 		e_page = y2;
0x190C	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2760 :: 		}
L_TFT_Set_Address_SSD1963II170:
;__Lib_TFT_Defs.c, 2761 :: 		}
L_TFT_Set_Address_SSD1963II168:
;__Lib_TFT_Defs.c, 2762 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x1910	0x202A    MOVS	R0, #42
0x1912	0x4C22    LDR	R4, [PC, #136]
0x1914	0x6824    LDR	R4, [R4, #0]
0x1916	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2763 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x1918	0xF8BD4004  LDRH	R4, [SP, #4]
0x191C	0x0A24    LSRS	R4, R4, #8
0x191E	0xB2E0    UXTB	R0, R4
0x1920	0x4C1F    LDR	R4, [PC, #124]
0x1922	0x6824    LDR	R4, [R4, #0]
0x1924	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2764 :: 		TFT_Write_Command_Ptr(s_col);
0x1926	0xF8BD0004  LDRH	R0, [SP, #4]
0x192A	0x4C1D    LDR	R4, [PC, #116]
0x192C	0x6824    LDR	R4, [R4, #0]
0x192E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2765 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x1930	0xF8BD4006  LDRH	R4, [SP, #6]
0x1934	0x0A24    LSRS	R4, R4, #8
0x1936	0xB2E0    UXTB	R0, R4
0x1938	0x4C19    LDR	R4, [PC, #100]
0x193A	0x6824    LDR	R4, [R4, #0]
0x193C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2766 :: 		TFT_Write_Command_Ptr(e_col);
0x193E	0xF8BD0006  LDRH	R0, [SP, #6]
0x1942	0x4C17    LDR	R4, [PC, #92]
0x1944	0x6824    LDR	R4, [R4, #0]
0x1946	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2768 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x1948	0x202B    MOVS	R0, #43
0x194A	0x4C14    LDR	R4, [PC, #80]
0x194C	0x6824    LDR	R4, [R4, #0]
0x194E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2769 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x1950	0xF8BD4008  LDRH	R4, [SP, #8]
0x1954	0x0A24    LSRS	R4, R4, #8
0x1956	0xB2E0    UXTB	R0, R4
0x1958	0x4C11    LDR	R4, [PC, #68]
0x195A	0x6824    LDR	R4, [R4, #0]
0x195C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2770 :: 		TFT_Write_Command_Ptr(s_page);
0x195E	0xF8BD0008  LDRH	R0, [SP, #8]
0x1962	0x4C0F    LDR	R4, [PC, #60]
0x1964	0x6824    LDR	R4, [R4, #0]
0x1966	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2771 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x1968	0xF8BD400A  LDRH	R4, [SP, #10]
0x196C	0x0A24    LSRS	R4, R4, #8
0x196E	0xB2E0    UXTB	R0, R4
0x1970	0x4C0B    LDR	R4, [PC, #44]
0x1972	0x6824    LDR	R4, [R4, #0]
0x1974	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2772 :: 		TFT_Write_Command_Ptr(e_page);
0x1976	0xF8BD000A  LDRH	R0, [SP, #10]
0x197A	0x4C09    LDR	R4, [PC, #36]
0x197C	0x6824    LDR	R4, [R4, #0]
0x197E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2773 :: 		TFT_Set_Index_Ptr(0x2C);
0x1980	0x202C    MOVS	R0, #44
0x1982	0x4C06    LDR	R4, [PC, #24]
0x1984	0x6824    LDR	R4, [R4, #0]
0x1986	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2774 :: 		}
L_end_TFT_Set_Address_SSD1963II:
0x1988	0xF8DDE000  LDR	LR, [SP, #0]
0x198C	0xB003    ADD	SP, SP, #12
0x198E	0x4770    BX	LR
0x1990	0x00962000  	_TFT_DISP_WIDTH+0
0x1994	0x00A82000  	_TFT_DISP_HEIGHT+0
0x1998	0x00922000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x199C	0x00E42000  	_TFT_Set_Index_Ptr+0
0x19A0	0x00E82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963II
_TFT_Set_Address:
;__Lib_TFT_Defs.c, 307 :: 		void TFT_Set_Address(unsigned int x, unsigned int y) {
0x17E4	0xB083    SUB	SP, SP, #12
0x17E6	0xF8CDE000  STR	LR, [SP, #0]
0x17EA	0xF8AD0004  STRH	R0, [SP, #4]
0x17EE	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 308 :: 		TFT_Set_Index_Ptr(0x02);
0x17F2	0x2002    MOVS	R0, #2
0x17F4	0x4C17    LDR	R4, [PC, #92]
0x17F6	0x6824    LDR	R4, [R4, #0]
0x17F8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 309 :: 		TFT_Write_Command_Ptr(x>>8);
0x17FA	0xF8BD2004  LDRH	R2, [SP, #4]
0x17FE	0x0A14    LSRS	R4, R2, #8
0x1800	0xB2E0    UXTB	R0, R4
0x1802	0x4C15    LDR	R4, [PC, #84]
0x1804	0x6824    LDR	R4, [R4, #0]
0x1806	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 310 :: 		TFT_Set_Index_Ptr(0x03);
0x1808	0x2003    MOVS	R0, #3
0x180A	0x4C12    LDR	R4, [PC, #72]
0x180C	0x6824    LDR	R4, [R4, #0]
0x180E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 311 :: 		TFT_Write_Command_Ptr(x);
0x1810	0xF8BD0004  LDRH	R0, [SP, #4]
0x1814	0x4C10    LDR	R4, [PC, #64]
0x1816	0x6824    LDR	R4, [R4, #0]
0x1818	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 312 :: 		TFT_Set_Index_Ptr(0x06);
0x181A	0x2006    MOVS	R0, #6
0x181C	0x4C0D    LDR	R4, [PC, #52]
0x181E	0x6824    LDR	R4, [R4, #0]
0x1820	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 313 :: 		TFT_Write_Command_Ptr(y>>8);
0x1822	0xF8BD2008  LDRH	R2, [SP, #8]
0x1826	0x0A14    LSRS	R4, R2, #8
0x1828	0xB2E0    UXTB	R0, R4
0x182A	0x4C0B    LDR	R4, [PC, #44]
0x182C	0x6824    LDR	R4, [R4, #0]
0x182E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 314 :: 		TFT_Set_Index_Ptr(0x07);
0x1830	0x2007    MOVS	R0, #7
0x1832	0x4C08    LDR	R4, [PC, #32]
0x1834	0x6824    LDR	R4, [R4, #0]
0x1836	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 315 :: 		TFT_Write_Command_Ptr(y);
0x1838	0xF8BD0008  LDRH	R0, [SP, #8]
0x183C	0x4C06    LDR	R4, [PC, #24]
0x183E	0x6824    LDR	R4, [R4, #0]
0x1840	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 316 :: 		TFT_Set_Index_Ptr(0x22);
0x1842	0x2022    MOVS	R0, #34
0x1844	0x4C03    LDR	R4, [PC, #12]
0x1846	0x6824    LDR	R4, [R4, #0]
0x1848	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 317 :: 		}
L_end_TFT_Set_Address:
0x184A	0xF8DDE000  LDR	LR, [SP, #0]
0x184E	0xB003    ADD	SP, SP, #12
0x1850	0x4770    BX	LR
0x1852	0xBF00    NOP
0x1854	0x00E42000  	_TFT_Set_Index_Ptr+0
0x1858	0x00E82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address
_TFT_Set_Address_SST7715R:
;__Lib_TFT_Defs.c, 416 :: 		void TFT_Set_Address_SST7715R(unsigned int x, unsigned int y) {
0x177C	0xB083    SUB	SP, SP, #12
0x177E	0xF8CDE000  STR	LR, [SP, #0]
0x1782	0xF8AD0004  STRH	R0, [SP, #4]
0x1786	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 417 :: 		TFT_Set_Index_Ptr(0x2A);
0x178A	0x202A    MOVS	R0, #42
0x178C	0x4C13    LDR	R4, [PC, #76]
0x178E	0x6824    LDR	R4, [R4, #0]
0x1790	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 418 :: 		TFT_Write_Command_Ptr(x>>8);
0x1792	0xF8BD2004  LDRH	R2, [SP, #4]
0x1796	0x0A14    LSRS	R4, R2, #8
0x1798	0xB2E0    UXTB	R0, R4
0x179A	0x4C11    LDR	R4, [PC, #68]
0x179C	0x6824    LDR	R4, [R4, #0]
0x179E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 419 :: 		TFT_Write_Command_Ptr(x);
0x17A0	0xF8BD0004  LDRH	R0, [SP, #4]
0x17A4	0x4C0E    LDR	R4, [PC, #56]
0x17A6	0x6824    LDR	R4, [R4, #0]
0x17A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 420 :: 		TFT_Set_Index_Ptr(0x2B);
0x17AA	0x202B    MOVS	R0, #43
0x17AC	0x4C0B    LDR	R4, [PC, #44]
0x17AE	0x6824    LDR	R4, [R4, #0]
0x17B0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 421 :: 		TFT_Write_Command_Ptr(y>>8);
0x17B2	0xF8BD2008  LDRH	R2, [SP, #8]
0x17B6	0x0A14    LSRS	R4, R2, #8
0x17B8	0xB2E0    UXTB	R0, R4
0x17BA	0x4C09    LDR	R4, [PC, #36]
0x17BC	0x6824    LDR	R4, [R4, #0]
0x17BE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 422 :: 		TFT_Write_Command_Ptr(y);
0x17C0	0xF8BD0008  LDRH	R0, [SP, #8]
0x17C4	0x4C06    LDR	R4, [PC, #24]
0x17C6	0x6824    LDR	R4, [R4, #0]
0x17C8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 423 :: 		TFT_Set_Index_Ptr(0x2C);
0x17CA	0x202C    MOVS	R0, #44
0x17CC	0x4C03    LDR	R4, [PC, #12]
0x17CE	0x6824    LDR	R4, [R4, #0]
0x17D0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 424 :: 		}
L_end_TFT_Set_Address_SST7715R:
0x17D2	0xF8DDE000  LDR	LR, [SP, #0]
0x17D6	0xB003    ADD	SP, SP, #12
0x17D8	0x4770    BX	LR
0x17DA	0xBF00    NOP
0x17DC	0x00E42000  	_TFT_Set_Index_Ptr+0
0x17E0	0x00E82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SST7715R
_TFT_Set_Address_HX8352A:
;__Lib_TFT_Defs.c, 641 :: 		void TFT_Set_Address_HX8352A(unsigned int x, unsigned int y) {
0x19A4	0xB083    SUB	SP, SP, #12
0x19A6	0xF8CDE000  STR	LR, [SP, #0]
0x19AA	0xF8AD0004  STRH	R0, [SP, #4]
0x19AE	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 642 :: 		if (TFT_Disp_Rotation == 90) {
0x19B2	0x4A2E    LDR	R2, [PC, #184]
0x19B4	0x7812    LDRB	R2, [R2, #0]
0x19B6	0x2A5A    CMP	R2, #90
0x19B8	0xD128    BNE	L_TFT_Set_Address_HX8352A26
;__Lib_TFT_Defs.c, 643 :: 		TFT_Set_Index_Ptr(0x02);
0x19BA	0x2002    MOVS	R0, #2
0x19BC	0x4C2C    LDR	R4, [PC, #176]
0x19BE	0x6824    LDR	R4, [R4, #0]
0x19C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 644 :: 		TFT_Write_Command_Ptr(x>>8);
0x19C2	0xF8BD2004  LDRH	R2, [SP, #4]
0x19C6	0x0A14    LSRS	R4, R2, #8
0x19C8	0xB2E0    UXTB	R0, R4
0x19CA	0x4C2A    LDR	R4, [PC, #168]
0x19CC	0x6824    LDR	R4, [R4, #0]
0x19CE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 645 :: 		TFT_Set_Index_Ptr(0x03);
0x19D0	0x2003    MOVS	R0, #3
0x19D2	0x4C27    LDR	R4, [PC, #156]
0x19D4	0x6824    LDR	R4, [R4, #0]
0x19D6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 646 :: 		TFT_Write_Command_Ptr(x);
0x19D8	0xF8BD0004  LDRH	R0, [SP, #4]
0x19DC	0x4C25    LDR	R4, [PC, #148]
0x19DE	0x6824    LDR	R4, [R4, #0]
0x19E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 647 :: 		TFT_Set_Index_Ptr(0x06);
0x19E2	0x2006    MOVS	R0, #6
0x19E4	0x4C22    LDR	R4, [PC, #136]
0x19E6	0x6824    LDR	R4, [R4, #0]
0x19E8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 648 :: 		TFT_Write_Command_Ptr(y>>8);
0x19EA	0xF8BD2008  LDRH	R2, [SP, #8]
0x19EE	0x0A14    LSRS	R4, R2, #8
0x19F0	0xB2E0    UXTB	R0, R4
0x19F2	0x4C20    LDR	R4, [PC, #128]
0x19F4	0x6824    LDR	R4, [R4, #0]
0x19F6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 649 :: 		TFT_Set_Index_Ptr(0x07);
0x19F8	0x2007    MOVS	R0, #7
0x19FA	0x4C1D    LDR	R4, [PC, #116]
0x19FC	0x6824    LDR	R4, [R4, #0]
0x19FE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 650 :: 		TFT_Write_Command_Ptr(y);
0x1A00	0xF8BD0008  LDRH	R0, [SP, #8]
0x1A04	0x4C1B    LDR	R4, [PC, #108]
0x1A06	0x6824    LDR	R4, [R4, #0]
0x1A08	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 651 :: 		}
0x1A0A	0xE027    B	L_TFT_Set_Address_HX8352A27
L_TFT_Set_Address_HX8352A26:
;__Lib_TFT_Defs.c, 653 :: 		TFT_Set_Index_Ptr(0x02);
0x1A0C	0x2002    MOVS	R0, #2
0x1A0E	0x4C18    LDR	R4, [PC, #96]
0x1A10	0x6824    LDR	R4, [R4, #0]
0x1A12	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 654 :: 		TFT_Write_Command_Ptr(y>>8);
0x1A14	0xF8BD2008  LDRH	R2, [SP, #8]
0x1A18	0x0A14    LSRS	R4, R2, #8
0x1A1A	0xB2E0    UXTB	R0, R4
0x1A1C	0x4C15    LDR	R4, [PC, #84]
0x1A1E	0x6824    LDR	R4, [R4, #0]
0x1A20	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 655 :: 		TFT_Set_Index_Ptr(0x03);
0x1A22	0x2003    MOVS	R0, #3
0x1A24	0x4C12    LDR	R4, [PC, #72]
0x1A26	0x6824    LDR	R4, [R4, #0]
0x1A28	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 656 :: 		TFT_Write_Command_Ptr(y);
0x1A2A	0xF8BD0008  LDRH	R0, [SP, #8]
0x1A2E	0x4C11    LDR	R4, [PC, #68]
0x1A30	0x6824    LDR	R4, [R4, #0]
0x1A32	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 657 :: 		TFT_Set_Index_Ptr(0x06);
0x1A34	0x2006    MOVS	R0, #6
0x1A36	0x4C0E    LDR	R4, [PC, #56]
0x1A38	0x6824    LDR	R4, [R4, #0]
0x1A3A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 658 :: 		TFT_Write_Command_Ptr(x>>8);
0x1A3C	0xF8BD2004  LDRH	R2, [SP, #4]
0x1A40	0x0A14    LSRS	R4, R2, #8
0x1A42	0xB2E0    UXTB	R0, R4
0x1A44	0x4C0B    LDR	R4, [PC, #44]
0x1A46	0x6824    LDR	R4, [R4, #0]
0x1A48	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 659 :: 		TFT_Set_Index_Ptr(0x07);
0x1A4A	0x2007    MOVS	R0, #7
0x1A4C	0x4C08    LDR	R4, [PC, #32]
0x1A4E	0x6824    LDR	R4, [R4, #0]
0x1A50	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 660 :: 		TFT_Write_Command_Ptr(x);
0x1A52	0xF8BD0004  LDRH	R0, [SP, #4]
0x1A56	0x4C07    LDR	R4, [PC, #28]
0x1A58	0x6824    LDR	R4, [R4, #0]
0x1A5A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 661 :: 		}
L_TFT_Set_Address_HX8352A27:
;__Lib_TFT_Defs.c, 662 :: 		TFT_Set_Index_Ptr(0x22);
0x1A5C	0x2022    MOVS	R0, #34
0x1A5E	0x4C04    LDR	R4, [PC, #16]
0x1A60	0x6824    LDR	R4, [R4, #0]
0x1A62	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 663 :: 		}
L_end_TFT_Set_Address_HX8352A:
0x1A64	0xF8DDE000  LDR	LR, [SP, #0]
0x1A68	0xB003    ADD	SP, SP, #12
0x1A6A	0x4770    BX	LR
0x1A6C	0x00922000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x1A70	0x00E42000  	_TFT_Set_Index_Ptr+0
0x1A74	0x00E82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_HX8352A
_TFT_Set_Address_R61526:
;__Lib_TFT_Defs.c, 907 :: 		void TFT_Set_Address_R61526(unsigned int x, unsigned int y) {
0x1B8C	0xB083    SUB	SP, SP, #12
0x1B8E	0xF8CDE000  STR	LR, [SP, #0]
0x1B92	0xF8AD0004  STRH	R0, [SP, #4]
0x1B96	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 908 :: 		TFT_Set_Index_Ptr(0x2A);
0x1B9A	0x202A    MOVS	R0, #42
0x1B9C	0x4C13    LDR	R4, [PC, #76]
0x1B9E	0x6824    LDR	R4, [R4, #0]
0x1BA0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 909 :: 		TFT_Write_Command_Ptr(x>>8);
0x1BA2	0xF8BD2004  LDRH	R2, [SP, #4]
0x1BA6	0x0A14    LSRS	R4, R2, #8
0x1BA8	0xB2E0    UXTB	R0, R4
0x1BAA	0x4C11    LDR	R4, [PC, #68]
0x1BAC	0x6824    LDR	R4, [R4, #0]
0x1BAE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 910 :: 		TFT_Write_Command_Ptr(x);
0x1BB0	0xF8BD0004  LDRH	R0, [SP, #4]
0x1BB4	0x4C0E    LDR	R4, [PC, #56]
0x1BB6	0x6824    LDR	R4, [R4, #0]
0x1BB8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 911 :: 		TFT_Set_Index_Ptr(0x2B);
0x1BBA	0x202B    MOVS	R0, #43
0x1BBC	0x4C0B    LDR	R4, [PC, #44]
0x1BBE	0x6824    LDR	R4, [R4, #0]
0x1BC0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 912 :: 		TFT_Write_Command_Ptr(y>>8);
0x1BC2	0xF8BD2008  LDRH	R2, [SP, #8]
0x1BC6	0x0A14    LSRS	R4, R2, #8
0x1BC8	0xB2E0    UXTB	R0, R4
0x1BCA	0x4C09    LDR	R4, [PC, #36]
0x1BCC	0x6824    LDR	R4, [R4, #0]
0x1BCE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 913 :: 		TFT_Write_Command_Ptr(y);
0x1BD0	0xF8BD0008  LDRH	R0, [SP, #8]
0x1BD4	0x4C06    LDR	R4, [PC, #24]
0x1BD6	0x6824    LDR	R4, [R4, #0]
0x1BD8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 914 :: 		TFT_Set_Index_Ptr(0x2C);
0x1BDA	0x202C    MOVS	R0, #44
0x1BDC	0x4C03    LDR	R4, [PC, #12]
0x1BDE	0x6824    LDR	R4, [R4, #0]
0x1BE0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 915 :: 		}
L_end_TFT_Set_Address_R61526:
0x1BE2	0xF8DDE000  LDR	LR, [SP, #0]
0x1BE6	0xB003    ADD	SP, SP, #12
0x1BE8	0x4770    BX	LR
0x1BEA	0xBF00    NOP
0x1BEC	0x00E42000  	_TFT_Set_Index_Ptr+0
0x1BF0	0x00E82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_R61526
_TFT_Set_Address_ILI9481:
;__Lib_TFT_Defs.c, 1407 :: 		void TFT_Set_Address_ILI9481(unsigned int x, unsigned int y) {
0x0EC0	0xB083    SUB	SP, SP, #12
0x0EC2	0xF8CDE000  STR	LR, [SP, #0]
0x0EC6	0xF8AD0004  STRH	R0, [SP, #4]
0x0ECA	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1408 :: 		TFT_Set_Index_Ptr(0x2A);
0x0ECE	0x202A    MOVS	R0, #42
0x0ED0	0x4C13    LDR	R4, [PC, #76]
0x0ED2	0x6824    LDR	R4, [R4, #0]
0x0ED4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1409 :: 		TFT_Write_Command_Ptr(x>>8);
0x0ED6	0xF8BD2004  LDRH	R2, [SP, #4]
0x0EDA	0x0A14    LSRS	R4, R2, #8
0x0EDC	0xB2E0    UXTB	R0, R4
0x0EDE	0x4C11    LDR	R4, [PC, #68]
0x0EE0	0x6824    LDR	R4, [R4, #0]
0x0EE2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1410 :: 		TFT_Write_Command_Ptr(x);
0x0EE4	0xF8BD0004  LDRH	R0, [SP, #4]
0x0EE8	0x4C0E    LDR	R4, [PC, #56]
0x0EEA	0x6824    LDR	R4, [R4, #0]
0x0EEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1411 :: 		TFT_Set_Index_Ptr(0x2B);
0x0EEE	0x202B    MOVS	R0, #43
0x0EF0	0x4C0B    LDR	R4, [PC, #44]
0x0EF2	0x6824    LDR	R4, [R4, #0]
0x0EF4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1412 :: 		TFT_Write_Command_Ptr(y>>8);
0x0EF6	0xF8BD2008  LDRH	R2, [SP, #8]
0x0EFA	0x0A14    LSRS	R4, R2, #8
0x0EFC	0xB2E0    UXTB	R0, R4
0x0EFE	0x4C09    LDR	R4, [PC, #36]
0x0F00	0x6824    LDR	R4, [R4, #0]
0x0F02	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1413 :: 		TFT_Write_Command_Ptr(y);
0x0F04	0xF8BD0008  LDRH	R0, [SP, #8]
0x0F08	0x4C06    LDR	R4, [PC, #24]
0x0F0A	0x6824    LDR	R4, [R4, #0]
0x0F0C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1414 :: 		TFT_Set_Index_Ptr(0x2C);
0x0F0E	0x202C    MOVS	R0, #44
0x0F10	0x4C03    LDR	R4, [PC, #12]
0x0F12	0x6824    LDR	R4, [R4, #0]
0x0F14	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1415 :: 		}
L_end_TFT_Set_Address_ILI9481:
0x0F16	0xF8DDE000  LDR	LR, [SP, #0]
0x0F1A	0xB003    ADD	SP, SP, #12
0x0F1C	0x4770    BX	LR
0x0F1E	0xBF00    NOP
0x0F20	0x00E42000  	_TFT_Set_Index_Ptr+0
0x0F24	0x00E82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9481
_TFT_Set_Address_ILI9342:
;__Lib_TFT_Defs.c, 1664 :: 		void TFT_Set_Address_ILI9342(unsigned int x, unsigned int y) {
0x0AFC	0xB083    SUB	SP, SP, #12
0x0AFE	0xF8CDE000  STR	LR, [SP, #0]
0x0B02	0xF8AD0004  STRH	R0, [SP, #4]
0x0B06	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1665 :: 		TFT_Set_Index_Ptr(0x2A);
0x0B0A	0x202A    MOVS	R0, #42
0x0B0C	0x4C13    LDR	R4, [PC, #76]
0x0B0E	0x6824    LDR	R4, [R4, #0]
0x0B10	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1666 :: 		TFT_Write_Command_Ptr(x>>8);
0x0B12	0xF8BD2004  LDRH	R2, [SP, #4]
0x0B16	0x0A14    LSRS	R4, R2, #8
0x0B18	0xB2E0    UXTB	R0, R4
0x0B1A	0x4C11    LDR	R4, [PC, #68]
0x0B1C	0x6824    LDR	R4, [R4, #0]
0x0B1E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1667 :: 		TFT_Write_Command_Ptr(x);
0x0B20	0xF8BD0004  LDRH	R0, [SP, #4]
0x0B24	0x4C0E    LDR	R4, [PC, #56]
0x0B26	0x6824    LDR	R4, [R4, #0]
0x0B28	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1668 :: 		TFT_Set_Index_Ptr(0x2B);
0x0B2A	0x202B    MOVS	R0, #43
0x0B2C	0x4C0B    LDR	R4, [PC, #44]
0x0B2E	0x6824    LDR	R4, [R4, #0]
0x0B30	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1669 :: 		TFT_Write_Command_Ptr(y>>8);
0x0B32	0xF8BD2008  LDRH	R2, [SP, #8]
0x0B36	0x0A14    LSRS	R4, R2, #8
0x0B38	0xB2E0    UXTB	R0, R4
0x0B3A	0x4C09    LDR	R4, [PC, #36]
0x0B3C	0x6824    LDR	R4, [R4, #0]
0x0B3E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1670 :: 		TFT_Write_Command_Ptr(y);
0x0B40	0xF8BD0008  LDRH	R0, [SP, #8]
0x0B44	0x4C06    LDR	R4, [PC, #24]
0x0B46	0x6824    LDR	R4, [R4, #0]
0x0B48	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1671 :: 		TFT_Set_Index_Ptr(0x2C);
0x0B4A	0x202C    MOVS	R0, #44
0x0B4C	0x4C03    LDR	R4, [PC, #12]
0x0B4E	0x6824    LDR	R4, [R4, #0]
0x0B50	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1672 :: 		}
L_end_TFT_Set_Address_ILI9342:
0x0B52	0xF8DDE000  LDR	LR, [SP, #0]
0x0B56	0xB003    ADD	SP, SP, #12
0x0B58	0x4770    BX	LR
0x0B5A	0xBF00    NOP
0x0B5C	0x00E42000  	_TFT_Set_Index_Ptr+0
0x0B60	0x00E82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9342
_TFT_Set_Address_ILI9340:
;__Lib_TFT_Defs.c, 2462 :: 		void TFT_Set_Address_ILI9340(unsigned int x, unsigned int y) {
0x0A94	0xB083    SUB	SP, SP, #12
0x0A96	0xF8CDE000  STR	LR, [SP, #0]
0x0A9A	0xF8AD0004  STRH	R0, [SP, #4]
0x0A9E	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 2463 :: 		TFT_Set_Index_Ptr(0x2A);
0x0AA2	0x202A    MOVS	R0, #42
0x0AA4	0x4C13    LDR	R4, [PC, #76]
0x0AA6	0x6824    LDR	R4, [R4, #0]
0x0AA8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2464 :: 		TFT_Write_Command_Ptr(x>>8);
0x0AAA	0xF8BD2004  LDRH	R2, [SP, #4]
0x0AAE	0x0A14    LSRS	R4, R2, #8
0x0AB0	0xB2E0    UXTB	R0, R4
0x0AB2	0x4C11    LDR	R4, [PC, #68]
0x0AB4	0x6824    LDR	R4, [R4, #0]
0x0AB6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2465 :: 		TFT_Write_Command_Ptr(x);
0x0AB8	0xF8BD0004  LDRH	R0, [SP, #4]
0x0ABC	0x4C0E    LDR	R4, [PC, #56]
0x0ABE	0x6824    LDR	R4, [R4, #0]
0x0AC0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2466 :: 		TFT_Set_Index_Ptr(0x2B);
0x0AC2	0x202B    MOVS	R0, #43
0x0AC4	0x4C0B    LDR	R4, [PC, #44]
0x0AC6	0x6824    LDR	R4, [R4, #0]
0x0AC8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2467 :: 		TFT_Write_Command_Ptr(y>>8);
0x0ACA	0xF8BD2008  LDRH	R2, [SP, #8]
0x0ACE	0x0A14    LSRS	R4, R2, #8
0x0AD0	0xB2E0    UXTB	R0, R4
0x0AD2	0x4C09    LDR	R4, [PC, #36]
0x0AD4	0x6824    LDR	R4, [R4, #0]
0x0AD6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2468 :: 		TFT_Write_Command_Ptr(y);
0x0AD8	0xF8BD0008  LDRH	R0, [SP, #8]
0x0ADC	0x4C06    LDR	R4, [PC, #24]
0x0ADE	0x6824    LDR	R4, [R4, #0]
0x0AE0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2469 :: 		TFT_Set_Index_Ptr(0x2C);
0x0AE2	0x202C    MOVS	R0, #44
0x0AE4	0x4C03    LDR	R4, [PC, #12]
0x0AE6	0x6824    LDR	R4, [R4, #0]
0x0AE8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2470 :: 		}
L_end_TFT_Set_Address_ILI9340:
0x0AEA	0xF8DDE000  LDR	LR, [SP, #0]
0x0AEE	0xB003    ADD	SP, SP, #12
0x0AF0	0x4770    BX	LR
0x0AF2	0xBF00    NOP
0x0AF4	0x00E42000  	_TFT_Set_Index_Ptr+0
0x0AF8	0x00E82000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9340
_UART1_Write:
;__Lib_UART_123_45_6.c, 41 :: 		
; _data start address is: 0 (R0)
0x0B64	0xB081    SUB	SP, SP, #4
0x0B66	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 42 :: 		
0x0B6A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0B6C	0x4803    LDR	R0, [PC, #12]
0x0B6E	0xF7FFFCDD  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 43 :: 		
L_end_UART1_Write:
0x0B72	0xF8DDE000  LDR	LR, [SP, #0]
0x0B76	0xB001    ADD	SP, SP, #4
0x0B78	0x4770    BX	LR
0x0B7A	0xBF00    NOP
0x0B7C	0x10004001  	USART1_SR+0
; end of _UART1_Write
__Lib_UART_123_45_6_UARTx_Write:
;__Lib_UART_123_45_6.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x052C	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x052E	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x0532	0x4601    MOV	R1, R0
0x0534	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45_6.c, 36 :: 		
L___Lib_UART_123_45_6_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x0538	0x680B    LDR	R3, [R1, #0]
0x053A	0xF3C312C0  UBFX	R2, R3, #7, #1
0x053E	0xB902    CBNZ	R2, L___Lib_UART_123_45_6_UARTx_Write1
;__Lib_UART_123_45_6.c, 37 :: 		
0x0540	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Write0
L___Lib_UART_123_45_6_UARTx_Write1:
;__Lib_UART_123_45_6.c, 38 :: 		
0x0542	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x0544	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 39 :: 		
L_end_UARTx_Write:
0x0546	0xB001    ADD	SP, SP, #4
0x0548	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write
_UART2_Write:
;__Lib_UART_123_45_6.c, 45 :: 		
; _data start address is: 0 (R0)
0x0B80	0xB081    SUB	SP, SP, #4
0x0B82	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 46 :: 		
0x0B86	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0B88	0x4803    LDR	R0, [PC, #12]
0x0B8A	0xF7FFFCCF  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 47 :: 		
L_end_UART2_Write:
0x0B8E	0xF8DDE000  LDR	LR, [SP, #0]
0x0B92	0xB001    ADD	SP, SP, #4
0x0B94	0x4770    BX	LR
0x0B96	0xBF00    NOP
0x0B98	0x44004000  	USART2_SR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_123_45_6.c, 49 :: 		
; _data start address is: 0 (R0)
0x09DC	0xB081    SUB	SP, SP, #4
0x09DE	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 50 :: 		
0x09E2	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x09E4	0x4803    LDR	R0, [PC, #12]
0x09E6	0xF7FFFDA1  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 51 :: 		
L_end_UART3_Write:
0x09EA	0xF8DDE000  LDR	LR, [SP, #0]
0x09EE	0xB001    ADD	SP, SP, #4
0x09F0	0x4770    BX	LR
0x09F2	0xBF00    NOP
0x09F4	0x48004000  	USART3_SR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_123_45_6.c, 53 :: 		
; _data start address is: 0 (R0)
0x09F8	0xB081    SUB	SP, SP, #4
0x09FA	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 54 :: 		
0x09FE	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0A00	0x4803    LDR	R0, [PC, #12]
0x0A02	0xF7FFFD93  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 55 :: 		
L_end_UART4_Write:
0x0A06	0xF8DDE000  LDR	LR, [SP, #0]
0x0A0A	0xB001    ADD	SP, SP, #4
0x0A0C	0x4770    BX	LR
0x0A0E	0xBF00    NOP
0x0A10	0x4C004000  	UART4_SR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_123_45_6.c, 57 :: 		
; _data start address is: 0 (R0)
0x0A78	0xB081    SUB	SP, SP, #4
0x0A7A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 58 :: 		
0x0A7E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0A80	0x4803    LDR	R0, [PC, #12]
0x0A82	0xF7FFFD53  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 59 :: 		
L_end_UART5_Write:
0x0A86	0xF8DDE000  LDR	LR, [SP, #0]
0x0A8A	0xB001    ADD	SP, SP, #4
0x0A8C	0x4770    BX	LR
0x0A8E	0xBF00    NOP
0x0A90	0x50004000  	UART5_SR+0
; end of _UART5_Write
_UART6_Write:
;__Lib_UART_123_45_6.c, 61 :: 		
; _data start address is: 0 (R0)
0x0E18	0xB081    SUB	SP, SP, #4
0x0E1A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 62 :: 		
0x0E1E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0E20	0x4803    LDR	R0, [PC, #12]
0x0E22	0xF7FFFB83  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 63 :: 		
L_end_UART6_Write:
0x0E26	0xF8DDE000  LDR	LR, [SP, #0]
0x0E2A	0xB001    ADD	SP, SP, #4
0x0E2C	0x4770    BX	LR
0x0E2E	0xBF00    NOP
0x0E30	0x14004001  	USART6_SR+0
; end of _UART6_Write
_TFT_Write_Data:
;__Lib_TFT_Defs.c, 325 :: 		void TFT_Write_Data(unsigned int _data) {
0x0DB8	0xB083    SUB	SP, SP, #12
0x0DBA	0xF8CDE000  STR	LR, [SP, #0]
0x0DBE	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_TFT_Defs.c, 326 :: 		TFT_RS = 1;
0x0DC2	0x2201    MOVS	R2, #1
0x0DC4	0xB252    SXTB	R2, R2
0x0DC6	0x4912    LDR	R1, [PC, #72]
0x0DC8	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 327 :: 		Write_to_Port(Hi(_data));
0x0DCA	0xA901    ADD	R1, SP, #4
0x0DCC	0x9102    STR	R1, [SP, #8]
0x0DCE	0x1C49    ADDS	R1, R1, #1
0x0DD0	0x7809    LDRB	R1, [R1, #0]
0x0DD2	0xB2C8    UXTB	R0, R1
0x0DD4	0xF7FFFA7E  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 328 :: 		TFT_Write_Strobe();
0x0DD8	0x2200    MOVS	R2, #0
0x0DDA	0xB252    SXTB	R2, R2
0x0DDC	0x490D    LDR	R1, [PC, #52]
0x0DDE	0x600A    STR	R2, [R1, #0]
0x0DE0	0xBF00    NOP
0x0DE2	0x2201    MOVS	R2, #1
0x0DE4	0xB252    SXTB	R2, R2
0x0DE6	0x490B    LDR	R1, [PC, #44]
0x0DE8	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 329 :: 		Write_to_Port(Lo(_data));
0x0DEA	0x9902    LDR	R1, [SP, #8]
0x0DEC	0x7809    LDRB	R1, [R1, #0]
0x0DEE	0xB2C8    UXTB	R0, R1
0x0DF0	0xF7FFFA70  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 330 :: 		TFT_Write_Strobe();
0x0DF4	0x2200    MOVS	R2, #0
0x0DF6	0xB252    SXTB	R2, R2
0x0DF8	0x4906    LDR	R1, [PC, #24]
0x0DFA	0x600A    STR	R2, [R1, #0]
0x0DFC	0xBF00    NOP
0x0DFE	0x2201    MOVS	R2, #1
0x0E00	0xB252    SXTB	R2, R2
0x0E02	0x4904    LDR	R1, [PC, #16]
0x0E04	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 331 :: 		}
L_end_TFT_Write_Data:
0x0E06	0xF8DDE000  LDR	LR, [SP, #0]
0x0E0A	0xB003    ADD	SP, SP, #12
0x0E0C	0x4770    BX	LR
0x0E0E	0xBF00    NOP
0x0E10	0x02B04242  	TFT_RS+0
0x0E14	0x02AC4242  	TFT_WR+0
; end of _TFT_Write_Data
_TFT_16bit_Write_Data:
;__Lib_TFT_Defs.c, 339 :: 		void TFT_16bit_Write_Data(unsigned int _data) {
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_TFT_Defs.c, 340 :: 		TFT_RS = 1;
0x0E94	0x2201    MOVS	R2, #1
0x0E96	0xB252    SXTB	R2, R2
0x0E98	0x4906    LDR	R1, [PC, #24]
0x0E9A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 341 :: 		TFT_DataPort = _data;
0x0E9C	0x4906    LDR	R1, [PC, #24]
0x0E9E	0x8008    STRH	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_TFT_Defs.c, 342 :: 		TFT_Write_Strobe();
0x0EA0	0x2200    MOVS	R2, #0
0x0EA2	0xB252    SXTB	R2, R2
0x0EA4	0x4905    LDR	R1, [PC, #20]
0x0EA6	0x600A    STR	R2, [R1, #0]
0x0EA8	0xBF00    NOP
0x0EAA	0x2201    MOVS	R2, #1
0x0EAC	0xB252    SXTB	R2, R2
0x0EAE	0x4903    LDR	R1, [PC, #12]
0x0EB0	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 343 :: 		}
L_end_TFT_16bit_Write_Data:
0x0EB2	0x4770    BX	LR
0x0EB4	0x02B04242  	TFT_RS+0
0x0EB8	0x10144002  	TFT_DataPort+0
0x0EBC	0x02AC4242  	TFT_WR+0
; end of _TFT_16bit_Write_Data
_TFT_SSD1963_8bit_Write_Data:
;__Lib_TFT_Defs.c, 3265 :: 		void TFT_SSD1963_8bit_Write_Data(unsigned int color) {
; color start address is: 0 (R0)
0x0E34	0xB081    SUB	SP, SP, #4
0x0E36	0xF8CDE000  STR	LR, [SP, #0]
0x0E3A	0xB283    UXTH	R3, R0
; color end address is: 0 (R0)
; color start address is: 12 (R3)
;__Lib_TFT_Defs.c, 3267 :: 		temp = (color>>11);
0x0E3C	0x0AD9    LSRS	R1, R3, #11
; temp start address is: 0 (R0)
0x0E3E	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3268 :: 		temp = (temp<<3);
0x0E40	0x00C1    LSLS	R1, R0, #3
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x0E42	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3269 :: 		if ((temp>>7) == 1) {
0x0E44	0x09E1    LSRS	R1, R4, #7
0x0E46	0xB2C9    UXTB	R1, R1
0x0E48	0x2901    CMP	R1, #1
0x0E4A	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data225
;__Lib_TFT_Defs.c, 3270 :: 		temp += 7;
0x0E4C	0x1DE1    ADDS	R1, R4, #7
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x0E4E	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3271 :: 		}
0x0E50	0xE000    B	L_TFT_SSD1963_8bit_Write_Data201
L__TFT_SSD1963_8bit_Write_Data225:
;__Lib_TFT_Defs.c, 3269 :: 		if ((temp>>7) == 1) {
0x0E52	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3271 :: 		}
L_TFT_SSD1963_8bit_Write_Data201:
;__Lib_TFT_Defs.c, 3272 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x0E54	0xF7FFFADC  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3273 :: 		temp = (color>>5);
0x0E58	0x0959    LSRS	R1, R3, #5
; temp start address is: 0 (R0)
0x0E5A	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3274 :: 		temp = (temp<<2);
0x0E5C	0x0081    LSLS	R1, R0, #2
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x0E5E	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3275 :: 		if ((temp>>7) == 1) {
0x0E60	0x09E1    LSRS	R1, R4, #7
0x0E62	0xB2C9    UXTB	R1, R1
0x0E64	0x2901    CMP	R1, #1
0x0E66	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data226
;__Lib_TFT_Defs.c, 3276 :: 		temp += 3;
0x0E68	0x1CE1    ADDS	R1, R4, #3
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x0E6A	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3277 :: 		}
0x0E6C	0xE000    B	L_TFT_SSD1963_8bit_Write_Data202
L__TFT_SSD1963_8bit_Write_Data226:
;__Lib_TFT_Defs.c, 3275 :: 		if ((temp>>7) == 1) {
0x0E6E	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3277 :: 		}
L_TFT_SSD1963_8bit_Write_Data202:
;__Lib_TFT_Defs.c, 3278 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x0E70	0xF7FFFACE  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3279 :: 		temp = (color<<3);
0x0E74	0x00D9    LSLS	R1, R3, #3
; color end address is: 12 (R3)
; temp start address is: 12 (R3)
0x0E76	0xB2CB    UXTB	R3, R1
;__Lib_TFT_Defs.c, 3280 :: 		if ((temp>>7) == 1) {
0x0E78	0x09D9    LSRS	R1, R3, #7
0x0E7A	0xB2C9    UXTB	R1, R1
0x0E7C	0x2901    CMP	R1, #1
0x0E7E	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data227
;__Lib_TFT_Defs.c, 3281 :: 		temp += 7;
0x0E80	0x1DD9    ADDS	R1, R3, #7
; temp end address is: 12 (R3)
; temp start address is: 0 (R0)
0x0E82	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3282 :: 		}
0x0E84	0xE000    B	L_TFT_SSD1963_8bit_Write_Data203
L__TFT_SSD1963_8bit_Write_Data227:
;__Lib_TFT_Defs.c, 3280 :: 		if ((temp>>7) == 1) {
0x0E86	0xB2D8    UXTB	R0, R3
;__Lib_TFT_Defs.c, 3282 :: 		}
L_TFT_SSD1963_8bit_Write_Data203:
;__Lib_TFT_Defs.c, 3283 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x0E88	0xF7FFFAC2  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3284 :: 		}
L_end_TFT_SSD1963_8bit_Write_Data:
0x0E8C	0xF8DDE000  LDR	LR, [SP, #0]
0x0E90	0xB001    ADD	SP, SP, #4
0x0E92	0x4770    BX	LR
; end of _TFT_SSD1963_8bit_Write_Data
__Lib_TFT_Is_SSD1963_Set:
;__Lib_TFT.c, 141 :: 		
0x0DA8	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 142 :: 		
0x0DAA	0x4802    LDR	R0, [PC, #8]
0x0DAC	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT.c, 143 :: 		
L_end_Is_SSD1963_Set:
0x0DAE	0xB001    ADD	SP, SP, #4
0x0DB0	0x4770    BX	LR
0x0DB2	0xBF00    NOP
0x0DB4	0x00062000  	__Lib_TFT___SSD1963_controller+0
; end of __Lib_TFT_Is_SSD1963_Set
_TP_TFT_Calibrate_Min:
;__Lib_TouchPanel_TFT.c, 238 :: 		
0x2840	0xB081    SUB	SP, SP, #4
0x2842	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 239 :: 		
L_TP_TFT_Calibrate_Min17:
0x2846	0xF7FEFA4B  BL	__Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal+0
0x284A	0xB900    CBNZ	R0, L_TP_TFT_Calibrate_Min18
;__Lib_TouchPanel_TFT.c, 240 :: 		
0x284C	0xE7FB    B	L_TP_TFT_Calibrate_Min17
L_TP_TFT_Calibrate_Min18:
;__Lib_TouchPanel_TFT.c, 241 :: 		
0x284E	0xF7FEFA8B  BL	__Lib_TouchPanel_TFT_TP_TFT_GetX_Cal+0
0x2852	0x4905    LDR	R1, [PC, #20]
0x2854	0x8008    STRH	R0, [R1, #0]
;__Lib_TouchPanel_TFT.c, 242 :: 		
0x2856	0xF7FEF9FF  BL	__Lib_TouchPanel_TFT_TP_TFT_GetY_Cal+0
0x285A	0x4904    LDR	R1, [PC, #16]
0x285C	0x8008    STRH	R0, [R1, #0]
;__Lib_TouchPanel_TFT.c, 243 :: 		
L_end_TP_TFT_Calibrate_Min:
0x285E	0xF8DDE000  LDR	LR, [SP, #0]
0x2862	0xB001    ADD	SP, SP, #4
0x2864	0x4770    BX	LR
0x2866	0xBF00    NOP
0x2868	0x00F62000  	__Lib_TouchPanel_TFT_CAL_X_MIN+0
0x286C	0x00F82000  	__Lib_TouchPanel_TFT_CAL_Y_MIN+0
; end of _TP_TFT_Calibrate_Min
__Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal:
;__Lib_TouchPanel_TFT.c, 216 :: 		
0x0CE0	0xB082    SUB	SP, SP, #8
0x0CE2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 221 :: 		
0x0CE6	0x2100    MOVS	R1, #0
0x0CE8	0xB249    SXTB	R1, R1
0x0CEA	0x481A    LDR	R0, [PC, #104]
0x0CEC	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 222 :: 		
0x0CEE	0x481A    LDR	R0, [PC, #104]
0x0CF0	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 224 :: 		
0x0CF2	0xF7FFFBCD  BL	_Delay_5ms+0
;__Lib_TouchPanel_TFT.c, 226 :: 		
0x0CF6	0x4819    LDR	R0, [PC, #100]
0x0CF8	0x7804    LDRB	R4, [R0, #0]
0x0CFA	0xB2A0    UXTH	R0, R4
0x0CFC	0x4C18    LDR	R4, [PC, #96]
0x0CFE	0x6824    LDR	R4, [R4, #0]
0x0D00	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 227 :: 		
0x0D02	0x4918    LDR	R1, [PC, #96]
0x0D04	0xF9B11000  LDRSH	R1, [R1, #0]
0x0D08	0xB200    SXTH	R0, R0
0x0D0A	0x4288    CMP	R0, R1
0x0D0C	0xF2400000  MOVW	R0, #0
0x0D10	0xDD00    BLE	L___Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal48
0x0D12	0x2001    MOVS	R0, #1
L___Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal48:
; result start address is: 8 (R2)
0x0D14	0xB2C2    UXTB	R2, R0
;__Lib_TouchPanel_TFT.c, 230 :: 		
0x0D16	0xF7FFFC87  BL	_Delay_1ms+0
0x0D1A	0xF7FFFC85  BL	_Delay_1ms+0
;__Lib_TouchPanel_TFT.c, 232 :: 		
0x0D1E	0x480F    LDR	R0, [PC, #60]
0x0D20	0x7804    LDRB	R4, [R0, #0]
0x0D22	0xF88D2004  STRB	R2, [SP, #4]
0x0D26	0xB2A0    UXTH	R0, R4
0x0D28	0x4C0D    LDR	R4, [PC, #52]
0x0D2A	0x6824    LDR	R4, [R4, #0]
0x0D2C	0x47A0    BLX	R4
0x0D2E	0xF89D2004  LDRB	R2, [SP, #4]
;__Lib_TouchPanel_TFT.c, 233 :: 		
0x0D32	0x490C    LDR	R1, [PC, #48]
0x0D34	0xF9B11000  LDRSH	R1, [R1, #0]
0x0D38	0xB200    SXTH	R0, R0
0x0D3A	0x4288    CMP	R0, R1
0x0D3C	0xF2400000  MOVW	R0, #0
0x0D40	0xDD00    BLE	L___Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal49
0x0D42	0x2001    MOVS	R0, #1
L___Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal49:
0x0D44	0xEA020000  AND	R0, R2, R0, LSL #0
; result end address is: 8 (R2)
;__Lib_TouchPanel_TFT.c, 234 :: 		
0x0D48	0xB2C0    UXTB	R0, R0
;__Lib_TouchPanel_TFT.c, 235 :: 		
L_end_TP_TFT_Press_Detect_Cal:
0x0D4A	0xF8DDE000  LDR	LR, [SP, #0]
0x0D4E	0xB002    ADD	SP, SP, #8
0x0D50	0x4770    BX	LR
0x0D52	0xBF00    NOP
0x0D54	0x82A04240  	DriveX_Right+0
0x0D58	0x82A44240  	DriveY_Up+0
0x0D5C	0x00F12000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x0D60	0x00982000  	_ADC_Get_Sample_Ptr+0
0x0D64	0x00DE2000  	__Lib_TouchPanel_TFT_ADC_THRESHOLD+0
; end of __Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal
_ADC1_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 180 :: 		
; channel start address is: 0 (R0)
0x0790	0xB081    SUB	SP, SP, #4
0x0792	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 181 :: 		
0x0796	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x0798	0x4803    LDR	R0, [PC, #12]
0x079A	0xF7FFFD57  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 188 :: 		
L_end_ADC1_Get_Sample:
0x079E	0xF8DDE000  LDR	LR, [SP, #0]
0x07A2	0xB001    ADD	SP, SP, #4
0x07A4	0x4770    BX	LR
0x07A6	0xBF00    NOP
0x07A8	0x20004001  	ADC1_SR+0
; end of _ADC1_Get_Sample
__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 167 :: 		
; channel start address is: 4 (R1)
; base start address is: 0 (R0)
0x024C	0xB081    SUB	SP, SP, #4
0x024E	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; channel start address is: 4 (R1)
;__Lib_ADC_123_32F20x_16ch.c, 168 :: 		
0x0252	0xF2000434  ADDW	R4, R0, #52
0x0256	0x090A    LSRS	R2, R1, #4
0x0258	0xB292    UXTH	R2, R2
0x025A	0xB293    UXTH	R3, R2
0x025C	0x6822    LDR	R2, [R4, #0]
0x025E	0xF3631204  BFI	R2, R3, #4, #1
0x0262	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 169 :: 		
0x0264	0xF2000434  ADDW	R4, R0, #52
0x0268	0x08CA    LSRS	R2, R1, #3
0x026A	0xB292    UXTH	R2, R2
0x026C	0xB293    UXTH	R3, R2
0x026E	0x6822    LDR	R2, [R4, #0]
0x0270	0xF36302C3  BFI	R2, R3, #3, #1
0x0274	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 170 :: 		
0x0276	0xF2000434  ADDW	R4, R0, #52
0x027A	0x088A    LSRS	R2, R1, #2
0x027C	0xB292    UXTH	R2, R2
0x027E	0xB293    UXTH	R3, R2
0x0280	0x6822    LDR	R2, [R4, #0]
0x0282	0xF3630282  BFI	R2, R3, #2, #1
0x0286	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 171 :: 		
0x0288	0xF2000434  ADDW	R4, R0, #52
0x028C	0x084A    LSRS	R2, R1, #1
0x028E	0xB292    UXTH	R2, R2
0x0290	0xB293    UXTH	R3, R2
0x0292	0x6822    LDR	R2, [R4, #0]
0x0294	0xF3630241  BFI	R2, R3, #1, #1
0x0298	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 172 :: 		
0x029A	0xF2000434  ADDW	R4, R0, #52
0x029E	0xB28B    UXTH	R3, R1
; channel end address is: 4 (R1)
0x02A0	0x6822    LDR	R2, [R4, #0]
0x02A2	0xF3630200  BFI	R2, R3, #0, #1
0x02A6	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 173 :: 		
0x02A8	0xF2000408  ADDW	R4, R0, #8
0x02AC	0x2301    MOVS	R3, #1
0x02AE	0x6822    LDR	R2, [R4, #0]
0x02B0	0xF363729E  BFI	R2, R3, #30, #1
0x02B4	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 174 :: 		
0x02B6	0xF7FFFF67  BL	_Delay_1us+0
; base end address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 175 :: 		
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22:
; base start address is: 0 (R0)
0x02BA	0x6803    LDR	R3, [R0, #0]
0x02BC	0xF3C30240  UBFX	R2, R3, #1, #1
0x02C0	0xB902    CBNZ	R2, L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23
0x02C2	0xE7FA    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23:
;__Lib_ADC_123_32F20x_16ch.c, 176 :: 		
0x02C4	0xF200024C  ADDW	R2, R0, #76
; base end address is: 0 (R0)
0x02C8	0x6812    LDR	R2, [R2, #0]
0x02CA	0xB290    UXTH	R0, R2
;__Lib_ADC_123_32F20x_16ch.c, 177 :: 		
L_end_ADCx_Get_Sample:
0x02CC	0xF8DDE000  LDR	LR, [SP, #0]
0x02D0	0xB001    ADD	SP, SP, #4
0x02D2	0x4770    BX	LR
; end of __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
_ADC2_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 262 :: 		
; channel start address is: 0 (R0)
0x0740	0xB081    SUB	SP, SP, #4
0x0742	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 263 :: 		
0x0746	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x0748	0x4803    LDR	R0, [PC, #12]
0x074A	0xF7FFFD7F  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 270 :: 		
L_end_ADC2_Get_Sample:
0x074E	0xF8DDE000  LDR	LR, [SP, #0]
0x0752	0xB001    ADD	SP, SP, #4
0x0754	0x4770    BX	LR
0x0756	0xBF00    NOP
0x0758	0x21004001  	ADC2_SR+0
; end of _ADC2_Get_Sample
_ADC3_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 345 :: 		
; channel start address is: 0 (R0)
0x0608	0xB081    SUB	SP, SP, #4
0x060A	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 346 :: 		
0x060E	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x0610	0x4803    LDR	R0, [PC, #12]
0x0612	0xF7FFFE1B  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 353 :: 		
L_end_ADC3_Get_Sample:
0x0616	0xF8DDE000  LDR	LR, [SP, #0]
0x061A	0xB001    ADD	SP, SP, #4
0x061C	0x4770    BX	LR
0x061E	0xBF00    NOP
0x0620	0x22004001  	ADC3_SR+0
; end of _ADC3_Get_Sample
_Delay_1ms:
;__Lib_Delays.c, 41 :: 		void Delay_1ms() {
;__Lib_Delays.c, 42 :: 		Delay_ms(1);
0x0628	0xF24147D3  MOVW	R7, #5331
0x062C	0xF2C00700  MOVT	R7, #0
L_Delay_1ms14:
0x0630	0x1E7F    SUBS	R7, R7, #1
0x0632	0xD1FD    BNE	L_Delay_1ms14
0x0634	0xBF00    NOP
0x0636	0xBF00    NOP
0x0638	0xBF00    NOP
0x063A	0xBF00    NOP
0x063C	0xBF00    NOP
0x063E	0xBF00    NOP
;__Lib_Delays.c, 43 :: 		}
L_end_Delay_1ms:
0x0640	0x4770    BX	LR
; end of _Delay_1ms
__Lib_TouchPanel_TFT_TP_TFT_GetX_Cal:
;__Lib_TouchPanel_TFT.c, 193 :: 		
0x0D68	0xB081    SUB	SP, SP, #4
0x0D6A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 196 :: 		
0x0D6E	0x2101    MOVS	R1, #1
0x0D70	0xB249    SXTB	R1, R1
0x0D72	0x4809    LDR	R0, [PC, #36]
0x0D74	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 197 :: 		
0x0D76	0x2100    MOVS	R1, #0
0x0D78	0xB249    SXTB	R1, R1
0x0D7A	0x4808    LDR	R0, [PC, #32]
0x0D7C	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 199 :: 		
0x0D7E	0xF7FFFB87  BL	_Delay_5ms+0
;__Lib_TouchPanel_TFT.c, 201 :: 		
0x0D82	0x4807    LDR	R0, [PC, #28]
0x0D84	0x7804    LDRB	R4, [R0, #0]
0x0D86	0xB2A0    UXTH	R0, R4
0x0D88	0x4C06    LDR	R4, [PC, #24]
0x0D8A	0x6824    LDR	R4, [R4, #0]
0x0D8C	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 202 :: 		
;__Lib_TouchPanel_TFT.c, 203 :: 		
L_end_TP_TFT_GetX_Cal:
0x0D8E	0xF8DDE000  LDR	LR, [SP, #0]
0x0D92	0xB001    ADD	SP, SP, #4
0x0D94	0x4770    BX	LR
0x0D96	0xBF00    NOP
0x0D98	0x82A04240  	DriveX_Right+0
0x0D9C	0x82A44240  	DriveY_Up+0
0x0DA0	0x00F02000  	__Lib_TouchPanel_TFT_ReadX_ChannelNo+0
0x0DA4	0x00982000  	_ADC_Get_Sample_Ptr+0
; end of __Lib_TouchPanel_TFT_TP_TFT_GetX_Cal
__Lib_TouchPanel_TFT_TP_TFT_GetY_Cal:
;__Lib_TouchPanel_TFT.c, 205 :: 		
0x0C58	0xB081    SUB	SP, SP, #4
0x0C5A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 208 :: 		
0x0C5E	0x2100    MOVS	R1, #0
0x0C60	0xB249    SXTB	R1, R1
0x0C62	0x4809    LDR	R0, [PC, #36]
0x0C64	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 209 :: 		
0x0C66	0x2101    MOVS	R1, #1
0x0C68	0xB249    SXTB	R1, R1
0x0C6A	0x4808    LDR	R0, [PC, #32]
0x0C6C	0x6001    STR	R1, [R0, #0]
;__Lib_TouchPanel_TFT.c, 210 :: 		
0x0C6E	0xF7FFFC0F  BL	_Delay_5ms+0
;__Lib_TouchPanel_TFT.c, 212 :: 		
0x0C72	0x4807    LDR	R0, [PC, #28]
0x0C74	0x7804    LDRB	R4, [R0, #0]
0x0C76	0xB2A0    UXTH	R0, R4
0x0C78	0x4C06    LDR	R4, [PC, #24]
0x0C7A	0x6824    LDR	R4, [R4, #0]
0x0C7C	0x47A0    BLX	R4
;__Lib_TouchPanel_TFT.c, 213 :: 		
;__Lib_TouchPanel_TFT.c, 214 :: 		
L_end_TP_TFT_GetY_Cal:
0x0C7E	0xF8DDE000  LDR	LR, [SP, #0]
0x0C82	0xB001    ADD	SP, SP, #4
0x0C84	0x4770    BX	LR
0x0C86	0xBF00    NOP
0x0C88	0x82A04240  	DriveX_Right+0
0x0C8C	0x82A44240  	DriveY_Up+0
0x0C90	0x00F12000  	__Lib_TouchPanel_TFT_ReadY_ChannelNo+0
0x0C94	0x00982000  	_ADC_Get_Sample_Ptr+0
; end of __Lib_TouchPanel_TFT_TP_TFT_GetY_Cal
_TP_TFT_Calibrate_Max:
;__Lib_TouchPanel_TFT.c, 246 :: 		
0x2400	0xB081    SUB	SP, SP, #4
0x2402	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TouchPanel_TFT.c, 247 :: 		
L_TP_TFT_Calibrate_Max19:
0x2406	0xF7FEFC6B  BL	__Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal+0
0x240A	0xB900    CBNZ	R0, L_TP_TFT_Calibrate_Max20
;__Lib_TouchPanel_TFT.c, 248 :: 		
0x240C	0xE7FB    B	L_TP_TFT_Calibrate_Max19
L_TP_TFT_Calibrate_Max20:
;__Lib_TouchPanel_TFT.c, 249 :: 		
0x240E	0xF7FEFCAB  BL	__Lib_TouchPanel_TFT_TP_TFT_GetX_Cal+0
0x2412	0x4905    LDR	R1, [PC, #20]
0x2414	0x8008    STRH	R0, [R1, #0]
;__Lib_TouchPanel_TFT.c, 250 :: 		
0x2416	0xF7FEFC1F  BL	__Lib_TouchPanel_TFT_TP_TFT_GetY_Cal+0
0x241A	0x4904    LDR	R1, [PC, #16]
0x241C	0x8008    STRH	R0, [R1, #0]
;__Lib_TouchPanel_TFT.c, 251 :: 		
L_end_TP_TFT_Calibrate_Max:
0x241E	0xF8DDE000  LDR	LR, [SP, #0]
0x2422	0xB001    ADD	SP, SP, #4
0x2424	0x4770    BX	LR
0x2426	0xBF00    NOP
0x2428	0x00FA2000  	__Lib_TouchPanel_TFT_CAL_X_MAX+0
0x242C	0x00FC2000  	__Lib_TouchPanel_TFT_CAL_Y_MAX+0
; end of _TP_TFT_Calibrate_Max
_UART3_Init_Advanced:
;__Lib_UART_123_45_6.c, 416 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x2B50	0xB081    SUB	SP, SP, #4
0x2B52	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x2B56	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45_6.c, 418 :: 		
0x2B58	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x2B5A	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x2B5C	0xB408    PUSH	(R3)
0x2B5E	0xB293    UXTH	R3, R2
0x2B60	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x2B62	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x2B64	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x2B66	0xF7FFF845  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x2B6A	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 419 :: 		
L_end_UART3_Init_Advanced:
0x2B6C	0xF8DDE000  LDR	LR, [SP, #0]
0x2B70	0xB001    ADD	SP, SP, #4
0x2B72	0x4770    BX	LR
0x2B74	0x48004000  	USART3_SR+0
; end of _UART3_Init_Advanced
__Lib_UART_123_45_6_UARTx_Init_Advanced:
;__Lib_UART_123_45_6.c, 319 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x1BF4	0xB08B    SUB	SP, SP, #44
0x1BF6	0xF8CDE000  STR	LR, [SP, #0]
0x1BFA	0xB29A    UXTH	R2, R3
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; baud_rate start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
0x1BFC	0xF8BD302C  LDRH	R3, [SP, #44]
; module start address is: 24 (R6)
0x1C00	0x9E0C    LDR	R6, [SP, #48]
;__Lib_UART_123_45_6.c, 323 :: 		
0x1C02	0xAC06    ADD	R4, SP, #24
0x1C04	0xF8AD3004  STRH	R3, [SP, #4]
0x1C08	0xF8AD2008  STRH	R2, [SP, #8]
0x1C0C	0x9103    STR	R1, [SP, #12]
0x1C0E	0x9004    STR	R0, [SP, #16]
0x1C10	0x4620    MOV	R0, R4
0x1C12	0xF7FEFC49  BL	_RCC_GetClocksFrequency+0
0x1C16	0x9804    LDR	R0, [SP, #16]
0x1C18	0x9903    LDR	R1, [SP, #12]
0x1C1A	0xF8BD2008  LDRH	R2, [SP, #8]
0x1C1E	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 325 :: 		
0x1C22	0x4C71    LDR	R4, [PC, #452]
0x1C24	0x42A0    CMP	R0, R4
0x1C26	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced15
;__Lib_UART_123_45_6.c, 326 :: 		
0x1C28	0x2501    MOVS	R5, #1
0x1C2A	0xB26D    SXTB	R5, R5
0x1C2C	0x4C6F    LDR	R4, [PC, #444]
0x1C2E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 327 :: 		
0x1C30	0x4D6F    LDR	R5, [PC, #444]
0x1C32	0x4C70    LDR	R4, [PC, #448]
0x1C34	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 328 :: 		
0x1C36	0x4D70    LDR	R5, [PC, #448]
0x1C38	0x4C70    LDR	R4, [PC, #448]
0x1C3A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 329 :: 		
0x1C3C	0x4D70    LDR	R5, [PC, #448]
0x1C3E	0x4C71    LDR	R4, [PC, #452]
0x1C40	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 330 :: 		
0x1C42	0x4D71    LDR	R5, [PC, #452]
0x1C44	0x4C71    LDR	R4, [PC, #452]
0x1C46	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 331 :: 		
0x1C48	0x9C09    LDR	R4, [SP, #36]
0x1C4A	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 332 :: 		
0x1C4C	0xE06C    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced16
L___Lib_UART_123_45_6_UARTx_Init_Advanced15:
;__Lib_UART_123_45_6.c, 333 :: 		
0x1C4E	0x4C70    LDR	R4, [PC, #448]
0x1C50	0x42A0    CMP	R0, R4
0x1C52	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced17
;__Lib_UART_123_45_6.c, 334 :: 		
0x1C54	0x2501    MOVS	R5, #1
0x1C56	0xB26D    SXTB	R5, R5
0x1C58	0x4C6E    LDR	R4, [PC, #440]
0x1C5A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 335 :: 		
0x1C5C	0x4D6E    LDR	R5, [PC, #440]
0x1C5E	0x4C65    LDR	R4, [PC, #404]
0x1C60	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 336 :: 		
0x1C62	0x4D6E    LDR	R5, [PC, #440]
0x1C64	0x4C65    LDR	R4, [PC, #404]
0x1C66	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 337 :: 		
0x1C68	0x4D6D    LDR	R5, [PC, #436]
0x1C6A	0x4C66    LDR	R4, [PC, #408]
0x1C6C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 338 :: 		
0x1C6E	0x4D6D    LDR	R5, [PC, #436]
0x1C70	0x4C66    LDR	R4, [PC, #408]
0x1C72	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 339 :: 		
0x1C74	0x9C08    LDR	R4, [SP, #32]
0x1C76	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 340 :: 		
0x1C78	0xE056    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced18
L___Lib_UART_123_45_6_UARTx_Init_Advanced17:
;__Lib_UART_123_45_6.c, 341 :: 		
0x1C7A	0x4C6B    LDR	R4, [PC, #428]
0x1C7C	0x42A0    CMP	R0, R4
0x1C7E	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced19
;__Lib_UART_123_45_6.c, 342 :: 		
0x1C80	0x2501    MOVS	R5, #1
0x1C82	0xB26D    SXTB	R5, R5
0x1C84	0x4C69    LDR	R4, [PC, #420]
0x1C86	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 343 :: 		
0x1C88	0x4D69    LDR	R5, [PC, #420]
0x1C8A	0x4C5A    LDR	R4, [PC, #360]
0x1C8C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 344 :: 		
0x1C8E	0x4D69    LDR	R5, [PC, #420]
0x1C90	0x4C5A    LDR	R4, [PC, #360]
0x1C92	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 345 :: 		
0x1C94	0x4D68    LDR	R5, [PC, #416]
0x1C96	0x4C5B    LDR	R4, [PC, #364]
0x1C98	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 346 :: 		
0x1C9A	0x4D68    LDR	R5, [PC, #416]
0x1C9C	0x4C5B    LDR	R4, [PC, #364]
0x1C9E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 347 :: 		
0x1CA0	0x9C08    LDR	R4, [SP, #32]
0x1CA2	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 348 :: 		
0x1CA4	0xE040    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced20
L___Lib_UART_123_45_6_UARTx_Init_Advanced19:
;__Lib_UART_123_45_6.c, 349 :: 		
0x1CA6	0x4C66    LDR	R4, [PC, #408]
0x1CA8	0x42A0    CMP	R0, R4
0x1CAA	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced21
;__Lib_UART_123_45_6.c, 350 :: 		
0x1CAC	0x2501    MOVS	R5, #1
0x1CAE	0xB26D    SXTB	R5, R5
0x1CB0	0x4C64    LDR	R4, [PC, #400]
0x1CB2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 351 :: 		
0x1CB4	0x4D64    LDR	R5, [PC, #400]
0x1CB6	0x4C4F    LDR	R4, [PC, #316]
0x1CB8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 352 :: 		
0x1CBA	0x4D64    LDR	R5, [PC, #400]
0x1CBC	0x4C4F    LDR	R4, [PC, #316]
0x1CBE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 353 :: 		
0x1CC0	0x4D63    LDR	R5, [PC, #396]
0x1CC2	0x4C50    LDR	R4, [PC, #320]
0x1CC4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 354 :: 		
0x1CC6	0x4D63    LDR	R5, [PC, #396]
0x1CC8	0x4C50    LDR	R4, [PC, #320]
0x1CCA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 355 :: 		
0x1CCC	0x9C08    LDR	R4, [SP, #32]
0x1CCE	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 356 :: 		
0x1CD0	0xE02A    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced22
L___Lib_UART_123_45_6_UARTx_Init_Advanced21:
;__Lib_UART_123_45_6.c, 357 :: 		
0x1CD2	0x4C61    LDR	R4, [PC, #388]
0x1CD4	0x42A0    CMP	R0, R4
0x1CD6	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced23
;__Lib_UART_123_45_6.c, 358 :: 		
0x1CD8	0x2501    MOVS	R5, #1
0x1CDA	0xB26D    SXTB	R5, R5
0x1CDC	0x4C5F    LDR	R4, [PC, #380]
0x1CDE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 359 :: 		
0x1CE0	0x4D5F    LDR	R5, [PC, #380]
0x1CE2	0x4C44    LDR	R4, [PC, #272]
0x1CE4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 360 :: 		
0x1CE6	0x4D5F    LDR	R5, [PC, #380]
0x1CE8	0x4C44    LDR	R4, [PC, #272]
0x1CEA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 361 :: 		
0x1CEC	0x4D5E    LDR	R5, [PC, #376]
0x1CEE	0x4C45    LDR	R4, [PC, #276]
0x1CF0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 362 :: 		
0x1CF2	0x4D5E    LDR	R5, [PC, #376]
0x1CF4	0x4C45    LDR	R4, [PC, #276]
0x1CF6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 363 :: 		
0x1CF8	0x9C08    LDR	R4, [SP, #32]
0x1CFA	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 364 :: 		
0x1CFC	0xE014    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced24
L___Lib_UART_123_45_6_UARTx_Init_Advanced23:
;__Lib_UART_123_45_6.c, 365 :: 		
0x1CFE	0x4C5C    LDR	R4, [PC, #368]
0x1D00	0x42A0    CMP	R0, R4
0x1D02	0xD111    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced25
;__Lib_UART_123_45_6.c, 366 :: 		
0x1D04	0x2501    MOVS	R5, #1
0x1D06	0xB26D    SXTB	R5, R5
0x1D08	0x4C5A    LDR	R4, [PC, #360]
0x1D0A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 367 :: 		
0x1D0C	0x4D5A    LDR	R5, [PC, #360]
0x1D0E	0x4C39    LDR	R4, [PC, #228]
0x1D10	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 368 :: 		
0x1D12	0x4D5A    LDR	R5, [PC, #360]
0x1D14	0x4C39    LDR	R4, [PC, #228]
0x1D16	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 369 :: 		
0x1D18	0x4D59    LDR	R5, [PC, #356]
0x1D1A	0x4C3A    LDR	R4, [PC, #232]
0x1D1C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 370 :: 		
0x1D1E	0x4D59    LDR	R5, [PC, #356]
0x1D20	0x4C3A    LDR	R4, [PC, #232]
0x1D22	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 371 :: 		
0x1D24	0x9C09    LDR	R4, [SP, #36]
0x1D26	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 372 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced25:
L___Lib_UART_123_45_6_UARTx_Init_Advanced24:
L___Lib_UART_123_45_6_UARTx_Init_Advanced22:
L___Lib_UART_123_45_6_UARTx_Init_Advanced20:
L___Lib_UART_123_45_6_UARTx_Init_Advanced18:
L___Lib_UART_123_45_6_UARTx_Init_Advanced16:
;__Lib_UART_123_45_6.c, 374 :: 		
0x1D28	0xF8AD3004  STRH	R3, [SP, #4]
; module end address is: 24 (R6)
0x1D2C	0xF8AD2008  STRH	R2, [SP, #8]
0x1D30	0x9103    STR	R1, [SP, #12]
0x1D32	0x9004    STR	R0, [SP, #16]
0x1D34	0x4630    MOV	R0, R6
0x1D36	0xF7FEFFAF  BL	_GPIO_Alternate_Function_Enable+0
0x1D3A	0x9804    LDR	R0, [SP, #16]
0x1D3C	0x9903    LDR	R1, [SP, #12]
0x1D3E	0xF8BD2008  LDRH	R2, [SP, #8]
0x1D42	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 376 :: 		
0x1D46	0xF2000510  ADDW	R5, R0, #16
0x1D4A	0x2400    MOVS	R4, #0
0x1D4C	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 377 :: 		
0x1D4E	0xF2000510  ADDW	R5, R0, #16
0x1D52	0x682C    LDR	R4, [R5, #0]
0x1D54	0x431C    ORRS	R4, R3
; stop_bits end address is: 12 (R3)
0x1D56	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 378 :: 		
0x1D58	0xF200050C  ADDW	R5, R0, #12
0x1D5C	0x2400    MOVS	R4, #0
0x1D5E	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 380 :: 		
0x1D60	0xB11A    CBZ	R2, L___Lib_UART_123_45_6_UARTx_Init_Advanced40
;__Lib_UART_123_45_6.c, 381 :: 		
0x1D62	0xF4426280  ORR	R2, R2, #1024
0x1D66	0xB292    UXTH	R2, R2
; parity end address is: 8 (R2)
;__Lib_UART_123_45_6.c, 382 :: 		
0x1D68	0xE7FF    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced26
L___Lib_UART_123_45_6_UARTx_Init_Advanced40:
;__Lib_UART_123_45_6.c, 380 :: 		
;__Lib_UART_123_45_6.c, 382 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced26:
;__Lib_UART_123_45_6.c, 384 :: 		
; parity start address is: 8 (R2)
0x1D6A	0xF200050C  ADDW	R5, R0, #12
0x1D6E	0x682C    LDR	R4, [R5, #0]
0x1D70	0x4314    ORRS	R4, R2
; parity end address is: 8 (R2)
0x1D72	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 386 :: 		
0x1D74	0xF200060C  ADDW	R6, R0, #12
0x1D78	0x2501    MOVS	R5, #1
0x1D7A	0x6834    LDR	R4, [R6, #0]
0x1D7C	0xF365344D  BFI	R4, R5, #13, #1
0x1D80	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 387 :: 		
0x1D82	0xF200060C  ADDW	R6, R0, #12
0x1D86	0x2501    MOVS	R5, #1
0x1D88	0x6834    LDR	R4, [R6, #0]
0x1D8A	0xF36504C3  BFI	R4, R5, #3, #1
0x1D8E	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 388 :: 		
0x1D90	0xF200060C  ADDW	R6, R0, #12
0x1D94	0x2501    MOVS	R5, #1
0x1D96	0x6834    LDR	R4, [R6, #0]
0x1D98	0xF3650482  BFI	R4, R5, #2, #1
0x1D9C	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 389 :: 		
0x1D9E	0xF2000514  ADDW	R5, R0, #20
0x1DA2	0x2400    MOVS	R4, #0
0x1DA4	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 394 :: 		
0x1DA6	0x9D05    LDR	R5, [SP, #20]
0x1DA8	0x2419    MOVS	R4, #25
0x1DAA	0x4365    MULS	R5, R4, R5
0x1DAC	0x008C    LSLS	R4, R1, #2
; baud_rate end address is: 4 (R1)
0x1DAE	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45_6.c, 395 :: 		
0x1DB2	0x2464    MOVS	R4, #100
0x1DB4	0xFBB7F4F4  UDIV	R4, R7, R4
0x1DB8	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45_6.c, 397 :: 		
0x1DBA	0x0935    LSRS	R5, R6, #4
0x1DBC	0x2464    MOVS	R4, #100
0x1DBE	0x436C    MULS	R4, R5, R4
0x1DC0	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45_6.c, 398 :: 		
0x1DC2	0x0124    LSLS	R4, R4, #4
0x1DC4	0xF2040532  ADDW	R5, R4, #50
0x1DC8	0x2464    MOVS	R4, #100
0x1DCA	0xFBB5F4F4  UDIV	R4, R5, R4
0x1DCE	0xF004040F  AND	R4, R4, #15
0x1DD2	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45_6.c, 400 :: 		
0x1DD6	0xF2000508  ADDW	R5, R0, #8
; UART_Base end address is: 0 (R0)
0x1DDA	0xB2A4    UXTH	R4, R4
0x1DDC	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 401 :: 		
L_end_UARTx_Init_Advanced:
0x1DDE	0xF8DDE000  LDR	LR, [SP, #0]
0x1DE2	0xB00B    ADD	SP, SP, #44
0x1DE4	0x4770    BX	LR
0x1DE6	0xBF00    NOP
0x1DE8	0x10004001  	USART1_SR+0
0x1DEC	0x08904247  	RCC_APB2ENR+0
0x1DF0	0x0B650000  	_UART1_Write+0
0x1DF4	0x01002000  	_UART_Wr_Ptr+0
0x1DF8	0xFFFFFFFF  	_UART1_Read+0
0x1DFC	0x01042000  	_UART_Rd_Ptr+0
0x1E00	0xFFFFFFFF  	_UART1_Data_Ready+0
0x1E04	0x01082000  	_UART_Rdy_Ptr+0
0x1E08	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x1E0C	0x010C2000  	_UART_Tx_Idle_Ptr+0
0x1E10	0x44004000  	USART2_SR+0
0x1E14	0x08444247  	RCC_APB1ENR+0
0x1E18	0x0B810000  	_UART2_Write+0
0x1E1C	0xFFFFFFFF  	_UART2_Read+0
0x1E20	0xFFFFFFFF  	_UART2_Data_Ready+0
0x1E24	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x1E28	0x48004000  	USART3_SR+0
0x1E2C	0x08484247  	RCC_APB1ENR+0
0x1E30	0x09DD0000  	_UART3_Write+0
0x1E34	0x28D10000  	_UART3_Read+0
0x1E38	0x2C210000  	_UART3_Data_Ready+0
0x1E3C	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x1E40	0x4C004000  	UART4_SR+0
0x1E44	0x084C4247  	RCC_APB1ENR+0
0x1E48	0x09F90000  	_UART4_Write+0
0x1E4C	0xFFFFFFFF  	_UART4_Read+0
0x1E50	0xFFFFFFFF  	_UART4_Data_Ready+0
0x1E54	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x1E58	0x50004000  	UART5_SR+0
0x1E5C	0x08504247  	RCC_APB1ENR+0
0x1E60	0x0A790000  	_UART5_Write+0
0x1E64	0xFFFFFFFF  	_UART5_Read+0
0x1E68	0xFFFFFFFF  	_UART5_Data_Ready+0
0x1E6C	0xFFFFFFFF  	_UART5_Tx_Idle+0
0x1E70	0x14004001  	USART6_SR+0
0x1E74	0x08944247  	RCC_APB2ENR+0
0x1E78	0x0E190000  	_UART6_Write+0
0x1E7C	0xFFFFFFFF  	_UART6_Read+0
0x1E80	0xFFFFFFFF  	_UART6_Data_Ready+0
0x1E84	0xFFFFFFFF  	_UART6_Tx_Idle+0
; end of __Lib_UART_123_45_6_UARTx_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F4xx.c, 223 :: 		
; module start address is: 0 (R0)
0x0C98	0xB083    SUB	SP, SP, #12
0x0C9A	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 226 :: 		
; i start address is: 16 (R4)
0x0C9E	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F4xx.c, 227 :: 		
L_GPIO_Alternate_Function_Enable66:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x0CA0	0x00A1    LSLS	R1, R4, #2
0x0CA2	0x1841    ADDS	R1, R0, R1
0x0CA4	0x6809    LDR	R1, [R1, #0]
0x0CA6	0xF1B13FFF  CMP	R1, #-1
0x0CAA	0xD014    BEQ	L_GPIO_Alternate_Function_Enable67
;__Lib_GPIO_32F4xx.c, 228 :: 		
0x0CAC	0xF2000134  ADDW	R1, R0, #52
0x0CB0	0x00A3    LSLS	R3, R4, #2
0x0CB2	0x18C9    ADDS	R1, R1, R3
0x0CB4	0x6809    LDR	R1, [R1, #0]
0x0CB6	0x460A    MOV	R2, R1
0x0CB8	0x18C1    ADDS	R1, R0, R3
0x0CBA	0x6809    LDR	R1, [R1, #0]
0x0CBC	0x9001    STR	R0, [SP, #4]
0x0CBE	0xF8AD4008  STRH	R4, [SP, #8]
0x0CC2	0x4608    MOV	R0, R1
0x0CC4	0x4611    MOV	R1, R2
0x0CC6	0xF7FFFCBD  BL	__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function+0
0x0CCA	0xF8BD4008  LDRH	R4, [SP, #8]
0x0CCE	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 229 :: 		
0x0CD0	0x1C64    ADDS	R4, R4, #1
0x0CD2	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F4xx.c, 230 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x0CD4	0xE7E4    B	L_GPIO_Alternate_Function_Enable66
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F4xx.c, 231 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0CD6	0xF8DDE000  LDR	LR, [SP, #0]
0x0CDA	0xB003    ADD	SP, SP, #12
0x0CDC	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F4xx.c, 190 :: 		
; configs start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0644	0xB083    SUB	SP, SP, #12
0x0646	0xF8CDE000  STR	LR, [SP, #0]
0x064A	0x4604    MOV	R4, R0
; configs end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 16 (R4)
; configs start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 195 :: 		
0x064C	0xF00403FF  AND	R3, R4, #255
0x0650	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x0652	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 196 :: 		
0x0654	0xF003020F  AND	R2, R3, #15
; pin start address is: 48 (R12)
0x0658	0x4694    MOV	R12, R2
;__Lib_GPIO_32F4xx.c, 197 :: 		
0x065A	0x0A22    LSRS	R2, R4, #8
; af_pin end address is: 16 (R4)
0x065C	0xF002020F  AND	R2, R2, #15
; af start address is: 44 (R11)
0x0660	0x4693    MOV	R11, R2
;__Lib_GPIO_32F4xx.c, 199 :: 		
0x0662	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54
; port end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 200 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56:
0x0664	0x4A2D    LDR	R2, [PC, #180]
0x0666	0x9202    STR	R2, [SP, #8]
0x0668	0xE029    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 201 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57:
0x066A	0x4A2D    LDR	R2, [PC, #180]
0x066C	0x9202    STR	R2, [SP, #8]
0x066E	0xE026    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 202 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58:
0x0670	0x4A2C    LDR	R2, [PC, #176]
0x0672	0x9202    STR	R2, [SP, #8]
0x0674	0xE023    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 203 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59:
0x0676	0x4A2C    LDR	R2, [PC, #176]
0x0678	0x9202    STR	R2, [SP, #8]
0x067A	0xE020    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 204 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60:
0x067C	0x4A2B    LDR	R2, [PC, #172]
0x067E	0x9202    STR	R2, [SP, #8]
0x0680	0xE01D    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 205 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61:
0x0682	0x4A2B    LDR	R2, [PC, #172]
0x0684	0x9202    STR	R2, [SP, #8]
0x0686	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 206 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62:
0x0688	0x4A2A    LDR	R2, [PC, #168]
0x068A	0x9202    STR	R2, [SP, #8]
0x068C	0xE017    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 207 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63:
0x068E	0x4A2A    LDR	R2, [PC, #168]
0x0690	0x9202    STR	R2, [SP, #8]
0x0692	0xE014    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 208 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64:
0x0694	0x4A29    LDR	R2, [PC, #164]
0x0696	0x9202    STR	R2, [SP, #8]
0x0698	0xE011    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 209 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54:
; port start address is: 0 (R0)
0x069A	0x2800    CMP	R0, #0
0x069C	0xD0E2    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56
0x069E	0x2801    CMP	R0, #1
0x06A0	0xD0E3    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57
0x06A2	0x2802    CMP	R0, #2
0x06A4	0xD0E4    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58
0x06A6	0x2803    CMP	R0, #3
0x06A8	0xD0E5    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59
0x06AA	0x2804    CMP	R0, #4
0x06AC	0xD0E6    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60
0x06AE	0x2805    CMP	R0, #5
0x06B0	0xD0E7    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61
0x06B2	0x2806    CMP	R0, #6
0x06B4	0xD0E8    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62
0x06B6	0x2807    CMP	R0, #7
0x06B8	0xD0E9    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63
0x06BA	0x2808    CMP	R0, #8
0x06BC	0xD0EA    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64
; port end address is: 0 (R0)
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55:
;__Lib_GPIO_32F4xx.c, 211 :: 		
0x06BE	0x2201    MOVS	R2, #1
0x06C0	0xB212    SXTH	R2, R2
0x06C2	0xFA02F20C  LSL	R2, R2, R12
0x06C6	0xF8AD2004  STRH	R2, [SP, #4]
; configs end address is: 4 (R1)
0x06CA	0x9802    LDR	R0, [SP, #8]
0x06CC	0x460A    MOV	R2, R1
0x06CE	0xF8BD1004  LDRH	R1, [SP, #4]
0x06D2	0xF000F86B  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 213 :: 		
0x06D6	0x9A02    LDR	R2, [SP, #8]
0x06D8	0xF2020120  ADDW	R1, R2, #32
; tmp_ptr start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x06DC	0xF1BC0F07  CMP	R12, #7
0x06E0	0xD908    BLS	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90
;__Lib_GPIO_32F4xx.c, 215 :: 		
0x06E2	0x1D0A    ADDS	R2, R1, #4
; tmp_ptr end address is: 4 (R1)
; tmp_ptr start address is: 0 (R0)
0x06E4	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 216 :: 		
0x06E6	0xF1AC0208  SUB	R2, R12, #8
; pin end address is: 48 (R12)
; pin start address is: 4 (R1)
0x06EA	0x4611    MOV	R1, R2
; tmp_ptr end address is: 0 (R0)
; pin end address is: 4 (R1)
0x06EC	0x9101    STR	R1, [SP, #4]
0x06EE	0x4601    MOV	R1, R0
0x06F0	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 217 :: 		
0x06F2	0xE000    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90:
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x06F4	0x4660    MOV	R0, R12
;__Lib_GPIO_32F4xx.c, 217 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65:
;__Lib_GPIO_32F4xx.c, 218 :: 		
; pin start address is: 0 (R0)
; tmp_ptr start address is: 4 (R1)
0x06F6	0x0083    LSLS	R3, R0, #2
0x06F8	0xF04F020F  MOV	R2, #15
0x06FC	0x409A    LSLS	R2, R3
0x06FE	0x43D3    MVN	R3, R2
0x0700	0x680A    LDR	R2, [R1, #0]
0x0702	0x401A    ANDS	R2, R3
0x0704	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 219 :: 		
0x0706	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x0708	0xFA0BF302  LSL	R3, R11, R2
; af end address is: 44 (R11)
0x070C	0x680A    LDR	R2, [R1, #0]
0x070E	0x431A    ORRS	R2, R3
0x0710	0x600A    STR	R2, [R1, #0]
; tmp_ptr end address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 220 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x0712	0xF8DDE000  LDR	LR, [SP, #0]
0x0716	0xB003    ADD	SP, SP, #12
0x0718	0x4770    BX	LR
0x071A	0xBF00    NOP
0x071C	0x00004002  	#1073872896
0x0720	0x04004002  	#1073873920
0x0724	0x08004002  	#1073874944
0x0728	0x0C004002  	#1073875968
0x072C	0x10004002  	#1073876992
0x0730	0x14004002  	#1073878016
0x0734	0x18004002  	#1073879040
0x0738	0x1C004002  	#1073880064
0x073C	0x20004002  	#1073881088
; end of __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
_BT_Configure:
;task1.c, 44 :: 		void  BT_Configure() {
0x2938	0xB081    SUB	SP, SP, #4
0x293A	0xF8CDE000  STR	LR, [SP, #0]
;task1.c, 47 :: 		UART3_Write_Text("$$$");                  // Enter command mode
0x293E	0x485B    LDR	R0, [PC, #364]
0x2940	0xF7FFFC2C  BL	_UART3_Write_Text+0
;task1.c, 48 :: 		Delay_ms(500);
0x2944	0xF24B07A9  MOVW	R7, #45225
0x2948	0xF2C00728  MOVT	R7, #40
0x294C	0xBF00    NOP
0x294E	0xBF00    NOP
L_BT_Configure2:
0x2950	0x1E7F    SUBS	R7, R7, #1
0x2952	0xD1FD    BNE	L_BT_Configure2
0x2954	0xBF00    NOP
0x2956	0xBF00    NOP
;task1.c, 49 :: 		Delay_ms(500);
0x2958	0xF24B07A9  MOVW	R7, #45225
0x295C	0xF2C00728  MOVT	R7, #40
L_BT_Configure4:
0x2960	0x1E7F    SUBS	R7, R7, #1
0x2962	0xD1FD    BNE	L_BT_Configure4
0x2964	0xBF00    NOP
0x2966	0xBF00    NOP
0x2968	0xBF00    NOP
0x296A	0xBF00    NOP
;task1.c, 51 :: 		UART3_Write_Text("SN,BlueTooth-Islam");   // Name of device
0x296C	0x4850    LDR	R0, [PC, #320]
0x296E	0xF7FFFC15  BL	_UART3_Write_Text+0
;task1.c, 52 :: 		UART3_Write(13);                          // CR
0x2972	0x200D    MOVS	R0, #13
0x2974	0xF7FEF832  BL	_UART3_Write+0
;task1.c, 53 :: 		Delay_ms(500);
0x2978	0xF24B07A9  MOVW	R7, #45225
0x297C	0xF2C00728  MOVT	R7, #40
L_BT_Configure6:
0x2980	0x1E7F    SUBS	R7, R7, #1
0x2982	0xD1FD    BNE	L_BT_Configure6
0x2984	0xBF00    NOP
0x2986	0xBF00    NOP
0x2988	0xBF00    NOP
0x298A	0xBF00    NOP
;task1.c, 54 :: 		Delay_ms(500);
0x298C	0xF24B07A9  MOVW	R7, #45225
0x2990	0xF2C00728  MOVT	R7, #40
0x2994	0xBF00    NOP
0x2996	0xBF00    NOP
L_BT_Configure8:
0x2998	0x1E7F    SUBS	R7, R7, #1
0x299A	0xD1FD    BNE	L_BT_Configure8
0x299C	0xBF00    NOP
0x299E	0xBF00    NOP
;task1.c, 56 :: 		UART3_Write_Text("SO,Slave");             // Extended status string
0x29A0	0x4844    LDR	R0, [PC, #272]
0x29A2	0xF7FFFBFB  BL	_UART3_Write_Text+0
;task1.c, 57 :: 		UART3_Write(13);                          // CR
0x29A6	0x200D    MOVS	R0, #13
0x29A8	0xF7FEF818  BL	_UART3_Write+0
;task1.c, 58 :: 		Delay_ms(500);
0x29AC	0xF24B07A9  MOVW	R7, #45225
0x29B0	0xF2C00728  MOVT	R7, #40
0x29B4	0xBF00    NOP
0x29B6	0xBF00    NOP
L_BT_Configure10:
0x29B8	0x1E7F    SUBS	R7, R7, #1
0x29BA	0xD1FD    BNE	L_BT_Configure10
0x29BC	0xBF00    NOP
0x29BE	0xBF00    NOP
;task1.c, 59 :: 		Delay_ms(500);
0x29C0	0xF24B07A9  MOVW	R7, #45225
0x29C4	0xF2C00728  MOVT	R7, #40
L_BT_Configure12:
0x29C8	0x1E7F    SUBS	R7, R7, #1
0x29CA	0xD1FD    BNE	L_BT_Configure12
0x29CC	0xBF00    NOP
0x29CE	0xBF00    NOP
0x29D0	0xBF00    NOP
0x29D2	0xBF00    NOP
;task1.c, 61 :: 		UART3_Write_Text("SM,0");                 // Set mode (0 = slave, 1 = master, 2 = trigger, 3 = auto, 4 = DTR, 5 = ANY)
0x29D4	0x4838    LDR	R0, [PC, #224]
0x29D6	0xF7FFFBE1  BL	_UART3_Write_Text+0
;task1.c, 62 :: 		UART3_Write(13);                          // CR
0x29DA	0x200D    MOVS	R0, #13
0x29DC	0xF7FDFFFE  BL	_UART3_Write+0
;task1.c, 63 :: 		Delay_ms(500);
0x29E0	0xF24B07A9  MOVW	R7, #45225
0x29E4	0xF2C00728  MOVT	R7, #40
L_BT_Configure14:
0x29E8	0x1E7F    SUBS	R7, R7, #1
0x29EA	0xD1FD    BNE	L_BT_Configure14
0x29EC	0xBF00    NOP
0x29EE	0xBF00    NOP
0x29F0	0xBF00    NOP
0x29F2	0xBF00    NOP
;task1.c, 64 :: 		Delay_ms(500);
0x29F4	0xF24B07A9  MOVW	R7, #45225
0x29F8	0xF2C00728  MOVT	R7, #40
0x29FC	0xBF00    NOP
0x29FE	0xBF00    NOP
L_BT_Configure16:
0x2A00	0x1E7F    SUBS	R7, R7, #1
0x2A02	0xD1FD    BNE	L_BT_Configure16
0x2A04	0xBF00    NOP
0x2A06	0xBF00    NOP
;task1.c, 66 :: 		UART3_Write_Text("SA,1");                 // Authentication (1 to enable, 0 to disable)
0x2A08	0x482C    LDR	R0, [PC, #176]
0x2A0A	0xF7FFFBC7  BL	_UART3_Write_Text+0
;task1.c, 67 :: 		UART3_Write(13);                          // CR
0x2A0E	0x200D    MOVS	R0, #13
0x2A10	0xF7FDFFE4  BL	_UART3_Write+0
;task1.c, 68 :: 		Delay_ms(500);
0x2A14	0xF24B07A9  MOVW	R7, #45225
0x2A18	0xF2C00728  MOVT	R7, #40
0x2A1C	0xBF00    NOP
0x2A1E	0xBF00    NOP
L_BT_Configure18:
0x2A20	0x1E7F    SUBS	R7, R7, #1
0x2A22	0xD1FD    BNE	L_BT_Configure18
0x2A24	0xBF00    NOP
0x2A26	0xBF00    NOP
;task1.c, 69 :: 		Delay_ms(500);
0x2A28	0xF24B07A9  MOVW	R7, #45225
0x2A2C	0xF2C00728  MOVT	R7, #40
L_BT_Configure20:
0x2A30	0x1E7F    SUBS	R7, R7, #1
0x2A32	0xD1FD    BNE	L_BT_Configure20
0x2A34	0xBF00    NOP
0x2A36	0xBF00    NOP
0x2A38	0xBF00    NOP
0x2A3A	0xBF00    NOP
;task1.c, 72 :: 		UART3_Write_Text("SP,1234");              // Security pin code (mikroe)
0x2A3C	0x4820    LDR	R0, [PC, #128]
0x2A3E	0xF7FFFBAD  BL	_UART3_Write_Text+0
;task1.c, 73 :: 		UART3_Write(13);                          // CR
0x2A42	0x200D    MOVS	R0, #13
0x2A44	0xF7FDFFCA  BL	_UART3_Write+0
;task1.c, 74 :: 		Delay_ms(500);
0x2A48	0xF24B07A9  MOVW	R7, #45225
0x2A4C	0xF2C00728  MOVT	R7, #40
L_BT_Configure22:
0x2A50	0x1E7F    SUBS	R7, R7, #1
0x2A52	0xD1FD    BNE	L_BT_Configure22
0x2A54	0xBF00    NOP
0x2A56	0xBF00    NOP
0x2A58	0xBF00    NOP
0x2A5A	0xBF00    NOP
;task1.c, 75 :: 		Delay_ms(500);
0x2A5C	0xF24B07A9  MOVW	R7, #45225
0x2A60	0xF2C00728  MOVT	R7, #40
0x2A64	0xBF00    NOP
0x2A66	0xBF00    NOP
L_BT_Configure24:
0x2A68	0x1E7F    SUBS	R7, R7, #1
0x2A6A	0xD1FD    BNE	L_BT_Configure24
0x2A6C	0xBF00    NOP
0x2A6E	0xBF00    NOP
;task1.c, 78 :: 		UART3_Write_Text("---");                  // Security pin code (mikroe)
0x2A70	0x4814    LDR	R0, [PC, #80]
0x2A72	0xF7FFFB93  BL	_UART3_Write_Text+0
;task1.c, 79 :: 		UART3_Write(13);                          // CR
0x2A76	0x200D    MOVS	R0, #13
0x2A78	0xF7FDFFB0  BL	_UART3_Write+0
;task1.c, 80 :: 		Delay_ms(500);
0x2A7C	0xF24B07A9  MOVW	R7, #45225
0x2A80	0xF2C00728  MOVT	R7, #40
0x2A84	0xBF00    NOP
0x2A86	0xBF00    NOP
L_BT_Configure26:
0x2A88	0x1E7F    SUBS	R7, R7, #1
0x2A8A	0xD1FD    BNE	L_BT_Configure26
0x2A8C	0xBF00    NOP
0x2A8E	0xBF00    NOP
;task1.c, 81 :: 		Delay_ms(500);
0x2A90	0xF24B07A9  MOVW	R7, #45225
0x2A94	0xF2C00728  MOVT	R7, #40
L_BT_Configure28:
0x2A98	0x1E7F    SUBS	R7, R7, #1
0x2A9A	0xD1FD    BNE	L_BT_Configure28
0x2A9C	0xBF00    NOP
0x2A9E	0xBF00    NOP
0x2AA0	0xBF00    NOP
0x2AA2	0xBF00    NOP
;task1.c, 82 :: 		}
L_end_BT_Configure:
0x2AA4	0xF8DDE000  LDR	LR, [SP, #0]
0x2AA8	0xB001    ADD	SP, SP, #4
0x2AAA	0x4770    BX	LR
0x2AAC	0x00482000  	?lstr1_task1+0
0x2AB0	0x004C2000  	?lstr2_task1+0
0x2AB4	0x005F2000  	?lstr3_task1+0
0x2AB8	0x00682000  	?lstr4_task1+0
0x2ABC	0x006D2000  	?lstr5_task1+0
0x2AC0	0x00722000  	?lstr6_task1+0
0x2AC4	0x007A2000  	?lstr7_task1+0
; end of _BT_Configure
_UART3_Write_Text:
;__Lib_UART_123_45_6.c, 86 :: 		
; uart_text start address is: 0 (R0)
0x219C	0xB081    SUB	SP, SP, #4
0x219E	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 87 :: 		
0x21A2	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x21A4	0x4803    LDR	R0, [PC, #12]
0x21A6	0xF7FEFD3D  BL	__Lib_UART_123_45_6_UARTx_Write_Text+0
;__Lib_UART_123_45_6.c, 88 :: 		
L_end_UART3_Write_Text:
0x21AA	0xF8DDE000  LDR	LR, [SP, #0]
0x21AE	0xB001    ADD	SP, SP, #4
0x21B0	0x4770    BX	LR
0x21B2	0xBF00    NOP
0x21B4	0x48004000  	USART3_SR+0
; end of _UART3_Write_Text
__Lib_UART_123_45_6_UARTx_Write_Text:
;__Lib_UART_123_45_6.c, 67 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0C24	0xB081    SUB	SP, SP, #4
0x0C26	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123_45_6.c, 68 :: 		
; counter start address is: 24 (R6)
0x0C2A	0x2600    MOVS	R6, #0
;__Lib_UART_123_45_6.c, 70 :: 		
0x0C2C	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x0C2E	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x0C30	0x4605    MOV	R5, R0
0x0C32	0xB2D8    UXTB	R0, R3
0x0C34	0x460C    MOV	R4, R1
;__Lib_UART_123_45_6.c, 71 :: 		
L___Lib_UART_123_45_6_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x0C36	0xB150    CBZ	R0, L___Lib_UART_123_45_6_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123_45_6.c, 72 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x0C38	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x0C3A	0x4628    MOV	R0, R5
0x0C3C	0xF7FFFC76  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 73 :: 		
0x0C40	0x1C72    ADDS	R2, R6, #1
0x0C42	0xB2D2    UXTB	R2, R2
0x0C44	0xB2D6    UXTB	R6, R2
;__Lib_UART_123_45_6.c, 74 :: 		
0x0C46	0x18A2    ADDS	R2, R4, R2
0x0C48	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x0C4A	0xB2D0    UXTB	R0, R2
;__Lib_UART_123_45_6.c, 75 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x0C4C	0xE7F3    B	L___Lib_UART_123_45_6_UARTx_Write_Text2
L___Lib_UART_123_45_6_UARTx_Write_Text3:
;__Lib_UART_123_45_6.c, 76 :: 		
L_end_UARTx_Write_Text:
0x0C4E	0xF8DDE000  LDR	LR, [SP, #0]
0x0C52	0xB001    ADD	SP, SP, #4
0x0C54	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write_Text
_UART3_Data_Ready:
;__Lib_UART_123_45_6.c, 148 :: 		
0x2C20	0xB081    SUB	SP, SP, #4
0x2C22	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 149 :: 		
0x2C26	0x4803    LDR	R0, [PC, #12]
0x2C28	0xF7FFFAC6  BL	__Lib_UART_123_45_6_UARTx_Data_Ready+0
;__Lib_UART_123_45_6.c, 150 :: 		
L_end_UART3_Data_Ready:
0x2C2C	0xF8DDE000  LDR	LR, [SP, #0]
0x2C30	0xB001    ADD	SP, SP, #4
0x2C32	0x4770    BX	LR
0x2C34	0x48004000  	USART3_SR+0
; end of _UART3_Data_Ready
__Lib_UART_123_45_6_UARTx_Data_Ready:
;__Lib_UART_123_45_6.c, 135 :: 		
; UART_Base start address is: 0 (R0)
0x21B8	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 137 :: 		
0x21BA	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x21BC	0xF3C11040  UBFX	R0, R1, #5, #1
;__Lib_UART_123_45_6.c, 138 :: 		
L_end_UARTx_Data_Ready:
0x21C0	0xB001    ADD	SP, SP, #4
0x21C2	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Data_Ready
_TFT_Set_Font:
;__Lib_TFT.c, 178 :: 		
; font_orientation start address is: 8 (R2)
; font_color start address is: 4 (R1)
; activeFont start address is: 0 (R0)
0x2BB4	0xB081    SUB	SP, SP, #4
; font_orientation end address is: 8 (R2)
; font_color end address is: 4 (R1)
; activeFont end address is: 0 (R0)
; activeFont start address is: 0 (R0)
; font_color start address is: 4 (R1)
; font_orientation start address is: 8 (R2)
;__Lib_TFT.c, 179 :: 		
0x2BB6	0x4B12    LDR	R3, [PC, #72]
0x2BB8	0x6018    STR	R0, [R3, #0]
;__Lib_TFT.c, 180 :: 		
0x2BBA	0x1C83    ADDS	R3, R0, #2
0x2BBC	0x781C    LDRB	R4, [R3, #0]
0x2BBE	0x1CC3    ADDS	R3, R0, #3
0x2BC0	0x781B    LDRB	R3, [R3, #0]
0x2BC2	0x021B    LSLS	R3, R3, #8
0x2BC4	0xB29B    UXTH	R3, R3
0x2BC6	0x18E4    ADDS	R4, R4, R3
0x2BC8	0x4B0E    LDR	R3, [PC, #56]
0x2BCA	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 181 :: 		
0x2BCC	0x1D03    ADDS	R3, R0, #4
0x2BCE	0x781C    LDRB	R4, [R3, #0]
0x2BD0	0x1D43    ADDS	R3, R0, #5
0x2BD2	0x781B    LDRB	R3, [R3, #0]
0x2BD4	0x021B    LSLS	R3, R3, #8
0x2BD6	0xB29B    UXTH	R3, R3
0x2BD8	0x18E4    ADDS	R4, R4, R3
0x2BDA	0x4B0B    LDR	R3, [PC, #44]
0x2BDC	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 182 :: 		
0x2BDE	0x1D83    ADDS	R3, R0, #6
; activeFont end address is: 0 (R0)
0x2BE0	0x781C    LDRB	R4, [R3, #0]
0x2BE2	0x4B0A    LDR	R3, [PC, #40]
0x2BE4	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 184 :: 		
0x2BE6	0x4B0A    LDR	R3, [PC, #40]
0x2BE8	0x8019    STRH	R1, [R3, #0]
; font_color end address is: 4 (R1)
;__Lib_TFT.c, 185 :: 		
0x2BEA	0x4B0A    LDR	R3, [PC, #40]
0x2BEC	0x701A    STRB	R2, [R3, #0]
; font_orientation end address is: 8 (R2)
;__Lib_TFT.c, 186 :: 		
0x2BEE	0x2401    MOVS	R4, #1
0x2BF0	0x4B09    LDR	R3, [PC, #36]
0x2BF2	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 187 :: 		
0x2BF4	0x2400    MOVS	R4, #0
0x2BF6	0x4B09    LDR	R3, [PC, #36]
0x2BF8	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 188 :: 		
L_end_TFT_Set_Font:
0x2BFA	0xB001    ADD	SP, SP, #4
0x2BFC	0x4770    BX	LR
0x2BFE	0xBF00    NOP
0x2C00	0x00C82000  	__Lib_TFT__font+0
0x2C04	0x00C22000  	__Lib_TFT__fontFirstChar+0
0x2C08	0x00C42000  	__Lib_TFT__fontLastChar+0
0x2C0C	0x00CC2000  	__Lib_TFT__fontHeight+0
0x2C10	0x00CE2000  	__Lib_TFT_FontColor+0
0x2C14	0x00C62000  	__Lib_TFT_FontOrientation+0
0x2C18	0x00912000  	__Lib_TFT_FontInitialized+0
0x2C1C	0x00C72000  	_ExternalFontSet+0
; end of _TFT_Set_Font
_TFT_Write_Char:
;__Lib_TFT.c, 1261 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
; ch start address is: 0 (R0)
0x28E8	0xB082    SUB	SP, SP, #8
0x28EA	0xF8CDE000  STR	LR, [SP, #0]
; y end address is: 8 (R2)
; x end address is: 4 (R1)
; ch end address is: 0 (R0)
; ch start address is: 0 (R0)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 1262 :: 		
0x28EE	0x4B0F    LDR	R3, [PC, #60]
0x28F0	0x881B    LDRH	R3, [R3, #0]
0x28F2	0x4299    CMP	R1, R3
0x28F4	0xD300    BCC	L_TFT_Write_Char190
; ch end address is: 0 (R0)
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1263 :: 		
0x28F6	0xE014    B	L_end_TFT_Write_Char
L_TFT_Write_Char190:
;__Lib_TFT.c, 1264 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
; ch start address is: 0 (R0)
0x28F8	0x4B0D    LDR	R3, [PC, #52]
0x28FA	0x881B    LDRH	R3, [R3, #0]
0x28FC	0x429A    CMP	R2, R3
0x28FE	0xD300    BCC	L_TFT_Write_Char191
; ch end address is: 0 (R0)
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1265 :: 		
0x2900	0xE00F    B	L_end_TFT_Write_Char
L_TFT_Write_Char191:
;__Lib_TFT.c, 1266 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
; ch start address is: 0 (R0)
0x2902	0xF8AD0004  STRH	R0, [SP, #4]
; y end address is: 8 (R2)
0x2906	0xB288    UXTH	R0, R1
0x2908	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x290A	0xF7FEFF0B  BL	_TFT_Move_Cursor+0
0x290E	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 1268 :: 		
0x2912	0x4B08    LDR	R3, [PC, #32]
0x2914	0x781B    LDRB	R3, [R3, #0]
0x2916	0xB113    CBZ	R3, L_TFT_Write_Char192
;__Lib_TFT.c, 1269 :: 		
; ch end address is: 0 (R0)
0x2918	0xF7FFFAB6  BL	__Lib_TFT__TFT_Write_Char_E+0
0x291C	0xE001    B	L_TFT_Write_Char193
L_TFT_Write_Char192:
;__Lib_TFT.c, 1271 :: 		
; ch start address is: 0 (R0)
; ch end address is: 0 (R0)
0x291E	0xF7FFFC5D  BL	__Lib_TFT__TFT_Write_Char+0
L_TFT_Write_Char193:
;__Lib_TFT.c, 1272 :: 		
L_end_TFT_Write_Char:
0x2922	0xF8DDE000  LDR	LR, [SP, #0]
0x2926	0xB002    ADD	SP, SP, #8
0x2928	0x4770    BX	LR
0x292A	0xBF00    NOP
0x292C	0x00962000  	_TFT_DISP_WIDTH+0
0x2930	0x00A82000  	_TFT_DISP_HEIGHT+0
0x2934	0x00C72000  	_ExternalFontSet+0
; end of _TFT_Write_Char
__Lib_TFT__TFT_Write_Char_E:
;__Lib_TFT.c, 3370 :: 		
; ch start address is: 0 (R0)
0x1E88	0xB08B    SUB	SP, SP, #44
0x1E8A	0xF8CDE000  STR	LR, [SP, #0]
; ch end address is: 0 (R0)
; ch start address is: 0 (R0)
;__Lib_TFT.c, 3372 :: 		
;__Lib_TFT.c, 3374 :: 		
0x1E8E	0xF2400100  MOVW	R1, #0
0x1E92	0xF8AD1026  STRH	R1, [SP, #38]
0x1E96	0x2100    MOVS	R1, #0
0x1E98	0xF88D1028  STRB	R1, [SP, #40]
;__Lib_TFT.c, 3375 :: 		
;__Lib_TFT.c, 3382 :: 		
0x1E9C	0x49B5    LDR	R1, [PC, #724]
0x1E9E	0x8809    LDRH	R1, [R1, #0]
0x1EA0	0x4288    CMP	R0, R1
0x1EA2	0xD200    BCS	L___Lib_TFT__TFT_Write_Char_E687
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3383 :: 		
0x1EA4	0xE162    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E687:
;__Lib_TFT.c, 3384 :: 		
; ch start address is: 0 (R0)
0x1EA6	0x49B4    LDR	R1, [PC, #720]
0x1EA8	0x8809    LDRH	R1, [R1, #0]
0x1EAA	0x4288    CMP	R0, R1
0x1EAC	0xD900    BLS	L___Lib_TFT__TFT_Write_Char_E688
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3385 :: 		
0x1EAE	0xE15D    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E688:
;__Lib_TFT.c, 3388 :: 		
; ch start address is: 0 (R0)
0x1EB0	0x49B0    LDR	R1, [PC, #704]
0x1EB2	0x8809    LDRH	R1, [R1, #0]
0x1EB4	0x1A41    SUB	R1, R0, R1
0x1EB6	0xB289    UXTH	R1, R1
; ch end address is: 0 (R0)
0x1EB8	0x008A    LSLS	R2, R1, #2
0x1EBA	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 3389 :: 		
0x1EBC	0x49AF    LDR	R1, [PC, #700]
0x1EBE	0x6809    LDR	R1, [R1, #0]
0x1EC0	0x3108    ADDS	R1, #8
0x1EC2	0x1889    ADDS	R1, R1, R2
;__Lib_TFT.c, 3392 :: 		
0x1EC4	0x4608    MOV	R0, R1
0x1EC6	0x2104    MOVS	R1, #4
0x1EC8	0xF7FEFDA4  BL	__Lib_TFT__TFT_getHeader+0
;__Lib_TFT.c, 3393 :: 		
; ptr start address is: 0 (R0)
0x1ECC	0x48AC    LDR	R0, [PC, #688]
;__Lib_TFT.c, 3395 :: 		
0x1ECE	0x7803    LDRB	R3, [R0, #0]
0x1ED0	0xF88D3024  STRB	R3, [SP, #36]
;__Lib_TFT.c, 3397 :: 		
0x1ED4	0x1C41    ADDS	R1, R0, #1
0x1ED6	0x7809    LDRB	R1, [R1, #0]
0x1ED8	0xB2CA    UXTB	R2, R1
0x1EDA	0x1C81    ADDS	R1, R0, #2
0x1EDC	0x7809    LDRB	R1, [R1, #0]
0x1EDE	0x0209    LSLS	R1, R1, #8
0x1EE0	0x1852    ADDS	R2, R2, R1
0x1EE2	0x1CC1    ADDS	R1, R0, #3
; ptr end address is: 0 (R0)
0x1EE4	0x7809    LDRB	R1, [R1, #0]
0x1EE6	0x0409    LSLS	R1, R1, #16
0x1EE8	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 3399 :: 		
0x1EEA	0x49A4    LDR	R1, [PC, #656]
0x1EEC	0x6809    LDR	R1, [R1, #0]
0x1EEE	0x1889    ADDS	R1, R1, R2
0x1EF0	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3401 :: 		
0x1EF2	0x08DA    LSRS	R2, R3, #3
0x1EF4	0xB2D2    UXTB	R2, R2
0x1EF6	0x49A3    LDR	R1, [PC, #652]
0x1EF8	0x8809    LDRH	R1, [R1, #0]
0x1EFA	0x4351    MULS	R1, R2, R1
0x1EFC	0xB289    UXTH	R1, R1
0x1EFE	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3402 :: 		
0x1F00	0xF0030107  AND	R1, R3, #7
0x1F04	0xB2C9    UXTB	R1, R1
0x1F06	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E689
;__Lib_TFT.c, 3403 :: 		
0x1F08	0x499E    LDR	R1, [PC, #632]
0x1F0A	0x880A    LDRH	R2, [R1, #0]
0x1F0C	0x9906    LDR	R1, [SP, #24]
0x1F0E	0x1889    ADDS	R1, R1, R2
0x1F10	0x9106    STR	R1, [SP, #24]
L___Lib_TFT__TFT_Write_Char_E689:
;__Lib_TFT.c, 3404 :: 		
0x1F12	0x9906    LDR	R1, [SP, #24]
0x1F14	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3405 :: 		
0x1F16	0xAC05    ADD	R4, SP, #20
0x1F18	0x4622    MOV	R2, R4
0x1F1A	0x9906    LDR	R1, [SP, #24]
0x1F1C	0x9804    LDR	R0, [SP, #16]
0x1F1E	0x4C9A    LDR	R4, [PC, #616]
0x1F20	0x6824    LDR	R4, [R4, #0]
0x1F22	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x1F24	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3406 :: 		
0x1F26	0x9A05    LDR	R2, [SP, #20]
0x1F28	0x9904    LDR	R1, [SP, #16]
0x1F2A	0x1889    ADDS	R1, R1, R2
0x1F2C	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3407 :: 		
0x1F2E	0x9A05    LDR	R2, [SP, #20]
0x1F30	0x9906    LDR	R1, [SP, #24]
0x1F32	0x1A89    SUB	R1, R1, R2
0x1F34	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3409 :: 		
0x1F36	0x2100    MOVS	R1, #0
0x1F38	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3410 :: 		
0x1F3A	0x4994    LDR	R1, [PC, #592]
0x1F3C	0x7809    LDRB	R1, [R1, #0]
0x1F3E	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E974
0x1F40	0x4992    LDR	R1, [PC, #584]
0x1F42	0x7809    LDRB	R1, [R1, #0]
0x1F44	0x2902    CMP	R1, #2
0x1F46	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char_E973
0x1F48	0xE08C    B	L___Lib_TFT__TFT_Write_Char_E692
L___Lib_TFT__TFT_Write_Char_E974:
L___Lib_TFT__TFT_Write_Char_E973:
;__Lib_TFT.c, 3411 :: 		
0x1F4A	0x4991    LDR	R1, [PC, #580]
0x1F4C	0x8809    LDRH	R1, [R1, #0]
0x1F4E	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3412 :: 		
0x1F52	0x2100    MOVS	R1, #0
0x1F54	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x1F58	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E693:
; ptr start address is: 0 (R0)
0x1F5A	0x498A    LDR	R1, [PC, #552]
0x1F5C	0x880A    LDRH	R2, [R1, #0]
0x1F5E	0xF89D1009  LDRB	R1, [SP, #9]
0x1F62	0x4291    CMP	R1, R2
0x1F64	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E694
;__Lib_TFT.c, 3413 :: 		
0x1F68	0x498A    LDR	R1, [PC, #552]
0x1F6A	0x8809    LDRH	R1, [R1, #0]
0x1F6C	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3414 :: 		
0x1F70	0x2100    MOVS	R1, #0
0x1F72	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3415 :: 		
0x1F76	0x2100    MOVS	R1, #0
0x1F78	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x1F7C	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E696:
; ptr start address is: 16 (R4)
0x1F7E	0xF89D2024  LDRB	R2, [SP, #36]
0x1F82	0xF89D1008  LDRB	R1, [SP, #8]
0x1F86	0x4291    CMP	R1, R2
0x1F88	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E697
;__Lib_TFT.c, 3416 :: 		
0x1F8A	0xF89D100C  LDRB	R1, [SP, #12]
0x1F8E	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E977
;__Lib_TFT.c, 3417 :: 		
0x1F90	0x9907    LDR	R1, [SP, #28]
0x1F92	0x1C49    ADDS	R1, R1, #1
0x1F94	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3418 :: 		
0x1F96	0x9A08    LDR	R2, [SP, #32]
0x1F98	0x9905    LDR	R1, [SP, #20]
0x1F9A	0x4291    CMP	R1, R2
0x1F9C	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E976
;__Lib_TFT.c, 3419 :: 		
0x1F9E	0x9A05    LDR	R2, [SP, #20]
0x1FA0	0x9907    LDR	R1, [SP, #28]
0x1FA2	0x4291    CMP	R1, R2
0x1FA4	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E975
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3420 :: 		
0x1FA6	0x2101    MOVS	R1, #1
0x1FA8	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3421 :: 		
0x1FAA	0xAC05    ADD	R4, SP, #20
0x1FAC	0x4622    MOV	R2, R4
0x1FAE	0x9906    LDR	R1, [SP, #24]
0x1FB0	0x9804    LDR	R0, [SP, #16]
0x1FB2	0x4C75    LDR	R4, [PC, #468]
0x1FB4	0x6824    LDR	R4, [R4, #0]
0x1FB6	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x1FB8	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3422 :: 		
0x1FBA	0x9906    LDR	R1, [SP, #24]
0x1FBC	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3423 :: 		
0x1FBE	0x9A05    LDR	R2, [SP, #20]
0x1FC0	0x9904    LDR	R1, [SP, #16]
0x1FC2	0x1889    ADDS	R1, R1, R2
0x1FC4	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3424 :: 		
0x1FC6	0x9A05    LDR	R2, [SP, #20]
0x1FC8	0x9906    LDR	R1, [SP, #24]
0x1FCA	0x1A89    SUB	R1, R1, R2
0x1FCC	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x1FCE	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3425 :: 		
0x1FD0	0xE000    B	L___Lib_TFT__TFT_Write_Char_E701
L___Lib_TFT__TFT_Write_Char_E975:
;__Lib_TFT.c, 3419 :: 		
0x1FD2	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3425 :: 		
L___Lib_TFT__TFT_Write_Char_E701:
;__Lib_TFT.c, 3426 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x1FD4	0xE000    B	L___Lib_TFT__TFT_Write_Char_E700
L___Lib_TFT__TFT_Write_Char_E976:
;__Lib_TFT.c, 3418 :: 		
0x1FD6	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3426 :: 		
L___Lib_TFT__TFT_Write_Char_E700:
;__Lib_TFT.c, 3427 :: 		
; ptr start address is: 0 (R0)
0x1FD8	0x7801    LDRB	R1, [R0, #0]
0x1FDA	0xF88D1028  STRB	R1, [SP, #40]
0x1FDE	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3428 :: 		
0x1FE0	0x2101    MOVS	R1, #1
0x1FE2	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3429 :: 		
0x1FE6	0xE000    B	L___Lib_TFT__TFT_Write_Char_E699
L___Lib_TFT__TFT_Write_Char_E977:
;__Lib_TFT.c, 3416 :: 		
0x1FE8	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3429 :: 		
L___Lib_TFT__TFT_Write_Char_E699:
;__Lib_TFT.c, 3431 :: 		
; ptr start address is: 0 (R0)
0x1FEA	0xF89D200C  LDRB	R2, [SP, #12]
0x1FEE	0xF89D1028  LDRB	R1, [SP, #40]
0x1FF2	0x4011    ANDS	R1, R2
0x1FF4	0xB2C9    UXTB	R1, R1
0x1FF6	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E702
;__Lib_TFT.c, 3432 :: 		
0x1FF8	0x4967    LDR	R1, [PC, #412]
0x1FFA	0x8809    LDRH	R1, [R1, #0]
0x1FFC	0x9001    STR	R0, [SP, #4]
0x1FFE	0xB28A    UXTH	R2, R1
0x2000	0xF8BD100A  LDRH	R1, [SP, #10]
0x2004	0xF8BD0026  LDRH	R0, [SP, #38]
0x2008	0xF7FEFDC8  BL	_TFT_Dot+0
0x200C	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3433 :: 		
L___Lib_TFT__TFT_Write_Char_E702:
;__Lib_TFT.c, 3435 :: 		
0x200E	0xF8BD1026  LDRH	R1, [SP, #38]
0x2012	0x1C49    ADDS	R1, R1, #1
0x2014	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3436 :: 		
0x2018	0xF89D100C  LDRB	R1, [SP, #12]
0x201C	0x0049    LSLS	R1, R1, #1
0x201E	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3415 :: 		
0x2022	0xF89D1008  LDRB	R1, [SP, #8]
0x2026	0x1C49    ADDS	R1, R1, #1
0x2028	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3437 :: 		
0x202C	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x202E	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E696
L___Lib_TFT__TFT_Write_Char_E697:
;__Lib_TFT.c, 3438 :: 		
; ptr start address is: 16 (R4)
0x2030	0xF8BD100A  LDRH	R1, [SP, #10]
0x2034	0x1C49    ADDS	R1, R1, #1
0x2036	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3412 :: 		
0x203A	0xF89D1009  LDRB	R1, [SP, #9]
0x203E	0x1C49    ADDS	R1, R1, #1
0x2040	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3439 :: 		
0x2044	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x2046	0xE788    B	L___Lib_TFT__TFT_Write_Char_E693
L___Lib_TFT__TFT_Write_Char_E694:
;__Lib_TFT.c, 3441 :: 		
0x2048	0x4950    LDR	R1, [PC, #320]
0x204A	0x7809    LDRB	R1, [R1, #0]
0x204C	0xB929    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E703
;__Lib_TFT.c, 3442 :: 		
0x204E	0xF8BD1026  LDRH	R1, [SP, #38]
0x2052	0x1C4A    ADDS	R2, R1, #1
0x2054	0x494F    LDR	R1, [PC, #316]
0x2056	0x800A    STRH	R2, [R1, #0]
0x2058	0xE003    B	L___Lib_TFT__TFT_Write_Char_E704
L___Lib_TFT__TFT_Write_Char_E703:
;__Lib_TFT.c, 3444 :: 		
0x205A	0xF8BD200A  LDRH	R2, [SP, #10]
0x205E	0x494C    LDR	R1, [PC, #304]
0x2060	0x800A    STRH	R2, [R1, #0]
L___Lib_TFT__TFT_Write_Char_E704:
;__Lib_TFT.c, 3445 :: 		
0x2062	0xE083    B	L___Lib_TFT__TFT_Write_Char_E705
L___Lib_TFT__TFT_Write_Char_E692:
;__Lib_TFT.c, 3446 :: 		
; ptr start address is: 16 (R4)
0x2064	0x494B    LDR	R1, [PC, #300]
0x2066	0x8809    LDRH	R1, [R1, #0]
0x2068	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3447 :: 		
0x206C	0x2100    MOVS	R1, #0
0x206E	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x2072	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E706:
; ptr start address is: 0 (R0)
0x2074	0x4943    LDR	R1, [PC, #268]
0x2076	0x880A    LDRH	R2, [R1, #0]
0x2078	0xF89D1009  LDRB	R1, [SP, #9]
0x207C	0x4291    CMP	R1, R2
0x207E	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E707
;__Lib_TFT.c, 3448 :: 		
0x2082	0x4943    LDR	R1, [PC, #268]
0x2084	0x8809    LDRH	R1, [R1, #0]
0x2086	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3449 :: 		
0x208A	0x2100    MOVS	R1, #0
0x208C	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3450 :: 		
0x2090	0x2100    MOVS	R1, #0
0x2092	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x2096	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E709:
; ptr start address is: 16 (R4)
0x2098	0xF89D2024  LDRB	R2, [SP, #36]
0x209C	0xF89D1008  LDRB	R1, [SP, #8]
0x20A0	0x4291    CMP	R1, R2
0x20A2	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E710
;__Lib_TFT.c, 3451 :: 		
0x20A4	0xF89D100C  LDRB	R1, [SP, #12]
0x20A8	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E980
;__Lib_TFT.c, 3452 :: 		
0x20AA	0x9907    LDR	R1, [SP, #28]
0x20AC	0x1C49    ADDS	R1, R1, #1
0x20AE	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3453 :: 		
0x20B0	0x9A08    LDR	R2, [SP, #32]
0x20B2	0x9905    LDR	R1, [SP, #20]
0x20B4	0x4291    CMP	R1, R2
0x20B6	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E979
;__Lib_TFT.c, 3454 :: 		
0x20B8	0x9A05    LDR	R2, [SP, #20]
0x20BA	0x9907    LDR	R1, [SP, #28]
0x20BC	0x4291    CMP	R1, R2
0x20BE	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E978
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3455 :: 		
0x20C0	0x2101    MOVS	R1, #1
0x20C2	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3456 :: 		
0x20C4	0xAC05    ADD	R4, SP, #20
0x20C6	0x4622    MOV	R2, R4
0x20C8	0x9906    LDR	R1, [SP, #24]
0x20CA	0x9804    LDR	R0, [SP, #16]
0x20CC	0x4C2E    LDR	R4, [PC, #184]
0x20CE	0x6824    LDR	R4, [R4, #0]
0x20D0	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x20D2	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3457 :: 		
0x20D4	0x9906    LDR	R1, [SP, #24]
0x20D6	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3458 :: 		
0x20D8	0x9A05    LDR	R2, [SP, #20]
0x20DA	0x9904    LDR	R1, [SP, #16]
0x20DC	0x1889    ADDS	R1, R1, R2
0x20DE	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3459 :: 		
0x20E0	0x9A05    LDR	R2, [SP, #20]
0x20E2	0x9906    LDR	R1, [SP, #24]
0x20E4	0x1A89    SUB	R1, R1, R2
0x20E6	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x20E8	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3460 :: 		
0x20EA	0xE000    B	L___Lib_TFT__TFT_Write_Char_E714
L___Lib_TFT__TFT_Write_Char_E978:
;__Lib_TFT.c, 3454 :: 		
0x20EC	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3460 :: 		
L___Lib_TFT__TFT_Write_Char_E714:
;__Lib_TFT.c, 3461 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x20EE	0xE000    B	L___Lib_TFT__TFT_Write_Char_E713
L___Lib_TFT__TFT_Write_Char_E979:
;__Lib_TFT.c, 3453 :: 		
0x20F0	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3461 :: 		
L___Lib_TFT__TFT_Write_Char_E713:
;__Lib_TFT.c, 3462 :: 		
; ptr start address is: 0 (R0)
0x20F2	0x7801    LDRB	R1, [R0, #0]
0x20F4	0xF88D1028  STRB	R1, [SP, #40]
0x20F8	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3463 :: 		
0x20FA	0x2101    MOVS	R1, #1
0x20FC	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3464 :: 		
0x2100	0xE000    B	L___Lib_TFT__TFT_Write_Char_E712
L___Lib_TFT__TFT_Write_Char_E980:
;__Lib_TFT.c, 3451 :: 		
0x2102	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3464 :: 		
L___Lib_TFT__TFT_Write_Char_E712:
;__Lib_TFT.c, 3466 :: 		
; ptr start address is: 0 (R0)
0x2104	0xF89D200C  LDRB	R2, [SP, #12]
0x2108	0xF89D1028  LDRB	R1, [SP, #40]
0x210C	0x4011    ANDS	R1, R2
0x210E	0xB2C9    UXTB	R1, R1
0x2110	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E715
;__Lib_TFT.c, 3467 :: 		
0x2112	0x4921    LDR	R1, [PC, #132]
0x2114	0x8809    LDRH	R1, [R1, #0]
0x2116	0x9001    STR	R0, [SP, #4]
0x2118	0xB28A    UXTH	R2, R1
0x211A	0xF8BD1026  LDRH	R1, [SP, #38]
0x211E	0xF8BD000A  LDRH	R0, [SP, #10]
0x2122	0xF7FEFD3B  BL	_TFT_Dot+0
0x2126	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3468 :: 		
L___Lib_TFT__TFT_Write_Char_E715:
;__Lib_TFT.c, 3470 :: 		
0x2128	0xF8BD1026  LDRH	R1, [SP, #38]
0x212C	0x1E49    SUBS	R1, R1, #1
0x212E	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3471 :: 		
0x2132	0xF89D100C  LDRB	R1, [SP, #12]
0x2136	0x0049    LSLS	R1, R1, #1
0x2138	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3450 :: 		
0x213C	0xF89D1008  LDRB	R1, [SP, #8]
0x2140	0x1C49    ADDS	R1, R1, #1
0x2142	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3472 :: 		
0x2146	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x2148	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E709
L___Lib_TFT__TFT_Write_Char_E710:
;__Lib_TFT.c, 3474 :: 		
; ptr start address is: 16 (R4)
0x214A	0xF8BD100A  LDRH	R1, [SP, #10]
0x214E	0x1C49    ADDS	R1, R1, #1
0x2150	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3447 :: 		
0x2154	0xF89D1009  LDRB	R1, [SP, #9]
0x2158	0x1C49    ADDS	R1, R1, #1
0x215A	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3475 :: 		
0x215E	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x2160	0xE788    B	L___Lib_TFT__TFT_Write_Char_E706
L___Lib_TFT__TFT_Write_Char_E707:
;__Lib_TFT.c, 3478 :: 		
0x2162	0xF8BD1026  LDRH	R1, [SP, #38]
0x2166	0x1E4A    SUBS	R2, R1, #1
0x2168	0x4909    LDR	R1, [PC, #36]
0x216A	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 3479 :: 		
L___Lib_TFT__TFT_Write_Char_E705:
;__Lib_TFT.c, 3480 :: 		
L_end__TFT_Write_Char_E:
0x216C	0xF8DDE000  LDR	LR, [SP, #0]
0x2170	0xB00B    ADD	SP, SP, #44
0x2172	0x4770    BX	LR
0x2174	0x00C22000  	__Lib_TFT__fontFirstChar+0
0x2178	0x00C42000  	__Lib_TFT__fontLastChar+0
0x217C	0x00D02000  	__Lib_TFT_activeExtFont+0
0x2180	0x00D42000  	__Lib_TFT_headerBuffer+0
0x2184	0x00CC2000  	__Lib_TFT__fontHeight+0
0x2188	0x00E02000  	_TFT_Get_Ext_Data_Ptr+0
0x218C	0x00C62000  	__Lib_TFT_FontOrientation+0
0x2190	0x00BE2000  	__Lib_TFT_y_cord+0
0x2194	0x00BC2000  	__Lib_TFT_x_cord+0
0x2198	0x00CE2000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char_E
__Lib_TFT__TFT_getHeader:
;__Lib_TFT.c, 3334 :: 		
; count start address is: 4 (R1)
; offset start address is: 0 (R0)
0x0A14	0xB085    SUB	SP, SP, #20
0x0A16	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 4 (R1)
; offset end address is: 0 (R0)
; offset start address is: 0 (R0)
; count start address is: 4 (R1)
;__Lib_TFT.c, 3338 :: 		
; ptrH start address is: 20 (R5)
0x0A1A	0x4D15    LDR	R5, [PC, #84]
; offset end address is: 0 (R0)
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
0x0A1C	0x4603    MOV	R3, R0
;__Lib_TFT.c, 3339 :: 		
L___Lib_TFT__TFT_getHeader682:
; ptrH start address is: 20 (R5)
; count start address is: 4 (R1)
; offset start address is: 12 (R3)
0x0A1E	0x2900    CMP	R1, #0
0x0A20	0xD922    BLS	L___Lib_TFT__TFT_getHeader683
;__Lib_TFT.c, 3340 :: 		
0x0A22	0xAC04    ADD	R4, SP, #16
0x0A24	0x9301    STR	R3, [SP, #4]
0x0A26	0xF8AD1008  STRH	R1, [SP, #8]
0x0A2A	0x9503    STR	R5, [SP, #12]
0x0A2C	0x4622    MOV	R2, R4
0x0A2E	0x4618    MOV	R0, R3
0x0A30	0x4C10    LDR	R4, [PC, #64]
0x0A32	0x6824    LDR	R4, [R4, #0]
0x0A34	0x47A0    BLX	R4
0x0A36	0x9D03    LDR	R5, [SP, #12]
0x0A38	0xF8BD1008  LDRH	R1, [SP, #8]
0x0A3C	0x9B01    LDR	R3, [SP, #4]
; ptr start address is: 16 (R4)
0x0A3E	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3341 :: 		
; i start address is: 0 (R0)
0x0A40	0x2000    MOVS	R0, #0
; ptrH end address is: 20 (R5)
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
L___Lib_TFT__TFT_getHeader684:
; i start address is: 0 (R0)
; ptr start address is: 16 (R4)
; offset start address is: 12 (R3)
; count start address is: 4 (R1)
; ptrH start address is: 20 (R5)
0x0A42	0xF8BD2010  LDRH	R2, [SP, #16]
0x0A46	0x4290    CMP	R0, R2
0x0A48	0xD206    BCS	L___Lib_TFT__TFT_getHeader685
;__Lib_TFT.c, 3342 :: 		
0x0A4A	0x7822    LDRB	R2, [R4, #0]
0x0A4C	0x702A    STRB	R2, [R5, #0]
;__Lib_TFT.c, 3343 :: 		
0x0A4E	0x1C6D    ADDS	R5, R5, #1
;__Lib_TFT.c, 3344 :: 		
0x0A50	0x1C64    ADDS	R4, R4, #1
;__Lib_TFT.c, 3341 :: 		
0x0A52	0x1C40    ADDS	R0, R0, #1
0x0A54	0xB280    UXTH	R0, R0
;__Lib_TFT.c, 3345 :: 		
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
0x0A56	0xE7F4    B	L___Lib_TFT__TFT_getHeader684
L___Lib_TFT__TFT_getHeader685:
;__Lib_TFT.c, 3346 :: 		
0x0A58	0xF8BD2010  LDRH	R2, [SP, #16]
0x0A5C	0x1A89    SUB	R1, R1, R2
0x0A5E	0xB289    UXTH	R1, R1
;__Lib_TFT.c, 3347 :: 		
0x0A60	0xF8BD2010  LDRH	R2, [SP, #16]
0x0A64	0x189B    ADDS	R3, R3, R2
;__Lib_TFT.c, 3348 :: 		
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
0x0A66	0xE7DA    B	L___Lib_TFT__TFT_getHeader682
L___Lib_TFT__TFT_getHeader683:
;__Lib_TFT.c, 3350 :: 		
L_end__TFT_getHeader:
0x0A68	0xF8DDE000  LDR	LR, [SP, #0]
0x0A6C	0xB005    ADD	SP, SP, #20
0x0A6E	0x4770    BX	LR
0x0A70	0x00D42000  	__Lib_TFT_headerBuffer+0
0x0A74	0x00E02000  	_TFT_Get_Ext_Data_Ptr+0
; end of __Lib_TFT__TFT_getHeader
_TFT_Dot:
;__Lib_TFT.c, 553 :: 		
; y start address is: 4 (R1)
; x start address is: 0 (R0)
0x0B9C	0xB082    SUB	SP, SP, #8
0x0B9E	0xF8CDE000  STR	LR, [SP, #0]
0x0BA2	0xF8AD2004  STRH	R2, [SP, #4]
0x0BA6	0xB20A    SXTH	R2, R1
0x0BA8	0xB201    SXTH	R1, R0
; y end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 555 :: 		
0x0BAA	0x2900    CMP	R1, #0
0x0BAC	0xDB04    BLT	L__TFT_Dot949
0x0BAE	0x4B17    LDR	R3, [PC, #92]
0x0BB0	0x881B    LDRH	R3, [R3, #0]
0x0BB2	0x4299    CMP	R1, R3
0x0BB4	0xD200    BCS	L__TFT_Dot948
0x0BB6	0xE000    B	L_TFT_Dot6
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot949:
L__TFT_Dot948:
;__Lib_TFT.c, 556 :: 		
0x0BB8	0xE024    B	L_end_TFT_Dot
L_TFT_Dot6:
;__Lib_TFT.c, 557 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x0BBA	0x2A00    CMP	R2, #0
0x0BBC	0xDB04    BLT	L__TFT_Dot951
0x0BBE	0x4B14    LDR	R3, [PC, #80]
0x0BC0	0x881B    LDRH	R3, [R3, #0]
0x0BC2	0x429A    CMP	R2, R3
0x0BC4	0xD200    BCS	L__TFT_Dot950
0x0BC6	0xE000    B	L_TFT_Dot9
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot951:
L__TFT_Dot950:
;__Lib_TFT.c, 558 :: 		
0x0BC8	0xE01C    B	L_end_TFT_Dot
L_TFT_Dot9:
;__Lib_TFT.c, 560 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x0BCA	0x2400    MOVS	R4, #0
0x0BCC	0xB264    SXTB	R4, R4
0x0BCE	0x4B11    LDR	R3, [PC, #68]
0x0BD0	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 561 :: 		
0x0BD2	0xF000F8E9  BL	__Lib_TFT_Is_SSD1963_Set+0
0x0BD6	0xB138    CBZ	R0, L_TFT_Dot10
;__Lib_TFT.c, 562 :: 		
0x0BD8	0xB293    UXTH	R3, R2
0x0BDA	0xB28A    UXTH	R2, R1
0x0BDC	0xB299    UXTH	R1, R3
; y end address is: 8 (R2)
0x0BDE	0xB290    UXTH	R0, R2
; x end address is: 4 (R1)
0x0BE0	0x4C0D    LDR	R4, [PC, #52]
0x0BE2	0x6824    LDR	R4, [R4, #0]
0x0BE4	0x47A0    BLX	R4
0x0BE6	0xE004    B	L_TFT_Dot11
L_TFT_Dot10:
;__Lib_TFT.c, 564 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x0BE8	0xB288    UXTH	R0, R1
; y end address is: 8 (R2)
0x0BEA	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x0BEC	0x4C0B    LDR	R4, [PC, #44]
0x0BEE	0x6824    LDR	R4, [R4, #0]
0x0BF0	0x47A0    BLX	R4
L_TFT_Dot11:
;__Lib_TFT.c, 565 :: 		
0x0BF2	0xF8BD0004  LDRH	R0, [SP, #4]
0x0BF6	0x4C0A    LDR	R4, [PC, #40]
0x0BF8	0x6824    LDR	R4, [R4, #0]
0x0BFA	0x47A0    BLX	R4
;__Lib_TFT.c, 566 :: 		
0x0BFC	0x2401    MOVS	R4, #1
0x0BFE	0xB264    SXTB	R4, R4
0x0C00	0x4B04    LDR	R3, [PC, #16]
0x0C02	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 567 :: 		
L_end_TFT_Dot:
0x0C04	0xF8DDE000  LDR	LR, [SP, #0]
0x0C08	0xB002    ADD	SP, SP, #8
0x0C0A	0x4770    BX	LR
0x0C0C	0x00962000  	_TFT_DISP_WIDTH+0
0x0C10	0x00A82000  	_TFT_DISP_HEIGHT+0
0x0C14	0x02BC4242  	TFT_CS+0
0x0C18	0x00A42000  	_TFT_SSD1963_Set_Address_Ptr+0
0x0C1C	0x00AC2000  	_TFT_Set_Address_Ptr+0
0x0C20	0x00B02000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Dot
__Lib_TFT__TFT_Write_Char:
;__Lib_TFT.c, 1158 :: 		
; ch start address is: 0 (R0)
0x21DC	0xB086    SUB	SP, SP, #24
0x21DE	0xF8CDE000  STR	LR, [SP, #0]
0x21E2	0xB287    UXTH	R7, R0
; ch end address is: 0 (R0)
; ch start address is: 28 (R7)
;__Lib_TFT.c, 1160 :: 		
;__Lib_TFT.c, 1162 :: 		
; x start address is: 20 (R5)
0x21E4	0xF2400500  MOVW	R5, #0
;__Lib_TFT.c, 1163 :: 		
; temp start address is: 24 (R6)
0x21E8	0x2600    MOVS	R6, #0
;__Lib_TFT.c, 1169 :: 		
0x21EA	0x4972    LDR	R1, [PC, #456]
0x21EC	0x7809    LDRB	R1, [R1, #0]
0x21EE	0xB949    CBNZ	R1, L___Lib_TFT__TFT_Write_Char162
;__Lib_TFT.c, 1170 :: 		
0x21F0	0x4971    LDR	R1, [PC, #452]
0x21F2	0x2200    MOVS	R2, #0
0x21F4	0x4608    MOV	R0, R1
0x21F6	0xF2400100  MOVW	R1, #0
0x21FA	0xF000FCDB  BL	_TFT_Set_Font+0
;__Lib_TFT.c, 1171 :: 		
0x21FE	0x2201    MOVS	R2, #1
0x2200	0x496C    LDR	R1, [PC, #432]
0x2202	0x700A    STRB	R2, [R1, #0]
;__Lib_TFT.c, 1172 :: 		
L___Lib_TFT__TFT_Write_Char162:
;__Lib_TFT.c, 1174 :: 		
0x2204	0x496D    LDR	R1, [PC, #436]
0x2206	0x8809    LDRH	R1, [R1, #0]
0x2208	0x428F    CMP	R7, R1
0x220A	0xD200    BCS	L___Lib_TFT__TFT_Write_Char163
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1175 :: 		
0x220C	0xE0CE    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char163:
;__Lib_TFT.c, 1176 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x220E	0x496C    LDR	R1, [PC, #432]
0x2210	0x8809    LDRH	R1, [R1, #0]
0x2212	0x428F    CMP	R7, R1
0x2214	0xD900    BLS	L___Lib_TFT__TFT_Write_Char164
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1177 :: 		
0x2216	0xE0C9    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char164:
;__Lib_TFT.c, 1180 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x2218	0x4968    LDR	R1, [PC, #416]
0x221A	0x8809    LDRH	R1, [R1, #0]
0x221C	0x1A79    SUB	R1, R7, R1
0x221E	0xB289    UXTH	R1, R1
; ch end address is: 28 (R7)
0x2220	0x008A    LSLS	R2, R1, #2
0x2222	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 1181 :: 		
0x2224	0x4C67    LDR	R4, [PC, #412]
0x2226	0x6821    LDR	R1, [R4, #0]
0x2228	0x3108    ADDS	R1, #8
0x222A	0x188B    ADDS	R3, R1, R2
;__Lib_TFT.c, 1182 :: 		
0x222C	0x7818    LDRB	R0, [R3, #0]
; chWidth start address is: 0 (R0)
;__Lib_TFT.c, 1184 :: 		
0x222E	0x1C59    ADDS	R1, R3, #1
0x2230	0x7809    LDRB	R1, [R1, #0]
0x2232	0xB2CA    UXTB	R2, R1
0x2234	0x1C99    ADDS	R1, R3, #2
0x2236	0x7809    LDRB	R1, [R1, #0]
0x2238	0x0209    LSLS	R1, R1, #8
0x223A	0x1852    ADDS	R2, R2, R1
0x223C	0x1CD9    ADDS	R1, R3, #3
0x223E	0x7809    LDRB	R1, [R1, #0]
0x2240	0x0409    LSLS	R1, R1, #16
0x2242	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 1186 :: 		
0x2244	0x4621    MOV	R1, R4
0x2246	0x6809    LDR	R1, [R1, #0]
0x2248	0x188C    ADDS	R4, R1, R2
; pChBitMap start address is: 16 (R4)
;__Lib_TFT.c, 1188 :: 		
0x224A	0x495F    LDR	R1, [PC, #380]
0x224C	0x7809    LDRB	R1, [R1, #0]
0x224E	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char969
0x2250	0x495D    LDR	R1, [PC, #372]
0x2252	0x7809    LDRB	R1, [R1, #0]
0x2254	0x2902    CMP	R1, #2
0x2256	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char968
0x2258	0xE057    B	L___Lib_TFT__TFT_Write_Char167
L___Lib_TFT__TFT_Write_Char969:
L___Lib_TFT__TFT_Write_Char968:
;__Lib_TFT.c, 1189 :: 		
0x225A	0x495C    LDR	R1, [PC, #368]
; y start address is: 12 (R3)
0x225C	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1190 :: 		
; yCnt start address is: 8 (R2)
0x225E	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x2260	0x46A0    MOV	R8, R4
0x2262	0xB2AC    UXTH	R4, R5
L___Lib_TFT__TFT_Write_Char168:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 32 (R8)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 16 (R4)
0x2264	0x495A    LDR	R1, [PC, #360]
0x2266	0x8809    LDRH	R1, [R1, #0]
0x2268	0x428A    CMP	R2, R1
0x226A	0xD244    BCS	L___Lib_TFT__TFT_Write_Char169
; x end address is: 16 (R4)
;__Lib_TFT.c, 1191 :: 		
0x226C	0x4959    LDR	R1, [PC, #356]
; x start address is: 20 (R5)
0x226E	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1192 :: 		
; mask start address is: 28 (R7)
0x2270	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1193 :: 		
; xCnt start address is: 16 (R4)
0x2272	0x2400    MOVS	R4, #0
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char171:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x2274	0x4284    CMP	R4, R0
0x2276	0xD238    BCS	L___Lib_TFT__TFT_Write_Char172
;__Lib_TFT.c, 1194 :: 		
0x2278	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char970
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1195 :: 		
0x227A	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x227E	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1196 :: 		
; mask start address is: 28 (R7)
0x2282	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1197 :: 		
0x2284	0xE7FF    B	L___Lib_TFT__TFT_Write_Char174
L___Lib_TFT__TFT_Write_Char970:
;__Lib_TFT.c, 1194 :: 		
;__Lib_TFT.c, 1197 :: 		
L___Lib_TFT__TFT_Write_Char174:
;__Lib_TFT.c, 1199 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x2286	0xEA060107  AND	R1, R6, R7, LSL #0
0x228A	0xB2C9    UXTB	R1, R1
0x228C	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char175
;__Lib_TFT.c, 1200 :: 		
0x228E	0x4952    LDR	R1, [PC, #328]
0x2290	0x8809    LDRH	R1, [R1, #0]
0x2292	0xF88D6004  STRB	R6, [SP, #4]
0x2296	0xF8CD8008  STR	R8, [SP, #8]
0x229A	0xF88D700C  STRB	R7, [SP, #12]
0x229E	0xF88D200D  STRB	R2, [SP, #13]
0x22A2	0xF8AD300E  STRH	R3, [SP, #14]
0x22A6	0xF88D0010  STRB	R0, [SP, #16]
0x22AA	0xF8AD5012  STRH	R5, [SP, #18]
0x22AE	0xF88D4014  STRB	R4, [SP, #20]
0x22B2	0xB28A    UXTH	R2, R1
0x22B4	0xB219    SXTH	R1, R3
0x22B6	0xB228    SXTH	R0, R5
0x22B8	0xF7FEFC70  BL	_TFT_Dot+0
0x22BC	0xF89D4014  LDRB	R4, [SP, #20]
0x22C0	0xF8BD5012  LDRH	R5, [SP, #18]
0x22C4	0xF89D0010  LDRB	R0, [SP, #16]
0x22C8	0xF8BD300E  LDRH	R3, [SP, #14]
0x22CC	0xF89D200D  LDRB	R2, [SP, #13]
0x22D0	0xF89D700C  LDRB	R7, [SP, #12]
0x22D4	0xF8DD8008  LDR	R8, [SP, #8]
0x22D8	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1201 :: 		
L___Lib_TFT__TFT_Write_Char175:
;__Lib_TFT.c, 1203 :: 		
0x22DC	0x1C6D    ADDS	R5, R5, #1
0x22DE	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1204 :: 		
0x22E0	0x0079    LSLS	R1, R7, #1
0x22E2	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1193 :: 		
0x22E4	0x1C64    ADDS	R4, R4, #1
0x22E6	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1205 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x22E8	0xE7C4    B	L___Lib_TFT__TFT_Write_Char171
L___Lib_TFT__TFT_Write_Char172:
;__Lib_TFT.c, 1206 :: 		
0x22EA	0x1C5B    ADDS	R3, R3, #1
0x22EC	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1190 :: 		
0x22EE	0x1C52    ADDS	R2, R2, #1
0x22F0	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1207 :: 		
0x22F2	0xB2AC    UXTH	R4, R5
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; yCnt end address is: 8 (R2)
0x22F4	0xE7B6    B	L___Lib_TFT__TFT_Write_Char168
L___Lib_TFT__TFT_Write_Char169:
;__Lib_TFT.c, 1209 :: 		
; x start address is: 16 (R4)
0x22F6	0x4934    LDR	R1, [PC, #208]
0x22F8	0x7809    LDRB	R1, [R1, #0]
0x22FA	0xB919    CBNZ	R1, L___Lib_TFT__TFT_Write_Char176
; y end address is: 12 (R3)
;__Lib_TFT.c, 1210 :: 		
0x22FC	0x1C62    ADDS	R2, R4, #1
; x end address is: 16 (R4)
0x22FE	0x4935    LDR	R1, [PC, #212]
0x2300	0x800A    STRH	R2, [R1, #0]
0x2302	0xE001    B	L___Lib_TFT__TFT_Write_Char177
L___Lib_TFT__TFT_Write_Char176:
;__Lib_TFT.c, 1212 :: 		
; y start address is: 12 (R3)
0x2304	0x4931    LDR	R1, [PC, #196]
0x2306	0x800B    STRH	R3, [R1, #0]
; y end address is: 12 (R3)
L___Lib_TFT__TFT_Write_Char177:
;__Lib_TFT.c, 1213 :: 		
0x2308	0xE050    B	L___Lib_TFT__TFT_Write_Char178
L___Lib_TFT__TFT_Write_Char167:
;__Lib_TFT.c, 1214 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 16 (R4)
0x230A	0x4932    LDR	R1, [PC, #200]
; y start address is: 12 (R3)
0x230C	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1215 :: 		
; yCnt start address is: 8 (R2)
0x230E	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char179:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 16 (R4)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 20 (R5)
0x2310	0x492F    LDR	R1, [PC, #188]
0x2312	0x8809    LDRH	R1, [R1, #0]
0x2314	0x428A    CMP	R2, R1
0x2316	0xD246    BCS	L___Lib_TFT__TFT_Write_Char180
; x end address is: 20 (R5)
;__Lib_TFT.c, 1216 :: 		
0x2318	0x492C    LDR	R1, [PC, #176]
; x start address is: 20 (R5)
0x231A	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1217 :: 		
; mask start address is: 28 (R7)
0x231C	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1218 :: 		
; xCnt start address is: 4 (R1)
0x231E	0x2100    MOVS	R1, #0
; pChBitMap end address is: 16 (R4)
; xCnt end address is: 4 (R1)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x2320	0x46A0    MOV	R8, R4
0x2322	0xB2CC    UXTB	R4, R1
L___Lib_TFT__TFT_Write_Char182:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x2324	0x4284    CMP	R4, R0
0x2326	0xD238    BCS	L___Lib_TFT__TFT_Write_Char183
;__Lib_TFT.c, 1219 :: 		
0x2328	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char971
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1220 :: 		
0x232A	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x232E	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1221 :: 		
; mask start address is: 28 (R7)
0x2332	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1222 :: 		
0x2334	0xE7FF    B	L___Lib_TFT__TFT_Write_Char185
L___Lib_TFT__TFT_Write_Char971:
;__Lib_TFT.c, 1219 :: 		
;__Lib_TFT.c, 1222 :: 		
L___Lib_TFT__TFT_Write_Char185:
;__Lib_TFT.c, 1224 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x2336	0xEA060107  AND	R1, R6, R7, LSL #0
0x233A	0xB2C9    UXTB	R1, R1
0x233C	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char186
;__Lib_TFT.c, 1225 :: 		
0x233E	0x4926    LDR	R1, [PC, #152]
0x2340	0x8809    LDRH	R1, [R1, #0]
0x2342	0xF88D6004  STRB	R6, [SP, #4]
0x2346	0xF8CD8008  STR	R8, [SP, #8]
0x234A	0xF88D700C  STRB	R7, [SP, #12]
0x234E	0xF88D200D  STRB	R2, [SP, #13]
0x2352	0xF8AD300E  STRH	R3, [SP, #14]
0x2356	0xF88D0010  STRB	R0, [SP, #16]
0x235A	0xF8AD5012  STRH	R5, [SP, #18]
0x235E	0xF88D4014  STRB	R4, [SP, #20]
0x2362	0xB28A    UXTH	R2, R1
0x2364	0xB229    SXTH	R1, R5
0x2366	0xB218    SXTH	R0, R3
0x2368	0xF7FEFC18  BL	_TFT_Dot+0
0x236C	0xF89D4014  LDRB	R4, [SP, #20]
0x2370	0xF8BD5012  LDRH	R5, [SP, #18]
0x2374	0xF89D0010  LDRB	R0, [SP, #16]
0x2378	0xF8BD300E  LDRH	R3, [SP, #14]
0x237C	0xF89D200D  LDRB	R2, [SP, #13]
0x2380	0xF89D700C  LDRB	R7, [SP, #12]
0x2384	0xF8DD8008  LDR	R8, [SP, #8]
0x2388	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1226 :: 		
L___Lib_TFT__TFT_Write_Char186:
;__Lib_TFT.c, 1228 :: 		
0x238C	0x1E6D    SUBS	R5, R5, #1
0x238E	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1229 :: 		
0x2390	0x0079    LSLS	R1, R7, #1
0x2392	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1218 :: 		
0x2394	0x1C64    ADDS	R4, R4, #1
0x2396	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1230 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x2398	0xE7C4    B	L___Lib_TFT__TFT_Write_Char182
L___Lib_TFT__TFT_Write_Char183:
;__Lib_TFT.c, 1232 :: 		
0x239A	0x1C5B    ADDS	R3, R3, #1
0x239C	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1215 :: 		
0x239E	0x1C52    ADDS	R2, R2, #1
0x23A0	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1233 :: 		
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x23A2	0x4644    MOV	R4, R8
0x23A4	0xE7B4    B	L___Lib_TFT__TFT_Write_Char179
L___Lib_TFT__TFT_Write_Char180:
;__Lib_TFT.c, 1236 :: 		
0x23A6	0x1E6A    SUBS	R2, R5, #1
; x end address is: 20 (R5)
0x23A8	0x4908    LDR	R1, [PC, #32]
0x23AA	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 1237 :: 		
L___Lib_TFT__TFT_Write_Char178:
;__Lib_TFT.c, 1238 :: 		
L_end__TFT_Write_Char:
0x23AC	0xF8DDE000  LDR	LR, [SP, #0]
0x23B0	0xB006    ADD	SP, SP, #24
0x23B2	0x4770    BX	LR
0x23B4	0x00912000  	__Lib_TFT_FontInitialized+0
0x23B8	0x30B00000  	_TFT_defaultFont+0
0x23BC	0x00C22000  	__Lib_TFT__fontFirstChar+0
0x23C0	0x00C42000  	__Lib_TFT__fontLastChar+0
0x23C4	0x00C82000  	__Lib_TFT__font+0
0x23C8	0x00C62000  	__Lib_TFT_FontOrientation+0
0x23CC	0x00BE2000  	__Lib_TFT_y_cord+0
0x23D0	0x00CC2000  	__Lib_TFT__fontHeight+0
0x23D4	0x00BC2000  	__Lib_TFT_x_cord+0
0x23D8	0x00CE2000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char
_UART3_Read:
;__Lib_UART_123_45_6.c, 118 :: 		
0x28D0	0xB081    SUB	SP, SP, #4
0x28D2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 119 :: 		
0x28D6	0x4803    LDR	R0, [PC, #12]
0x28D8	0xF7FFFC74  BL	__Lib_UART_123_45_6_UARTx_Read+0
;__Lib_UART_123_45_6.c, 120 :: 		
L_end_UART3_Read:
0x28DC	0xF8DDE000  LDR	LR, [SP, #0]
0x28E0	0xB001    ADD	SP, SP, #4
0x28E2	0x4770    BX	LR
0x28E4	0x48004000  	USART3_SR+0
; end of _UART3_Read
__Lib_UART_123_45_6_UARTx_Read:
;__Lib_UART_123_45_6.c, 102 :: 		
; UART_Base start address is: 0 (R0)
0x21C4	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; UART_Base end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 104 :: 		
L___Lib_UART_123_45_6_UARTx_Read4:
; UART_Base start address is: 0 (R0)
0x21C6	0x6802    LDR	R2, [R0, #0]
0x21C8	0xF3C21140  UBFX	R1, R2, #5, #1
0x21CC	0xB901    CBNZ	R1, L___Lib_UART_123_45_6_UARTx_Read5
0x21CE	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Read4
L___Lib_UART_123_45_6_UARTx_Read5:
;__Lib_UART_123_45_6.c, 107 :: 		
0x21D0	0x1D01    ADDS	R1, R0, #4
; UART_Base end address is: 0 (R0)
0x21D2	0x6809    LDR	R1, [R1, #0]
0x21D4	0xB288    UXTH	R0, R1
;__Lib_UART_123_45_6.c, 108 :: 		
L_end_UARTx_Read:
0x21D6	0xB001    ADD	SP, SP, #4
0x21D8	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Read
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x2C90	0xB082    SUB	SP, SP, #8
0x2C92	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x2C96	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x2C98	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x2C9A	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x2C9C	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2C9E	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x2CA0	0x2803    CMP	R0, #3
0x2CA2	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x2CA6	0x4893    LDR	R0, [PC, #588]
0x2CA8	0x4281    CMP	R1, R0
0x2CAA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x2CAC	0x4892    LDR	R0, [PC, #584]
0x2CAE	0x6800    LDR	R0, [R0, #0]
0x2CB0	0xF0400105  ORR	R1, R0, #5
0x2CB4	0x4890    LDR	R0, [PC, #576]
0x2CB6	0x6001    STR	R1, [R0, #0]
0x2CB8	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2CBA	0x4890    LDR	R0, [PC, #576]
0x2CBC	0x4281    CMP	R1, R0
0x2CBE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x2CC0	0x488D    LDR	R0, [PC, #564]
0x2CC2	0x6800    LDR	R0, [R0, #0]
0x2CC4	0xF0400104  ORR	R1, R0, #4
0x2CC8	0x488B    LDR	R0, [PC, #556]
0x2CCA	0x6001    STR	R1, [R0, #0]
0x2CCC	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2CCE	0x488C    LDR	R0, [PC, #560]
0x2CD0	0x4281    CMP	R1, R0
0x2CD2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x2CD4	0x4888    LDR	R0, [PC, #544]
0x2CD6	0x6800    LDR	R0, [R0, #0]
0x2CD8	0xF0400103  ORR	R1, R0, #3
0x2CDC	0x4886    LDR	R0, [PC, #536]
0x2CDE	0x6001    STR	R1, [R0, #0]
0x2CE0	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2CE2	0xF64E2060  MOVW	R0, #60000
0x2CE6	0x4281    CMP	R1, R0
0x2CE8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x2CEA	0x4883    LDR	R0, [PC, #524]
0x2CEC	0x6800    LDR	R0, [R0, #0]
0x2CEE	0xF0400102  ORR	R1, R0, #2
0x2CF2	0x4881    LDR	R0, [PC, #516]
0x2CF4	0x6001    STR	R1, [R0, #0]
0x2CF6	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2CF8	0xF2475030  MOVW	R0, #30000
0x2CFC	0x4281    CMP	R1, R0
0x2CFE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x2D00	0x487D    LDR	R0, [PC, #500]
0x2D02	0x6800    LDR	R0, [R0, #0]
0x2D04	0xF0400101  ORR	R1, R0, #1
0x2D08	0x487B    LDR	R0, [PC, #492]
0x2D0A	0x6001    STR	R1, [R0, #0]
0x2D0C	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x2D0E	0x487A    LDR	R0, [PC, #488]
0x2D10	0x6801    LDR	R1, [R0, #0]
0x2D12	0xF06F0007  MVN	R0, #7
0x2D16	0x4001    ANDS	R1, R0
0x2D18	0x4877    LDR	R0, [PC, #476]
0x2D1A	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x2D1C	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x2D1E	0x2802    CMP	R0, #2
0x2D20	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x2D24	0x4877    LDR	R0, [PC, #476]
0x2D26	0x4281    CMP	R1, R0
0x2D28	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x2D2A	0x4873    LDR	R0, [PC, #460]
0x2D2C	0x6800    LDR	R0, [R0, #0]
0x2D2E	0xF0400106  ORR	R1, R0, #6
0x2D32	0x4871    LDR	R0, [PC, #452]
0x2D34	0x6001    STR	R1, [R0, #0]
0x2D36	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2D38	0x4870    LDR	R0, [PC, #448]
0x2D3A	0x4281    CMP	R1, R0
0x2D3C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x2D3E	0x486E    LDR	R0, [PC, #440]
0x2D40	0x6800    LDR	R0, [R0, #0]
0x2D42	0xF0400105  ORR	R1, R0, #5
0x2D46	0x486C    LDR	R0, [PC, #432]
0x2D48	0x6001    STR	R1, [R0, #0]
0x2D4A	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2D4C	0x486E    LDR	R0, [PC, #440]
0x2D4E	0x4281    CMP	R1, R0
0x2D50	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x2D52	0x4869    LDR	R0, [PC, #420]
0x2D54	0x6800    LDR	R0, [R0, #0]
0x2D56	0xF0400104  ORR	R1, R0, #4
0x2D5A	0x4867    LDR	R0, [PC, #412]
0x2D5C	0x6001    STR	R1, [R0, #0]
0x2D5E	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2D60	0x486A    LDR	R0, [PC, #424]
0x2D62	0x4281    CMP	R1, R0
0x2D64	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x2D66	0x4864    LDR	R0, [PC, #400]
0x2D68	0x6800    LDR	R0, [R0, #0]
0x2D6A	0xF0400103  ORR	R1, R0, #3
0x2D6E	0x4862    LDR	R0, [PC, #392]
0x2D70	0x6001    STR	R1, [R0, #0]
0x2D72	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2D74	0xF64B3080  MOVW	R0, #48000
0x2D78	0x4281    CMP	R1, R0
0x2D7A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x2D7C	0x485E    LDR	R0, [PC, #376]
0x2D7E	0x6800    LDR	R0, [R0, #0]
0x2D80	0xF0400102  ORR	R1, R0, #2
0x2D84	0x485C    LDR	R0, [PC, #368]
0x2D86	0x6001    STR	R1, [R0, #0]
0x2D88	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2D8A	0xF64550C0  MOVW	R0, #24000
0x2D8E	0x4281    CMP	R1, R0
0x2D90	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x2D92	0x4859    LDR	R0, [PC, #356]
0x2D94	0x6800    LDR	R0, [R0, #0]
0x2D96	0xF0400101  ORR	R1, R0, #1
0x2D9A	0x4857    LDR	R0, [PC, #348]
0x2D9C	0x6001    STR	R1, [R0, #0]
0x2D9E	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x2DA0	0x4855    LDR	R0, [PC, #340]
0x2DA2	0x6801    LDR	R1, [R0, #0]
0x2DA4	0xF06F0007  MVN	R0, #7
0x2DA8	0x4001    ANDS	R1, R0
0x2DAA	0x4853    LDR	R0, [PC, #332]
0x2DAC	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x2DAE	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x2DB0	0x2801    CMP	R0, #1
0x2DB2	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x2DB6	0x4851    LDR	R0, [PC, #324]
0x2DB8	0x4281    CMP	R1, R0
0x2DBA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x2DBC	0x484E    LDR	R0, [PC, #312]
0x2DBE	0x6800    LDR	R0, [R0, #0]
0x2DC0	0xF0400107  ORR	R1, R0, #7
0x2DC4	0x484C    LDR	R0, [PC, #304]
0x2DC6	0x6001    STR	R1, [R0, #0]
0x2DC8	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2DCA	0x4851    LDR	R0, [PC, #324]
0x2DCC	0x4281    CMP	R1, R0
0x2DCE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x2DD0	0x4849    LDR	R0, [PC, #292]
0x2DD2	0x6800    LDR	R0, [R0, #0]
0x2DD4	0xF0400106  ORR	R1, R0, #6
0x2DD8	0x4847    LDR	R0, [PC, #284]
0x2DDA	0x6001    STR	R1, [R0, #0]
0x2DDC	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2DDE	0x4848    LDR	R0, [PC, #288]
0x2DE0	0x4281    CMP	R1, R0
0x2DE2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x2DE4	0x4844    LDR	R0, [PC, #272]
0x2DE6	0x6800    LDR	R0, [R0, #0]
0x2DE8	0xF0400105  ORR	R1, R0, #5
0x2DEC	0x4842    LDR	R0, [PC, #264]
0x2DEE	0x6001    STR	R1, [R0, #0]
0x2DF0	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2DF2	0x4846    LDR	R0, [PC, #280]
0x2DF4	0x4281    CMP	R1, R0
0x2DF6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x2DF8	0x483F    LDR	R0, [PC, #252]
0x2DFA	0x6800    LDR	R0, [R0, #0]
0x2DFC	0xF0400104  ORR	R1, R0, #4
0x2E00	0x483D    LDR	R0, [PC, #244]
0x2E02	0x6001    STR	R1, [R0, #0]
0x2E04	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2E06	0xF24D20F0  MOVW	R0, #54000
0x2E0A	0x4281    CMP	R1, R0
0x2E0C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x2E0E	0x483A    LDR	R0, [PC, #232]
0x2E10	0x6800    LDR	R0, [R0, #0]
0x2E12	0xF0400103  ORR	R1, R0, #3
0x2E16	0x4838    LDR	R0, [PC, #224]
0x2E18	0x6001    STR	R1, [R0, #0]
0x2E1A	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2E1C	0xF64840A0  MOVW	R0, #36000
0x2E20	0x4281    CMP	R1, R0
0x2E22	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x2E24	0x4834    LDR	R0, [PC, #208]
0x2E26	0x6800    LDR	R0, [R0, #0]
0x2E28	0xF0400102  ORR	R1, R0, #2
0x2E2C	0x4832    LDR	R0, [PC, #200]
0x2E2E	0x6001    STR	R1, [R0, #0]
0x2E30	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2E32	0xF2446050  MOVW	R0, #18000
0x2E36	0x4281    CMP	R1, R0
0x2E38	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x2E3A	0x482F    LDR	R0, [PC, #188]
0x2E3C	0x6800    LDR	R0, [R0, #0]
0x2E3E	0xF0400101  ORR	R1, R0, #1
0x2E42	0x482D    LDR	R0, [PC, #180]
0x2E44	0x6001    STR	R1, [R0, #0]
0x2E46	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x2E48	0x482B    LDR	R0, [PC, #172]
0x2E4A	0x6801    LDR	R1, [R0, #0]
0x2E4C	0xF06F0007  MVN	R0, #7
0x2E50	0x4001    ANDS	R1, R0
0x2E52	0x4829    LDR	R0, [PC, #164]
0x2E54	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x2E56	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x2E58	0x2800    CMP	R0, #0
0x2E5A	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x2E5E	0x482D    LDR	R0, [PC, #180]
0x2E60	0x4281    CMP	R1, R0
0x2E62	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x2E64	0x4824    LDR	R0, [PC, #144]
0x2E66	0x6800    LDR	R0, [R0, #0]
0x2E68	0xF0400107  ORR	R1, R0, #7
0x2E6C	0x4822    LDR	R0, [PC, #136]
0x2E6E	0x6001    STR	R1, [R0, #0]
0x2E70	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2E72	0x4825    LDR	R0, [PC, #148]
0x2E74	0x4281    CMP	R1, R0
0x2E76	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x2E78	0x481F    LDR	R0, [PC, #124]
0x2E7A	0x6800    LDR	R0, [R0, #0]
0x2E7C	0xF0400106  ORR	R1, R0, #6
0x2E80	0x481D    LDR	R0, [PC, #116]
0x2E82	0x6001    STR	R1, [R0, #0]
0x2E84	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2E86	0x4824    LDR	R0, [PC, #144]
0x2E88	0x4281    CMP	R1, R0
0x2E8A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x2E8C	0x481A    LDR	R0, [PC, #104]
0x2E8E	0x6800    LDR	R0, [R0, #0]
0x2E90	0xF0400105  ORR	R1, R0, #5
0x2E94	0x4818    LDR	R0, [PC, #96]
0x2E96	0x6001    STR	R1, [R0, #0]
0x2E98	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2E9A	0xF5B14F7A  CMP	R1, #64000
0x2E9E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x2EA0	0x4815    LDR	R0, [PC, #84]
0x2EA2	0x6800    LDR	R0, [R0, #0]
0x2EA4	0xF0400104  ORR	R1, R0, #4
0x2EA8	0x4813    LDR	R0, [PC, #76]
0x2EAA	0x6001    STR	R1, [R0, #0]
0x2EAC	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2EAE	0xF64B3080  MOVW	R0, #48000
0x2EB2	0x4281    CMP	R1, R0
0x2EB4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x2EB6	0x4810    LDR	R0, [PC, #64]
0x2EB8	0x6800    LDR	R0, [R0, #0]
0x2EBA	0xF0400103  ORR	R1, R0, #3
0x2EBE	0x480E    LDR	R0, [PC, #56]
0x2EC0	0x6001    STR	R1, [R0, #0]
0x2EC2	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2EC4	0xF5B14FFA  CMP	R1, #32000
0x2EC8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x2ECA	0x480B    LDR	R0, [PC, #44]
0x2ECC	0x6800    LDR	R0, [R0, #0]
0x2ECE	0xF0400102  ORR	R1, R0, #2
0x2ED2	0x4809    LDR	R0, [PC, #36]
0x2ED4	0x6001    STR	R1, [R0, #0]
0x2ED6	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2ED8	0xF5B15F7A  CMP	R1, #16000
0x2EDC	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x2EDE	0xE01D    B	#58
0x2EE0	0x00810000  	#129
0x2EE4	0x00100400  	#67108880
0x2EE8	0x00000000  	#0
0x2EEC	0x00030000  	#3
0x2EF0	0x3E800000  	#16000
0x2EF4	0x49F00002  	#150000
0x2EF8	0x3C004002  	FLASH_ACR+0
0x2EFC	0xD4C00001  	#120000
0x2F00	0x5F900001  	#90000
0x2F04	0x32800002  	#144000
0x2F08	0x77000001  	#96000
0x2F0C	0x19400001  	#72000
0x2F10	0xA5E00001  	#108000
0x2F14	0xB5800001  	#112000
0x2F18	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x2F1C	0x482D    LDR	R0, [PC, #180]
0x2F1E	0x6800    LDR	R0, [R0, #0]
0x2F20	0xF0400101  ORR	R1, R0, #1
0x2F24	0x482B    LDR	R0, [PC, #172]
0x2F26	0x6001    STR	R1, [R0, #0]
0x2F28	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x2F2A	0x482A    LDR	R0, [PC, #168]
0x2F2C	0x6801    LDR	R1, [R0, #0]
0x2F2E	0xF06F0007  MVN	R0, #7
0x2F32	0x4001    ANDS	R1, R0
0x2F34	0x4827    LDR	R0, [PC, #156]
0x2F36	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x2F38	0x2101    MOVS	R1, #1
0x2F3A	0xB249    SXTB	R1, R1
0x2F3C	0x4826    LDR	R0, [PC, #152]
0x2F3E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x2F40	0x4826    LDR	R0, [PC, #152]
0x2F42	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x2F44	0xF7FFFC9E  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x2F48	0x4825    LDR	R0, [PC, #148]
0x2F4A	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x2F4C	0x4825    LDR	R0, [PC, #148]
0x2F4E	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x2F50	0x4825    LDR	R0, [PC, #148]
0x2F52	0xEA020100  AND	R1, R2, R0, LSL #0
0x2F56	0x4825    LDR	R0, [PC, #148]
0x2F58	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x2F5A	0xF0020001  AND	R0, R2, #1
0x2F5E	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x2F60	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x2F62	0x4822    LDR	R0, [PC, #136]
0x2F64	0x6800    LDR	R0, [R0, #0]
0x2F66	0xF0000002  AND	R0, R0, #2
0x2F6A	0x2800    CMP	R0, #0
0x2F6C	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x2F6E	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x2F70	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x2F72	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x2F74	0xF4023080  AND	R0, R2, #65536
0x2F78	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x2F7A	0x481C    LDR	R0, [PC, #112]
0x2F7C	0x6800    LDR	R0, [R0, #0]
0x2F7E	0xF4003000  AND	R0, R0, #131072
0x2F82	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x2F84	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x2F86	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x2F88	0x460A    MOV	R2, R1
0x2F8A	0x9901    LDR	R1, [SP, #4]
0x2F8C	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x2F8E	0x9101    STR	R1, [SP, #4]
0x2F90	0x4611    MOV	R1, R2
0x2F92	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x2F94	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x2F98	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x2F9A	0x4814    LDR	R0, [PC, #80]
0x2F9C	0x6800    LDR	R0, [R0, #0]
0x2F9E	0xF0407180  ORR	R1, R0, #16777216
0x2FA2	0x4812    LDR	R0, [PC, #72]
0x2FA4	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x2FA6	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x2FA8	0x4810    LDR	R0, [PC, #64]
0x2FAA	0x6800    LDR	R0, [R0, #0]
0x2FAC	0xF0007000  AND	R0, R0, #33554432
0x2FB0	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x2FB2	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x2FB4	0x460A    MOV	R2, R1
0x2FB6	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x2FB8	0x480A    LDR	R0, [PC, #40]
0x2FBA	0x6800    LDR	R0, [R0, #0]
0x2FBC	0xF000010C  AND	R1, R0, #12
0x2FC0	0x0090    LSLS	R0, R2, #2
0x2FC2	0xF000000C  AND	R0, R0, #12
0x2FC6	0x4281    CMP	R1, R0
0x2FC8	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x2FCA	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x2FCC	0xF8DDE000  LDR	LR, [SP, #0]
0x2FD0	0xB002    ADD	SP, SP, #8
0x2FD2	0x4770    BX	LR
0x2FD4	0x3C004002  	FLASH_ACR+0
0x2FD8	0x80204247  	FLASH_ACR+0
0x2FDC	0x80244247  	FLASH_ACR+0
0x2FE0	0x38044002  	RCC_PLLCFGR+0
0x2FE4	0x38084002  	RCC_CFGR+0
0x2FE8	0xFFFF000F  	#1048575
0x2FEC	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x2884	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x2886	0x480D    LDR	R0, [PC, #52]
0x2888	0x6800    LDR	R0, [R0, #0]
0x288A	0xF0400101  ORR	R1, R0, #1
0x288E	0x480B    LDR	R0, [PC, #44]
0x2890	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x2892	0x2100    MOVS	R1, #0
0x2894	0x480A    LDR	R0, [PC, #40]
0x2896	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x2898	0x4808    LDR	R0, [PC, #32]
0x289A	0x6801    LDR	R1, [R0, #0]
0x289C	0x4809    LDR	R0, [PC, #36]
0x289E	0x4001    ANDS	R1, R0
0x28A0	0x4806    LDR	R0, [PC, #24]
0x28A2	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x28A4	0x4908    LDR	R1, [PC, #32]
0x28A6	0x4809    LDR	R0, [PC, #36]
0x28A8	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x28AA	0x4804    LDR	R0, [PC, #16]
0x28AC	0x6801    LDR	R1, [R0, #0]
0x28AE	0xF46F2080  MVN	R0, #262144
0x28B2	0x4001    ANDS	R1, R0
0x28B4	0x4801    LDR	R0, [PC, #4]
0x28B6	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x28B8	0xB001    ADD	SP, SP, #4
0x28BA	0x4770    BX	LR
0x28BC	0x38004002  	RCC_CR+0
0x28C0	0x38084002  	RCC_CFGR+0
0x28C4	0xFFFFFEF6  	#-17367041
0x28C8	0x30102400  	#603992080
0x28CC	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x2C6C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x2C6E	0x4904    LDR	R1, [PC, #16]
0x2C70	0x4804    LDR	R0, [PC, #16]
0x2C72	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x2C74	0x4904    LDR	R1, [PC, #16]
0x2C76	0x4805    LDR	R0, [PC, #20]
0x2C78	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x2C7A	0xB001    ADD	SP, SP, #4
0x2C7C	0x4770    BX	LR
0x2C7E	0xBF00    NOP
0x2C80	0x3E800000  	#16000
0x2C84	0x009C2000  	___System_CLOCK_IN_KHZ+0
0x2C88	0x00030000  	#3
0x2C8C	0x00A02000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x2C38	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x2C3A	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x2C3C	0xB001    ADD	SP, SP, #4
0x2C3E	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x2C40	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x2C42	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x2C46	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x2C4A	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x2C4C	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x2C50	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x2C52	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x2C54	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x2C56	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x2C58	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x2C5A	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x2C5E	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x2C62	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x2C66	0xB001    ADD	SP, SP, #4
0x2C68	0x4770    BX	LR
; end of ___EnableFPU
0x3A2C	0xB500    PUSH	(R14)
0x3A2E	0xF8DFB014  LDR	R11, [PC, #20]
0x3A32	0xF8DFA014  LDR	R10, [PC, #20]
0x3A36	0xF8DFC014  LDR	R12, [PC, #20]
0x3A3A	0xF7FEFF19  BL	10352
0x3A3E	0xBD00    POP	(R15)
0x3A40	0x4770    BX	LR
0x3A42	0xBF00    NOP
0x3A44	0x00002000  	#536870912
0x3A48	0x00962000  	#536871062
0x3A4C	0x39280000  	#14632
0x3AAC	0xB500    PUSH	(R14)
0x3AAE	0xF8DFB010  LDR	R11, [PC, #16]
0x3AB2	0xF8DFA010  LDR	R10, [PC, #16]
0x3AB6	0xF7FFF85F  BL	11128
0x3ABA	0xBD00    POP	(R15)
0x3ABC	0x4770    BX	LR
0x3ABE	0xBF00    NOP
0x3AC0	0x00002000  	#536870912
0x3AC4	0x01102000  	#536871184
;__Lib_TFT.c,4313 :: _TFT_defaultFont [2168]
0x30B0	0x00200000 ;_TFT_defaultFont+0
0x30B4	0x0010007F ;_TFT_defaultFont+4
0x30B8	0x00018801 ;_TFT_defaultFont+8
0x30BC	0x00019803 ;_TFT_defaultFont+12
0x30C0	0x0001A805 ;_TFT_defaultFont+16
0x30C4	0x0001B808 ;_TFT_defaultFont+20
0x30C8	0x0001C807 ;_TFT_defaultFont+24
0x30CC	0x0001D80D ;_TFT_defaultFont+28
0x30D0	0x0001F80A ;_TFT_defaultFont+32
0x30D4	0x00021803 ;_TFT_defaultFont+36
0x30D8	0x00022805 ;_TFT_defaultFont+40
0x30DC	0x00023805 ;_TFT_defaultFont+44
0x30E0	0x00024807 ;_TFT_defaultFont+48
0x30E4	0x00025809 ;_TFT_defaultFont+52
0x30E8	0x00027803 ;_TFT_defaultFont+56
0x30EC	0x00028805 ;_TFT_defaultFont+60
0x30F0	0x00029803 ;_TFT_defaultFont+64
0x30F4	0x0002A806 ;_TFT_defaultFont+68
0x30F8	0x0002B807 ;_TFT_defaultFont+72
0x30FC	0x0002C807 ;_TFT_defaultFont+76
0x3100	0x0002D807 ;_TFT_defaultFont+80
0x3104	0x0002E807 ;_TFT_defaultFont+84
0x3108	0x0002F807 ;_TFT_defaultFont+88
0x310C	0x00030807 ;_TFT_defaultFont+92
0x3110	0x00031807 ;_TFT_defaultFont+96
0x3114	0x00032807 ;_TFT_defaultFont+100
0x3118	0x00033807 ;_TFT_defaultFont+104
0x311C	0x00034807 ;_TFT_defaultFont+108
0x3120	0x00035803 ;_TFT_defaultFont+112
0x3124	0x00036803 ;_TFT_defaultFont+116
0x3128	0x00037809 ;_TFT_defaultFont+120
0x312C	0x00039809 ;_TFT_defaultFont+124
0x3130	0x0003B809 ;_TFT_defaultFont+128
0x3134	0x0003D806 ;_TFT_defaultFont+132
0x3138	0x0003E809 ;_TFT_defaultFont+136
0x313C	0x00040809 ;_TFT_defaultFont+140
0x3140	0x00042807 ;_TFT_defaultFont+144
0x3144	0x00043807 ;_TFT_defaultFont+148
0x3148	0x00044808 ;_TFT_defaultFont+152
0x314C	0x00045806 ;_TFT_defaultFont+156
0x3150	0x00046806 ;_TFT_defaultFont+160
0x3154	0x00047807 ;_TFT_defaultFont+164
0x3158	0x00048808 ;_TFT_defaultFont+168
0x315C	0x00049804 ;_TFT_defaultFont+172
0x3160	0x0004A805 ;_TFT_defaultFont+176
0x3164	0x0004B807 ;_TFT_defaultFont+180
0x3168	0x0004C806 ;_TFT_defaultFont+184
0x316C	0x0004D80A ;_TFT_defaultFont+188
0x3170	0x0004F807 ;_TFT_defaultFont+192
0x3174	0x00050808 ;_TFT_defaultFont+196
0x3178	0x00051807 ;_TFT_defaultFont+200
0x317C	0x00052808 ;_TFT_defaultFont+204
0x3180	0x00053808 ;_TFT_defaultFont+208
0x3184	0x00054807 ;_TFT_defaultFont+212
0x3188	0x00055806 ;_TFT_defaultFont+216
0x318C	0x00056807 ;_TFT_defaultFont+220
0x3190	0x00057808 ;_TFT_defaultFont+224
0x3194	0x0005880C ;_TFT_defaultFont+228
0x3198	0x0005A808 ;_TFT_defaultFont+232
0x319C	0x0005B808 ;_TFT_defaultFont+236
0x31A0	0x0005C806 ;_TFT_defaultFont+240
0x31A4	0x0005D805 ;_TFT_defaultFont+244
0x31A8	0x0005E806 ;_TFT_defaultFont+248
0x31AC	0x0005F805 ;_TFT_defaultFont+252
0x31B0	0x00060809 ;_TFT_defaultFont+256
0x31B4	0x00062808 ;_TFT_defaultFont+260
0x31B8	0x00063805 ;_TFT_defaultFont+264
0x31BC	0x00064807 ;_TFT_defaultFont+268
0x31C0	0x00065807 ;_TFT_defaultFont+272
0x31C4	0x00066806 ;_TFT_defaultFont+276
0x31C8	0x00067807 ;_TFT_defaultFont+280
0x31CC	0x00068807 ;_TFT_defaultFont+284
0x31D0	0x00069805 ;_TFT_defaultFont+288
0x31D4	0x0006A807 ;_TFT_defaultFont+292
0x31D8	0x0006B807 ;_TFT_defaultFont+296
0x31DC	0x0006C802 ;_TFT_defaultFont+300
0x31E0	0x0006D803 ;_TFT_defaultFont+304
0x31E4	0x0006E806 ;_TFT_defaultFont+308
0x31E8	0x0006F802 ;_TFT_defaultFont+312
0x31EC	0x0007080A ;_TFT_defaultFont+316
0x31F0	0x00072807 ;_TFT_defaultFont+320
0x31F4	0x00073807 ;_TFT_defaultFont+324
0x31F8	0x00074807 ;_TFT_defaultFont+328
0x31FC	0x00075807 ;_TFT_defaultFont+332
0x3200	0x00076805 ;_TFT_defaultFont+336
0x3204	0x00077806 ;_TFT_defaultFont+340
0x3208	0x00078805 ;_TFT_defaultFont+344
0x320C	0x00079807 ;_TFT_defaultFont+348
0x3210	0x0007A807 ;_TFT_defaultFont+352
0x3214	0x0007B80A ;_TFT_defaultFont+356
0x3218	0x0007D806 ;_TFT_defaultFont+360
0x321C	0x0007E807 ;_TFT_defaultFont+364
0x3220	0x0007F806 ;_TFT_defaultFont+368
0x3224	0x00080806 ;_TFT_defaultFont+372
0x3228	0x00081804 ;_TFT_defaultFont+376
0x322C	0x00082806 ;_TFT_defaultFont+380
0x3230	0x0008380A ;_TFT_defaultFont+384
0x3234	0x0008580B ;_TFT_defaultFont+388
0x3238	0x00000000 ;_TFT_defaultFont+392
0x323C	0x00000000 ;_TFT_defaultFont+396
0x3240	0x00000000 ;_TFT_defaultFont+400
0x3244	0x00000000 ;_TFT_defaultFont+404
0x3248	0x00000000 ;_TFT_defaultFont+408
0x324C	0x06060606 ;_TFT_defaultFont+412
0x3250	0x06000606 ;_TFT_defaultFont+416
0x3254	0x00000006 ;_TFT_defaultFont+420
0x3258	0x1B000000 ;_TFT_defaultFont+424
0x325C	0x001B1B1B ;_TFT_defaultFont+428
0x3260	0x00000000 ;_TFT_defaultFont+432
0x3264	0x00000000 ;_TFT_defaultFont+436
0x3268	0x00000000 ;_TFT_defaultFont+440
0x326C	0xFEFE4848 ;_TFT_defaultFont+444
0x3270	0x127F7F24 ;_TFT_defaultFont+448
0x3274	0x00000012 ;_TFT_defaultFont+452
0x3278	0x08080000 ;_TFT_defaultFont+456
0x327C	0x0B0B4B3E ;_TFT_defaultFont+460
0x3280	0x6968683E ;_TFT_defaultFont+464
0x3284	0x0008083E ;_TFT_defaultFont+468
0x3288	0x00000000 ;_TFT_defaultFont+472
0x328C	0x00000000 ;_TFT_defaultFont+476
0x3290	0x0233001E ;_TFT_defaultFont+480
0x3294	0x00B30133 ;_TFT_defaultFont+484
0x3298	0x19A00F5E ;_TFT_defaultFont+488
0x329C	0x19881990 ;_TFT_defaultFont+492
0x32A0	0x00000F00 ;_TFT_defaultFont+496
0x32A4	0x00000000 ;_TFT_defaultFont+500
0x32A8	0x00000000 ;_TFT_defaultFont+504
0x32AC	0x00000000 ;_TFT_defaultFont+508
0x32B0	0x0066003C ;_TFT_defaultFont+512
0x32B4	0x00660066 ;_TFT_defaultFont+516
0x32B8	0x0366033C ;_TFT_defaultFont+520
0x32BC	0x00C601C6 ;_TFT_defaultFont+524
0x32C0	0x000003BC ;_TFT_defaultFont+528
0x32C4	0x00000000 ;_TFT_defaultFont+532
0x32C8	0x06000000 ;_TFT_defaultFont+536
0x32CC	0x00060606 ;_TFT_defaultFont+540
0x32D0	0x00000000 ;_TFT_defaultFont+544
0x32D4	0x00000000 ;_TFT_defaultFont+548
0x32D8	0x18000000 ;_TFT_defaultFont+552
0x32DC	0x06060C0C ;_TFT_defaultFont+556
0x32E0	0x06060606 ;_TFT_defaultFont+560
0x32E4	0x180C0C06 ;_TFT_defaultFont+564
0x32E8	0x06000000 ;_TFT_defaultFont+568
0x32EC	0x18180C0C ;_TFT_defaultFont+572
0x32F0	0x18181818 ;_TFT_defaultFont+576
0x32F4	0x060C0C18 ;_TFT_defaultFont+580
0x32F8	0x18000000 ;_TFT_defaultFont+584
0x32FC	0x185A3C5A ;_TFT_defaultFont+588
0x3300	0x00000000 ;_TFT_defaultFont+592
0x3304	0x00000000 ;_TFT_defaultFont+596
0x3308	0x00000000 ;_TFT_defaultFont+600
0x330C	0x00000000 ;_TFT_defaultFont+604
0x3310	0x00200000 ;_TFT_defaultFont+608
0x3314	0x00200020 ;_TFT_defaultFont+612
0x3318	0x002001FC ;_TFT_defaultFont+616
0x331C	0x00200020 ;_TFT_defaultFont+620
0x3320	0x00000000 ;_TFT_defaultFont+624
0x3324	0x00000000 ;_TFT_defaultFont+628
0x3328	0x00000000 ;_TFT_defaultFont+632
0x332C	0x00000000 ;_TFT_defaultFont+636
0x3330	0x06000000 ;_TFT_defaultFont+640
0x3334	0x00030306 ;_TFT_defaultFont+644
0x3338	0x00000000 ;_TFT_defaultFont+648
0x333C	0x00000000 ;_TFT_defaultFont+652
0x3340	0x0000001F ;_TFT_defaultFont+656
0x3344	0x00000000 ;_TFT_defaultFont+660
0x3348	0x00000000 ;_TFT_defaultFont+664
0x334C	0x00000000 ;_TFT_defaultFont+668
0x3350	0x06000000 ;_TFT_defaultFont+672
0x3354	0x00000006 ;_TFT_defaultFont+676
0x3358	0x20000000 ;_TFT_defaultFont+680
0x335C	0x08101020 ;_TFT_defaultFont+684
0x3360	0x02040408 ;_TFT_defaultFont+688
0x3364	0x00010102 ;_TFT_defaultFont+692
0x3368	0x00000000 ;_TFT_defaultFont+696
0x336C	0x6363633E ;_TFT_defaultFont+700
0x3370	0x63636363 ;_TFT_defaultFont+704
0x3374	0x0000003E ;_TFT_defaultFont+708
0x3378	0x00000000 ;_TFT_defaultFont+712
0x337C	0x18181E18 ;_TFT_defaultFont+716
0x3380	0x18181818 ;_TFT_defaultFont+720
0x3384	0x0000007E ;_TFT_defaultFont+724
0x3388	0x00000000 ;_TFT_defaultFont+728
0x338C	0x6061613E ;_TFT_defaultFont+732
0x3390	0x060C1830 ;_TFT_defaultFont+736
0x3394	0x0000007F ;_TFT_defaultFont+740
0x3398	0x00000000 ;_TFT_defaultFont+744
0x339C	0x6060613E ;_TFT_defaultFont+748
0x33A0	0x6160603C ;_TFT_defaultFont+752
0x33A4	0x0000003E ;_TFT_defaultFont+756
0x33A8	0x00000000 ;_TFT_defaultFont+760
0x33AC	0x32343830 ;_TFT_defaultFont+764
0x33B0	0x30307F31 ;_TFT_defaultFont+768
0x33B4	0x00000030 ;_TFT_defaultFont+772
0x33B8	0x00000000 ;_TFT_defaultFont+776
0x33BC	0x3E06067E ;_TFT_defaultFont+780
0x33C0	0x61606060 ;_TFT_defaultFont+784
0x33C4	0x0000003E ;_TFT_defaultFont+788
0x33C8	0x00000000 ;_TFT_defaultFont+792
0x33CC	0x3F03063C ;_TFT_defaultFont+796
0x33D0	0x63636363 ;_TFT_defaultFont+800
0x33D4	0x0000003E ;_TFT_defaultFont+804
0x33D8	0x00000000 ;_TFT_defaultFont+808
0x33DC	0x3030607F ;_TFT_defaultFont+812
0x33E0	0x0C0C1818 ;_TFT_defaultFont+816
0x33E4	0x0000000C ;_TFT_defaultFont+820
0x33E8	0x00000000 ;_TFT_defaultFont+824
0x33EC	0x6363633E ;_TFT_defaultFont+828
0x33F0	0x6363633E ;_TFT_defaultFont+832
0x33F4	0x0000003E ;_TFT_defaultFont+836
0x33F8	0x00000000 ;_TFT_defaultFont+840
0x33FC	0x6363633E ;_TFT_defaultFont+844
0x3400	0x30607E63 ;_TFT_defaultFont+848
0x3404	0x0000001E ;_TFT_defaultFont+852
0x3408	0x00000000 ;_TFT_defaultFont+856
0x340C	0x06060000 ;_TFT_defaultFont+860
0x3410	0x06000000 ;_TFT_defaultFont+864
0x3414	0x00000006 ;_TFT_defaultFont+868
0x3418	0x00000000 ;_TFT_defaultFont+872
0x341C	0x06060000 ;_TFT_defaultFont+876
0x3420	0x06000000 ;_TFT_defaultFont+880
0x3424	0x00030306 ;_TFT_defaultFont+884
0x3428	0x00000000 ;_TFT_defaultFont+888
0x342C	0x00000000 ;_TFT_defaultFont+892
0x3430	0x01800000 ;_TFT_defaultFont+896
0x3434	0x00180060 ;_TFT_defaultFont+900
0x3438	0x00060006 ;_TFT_defaultFont+904
0x343C	0x00600018 ;_TFT_defaultFont+908
0x3440	0x00000180 ;_TFT_defaultFont+912
0x3444	0x00000000 ;_TFT_defaultFont+916
0x3448	0x00000000 ;_TFT_defaultFont+920
0x344C	0x00000000 ;_TFT_defaultFont+924
0x3450	0x00000000 ;_TFT_defaultFont+928
0x3454	0x000001FE ;_TFT_defaultFont+932
0x3458	0x01FE0000 ;_TFT_defaultFont+936
0x345C	0x00000000 ;_TFT_defaultFont+940
0x3460	0x00000000 ;_TFT_defaultFont+944
0x3464	0x00000000 ;_TFT_defaultFont+948
0x3468	0x00000000 ;_TFT_defaultFont+952
0x346C	0x00000000 ;_TFT_defaultFont+956
0x3470	0x00060000 ;_TFT_defaultFont+960
0x3474	0x00600018 ;_TFT_defaultFont+964
0x3478	0x01800180 ;_TFT_defaultFont+968
0x347C	0x00180060 ;_TFT_defaultFont+972
0x3480	0x00000006 ;_TFT_defaultFont+976
0x3484	0x00000000 ;_TFT_defaultFont+980
0x3488	0x00000000 ;_TFT_defaultFont+984
0x348C	0x1830311E ;_TFT_defaultFont+988
0x3490	0x0C000C0C ;_TFT_defaultFont+992
0x3494	0x0000000C ;_TFT_defaultFont+996
0x3498	0x00000000 ;_TFT_defaultFont+1000
0x349C	0x00000000 ;_TFT_defaultFont+1004
0x34A0	0x0082007C ;_TFT_defaultFont+1008
0x34A4	0x016D0179 ;_TFT_defaultFont+1012
0x34A8	0x016D016D ;_TFT_defaultFont+1016
0x34AC	0x00D9016D ;_TFT_defaultFont+1020
0x34B0	0x00FC0002 ;_TFT_defaultFont+1024
0x34B4	0x00000000 ;_TFT_defaultFont+1028
0x34B8	0x00000000 ;_TFT_defaultFont+1032
0x34BC	0x00000000 ;_TFT_defaultFont+1036
0x34C0	0x00380038 ;_TFT_defaultFont+1040
0x34C4	0x006C006C ;_TFT_defaultFont+1044
0x34C8	0x00FE00C6 ;_TFT_defaultFont+1048
0x34CC	0x018300C6 ;_TFT_defaultFont+1052
0x34D0	0x00000183 ;_TFT_defaultFont+1056
0x34D4	0x00000000 ;_TFT_defaultFont+1060
0x34D8	0x00000000 ;_TFT_defaultFont+1064
0x34DC	0x6363633F ;_TFT_defaultFont+1068
0x34E0	0x6363633F ;_TFT_defaultFont+1072
0x34E4	0x0000003F ;_TFT_defaultFont+1076
0x34E8	0x00000000 ;_TFT_defaultFont+1080
0x34EC	0x0343433E ;_TFT_defaultFont+1084
0x34F0	0x43430303 ;_TFT_defaultFont+1088
0x34F4	0x0000003E ;_TFT_defaultFont+1092
0x34F8	0x00000000 ;_TFT_defaultFont+1096
0x34FC	0xC3C3633F ;_TFT_defaultFont+1100
0x3500	0x63C3C3C3 ;_TFT_defaultFont+1104
0x3504	0x0000003F ;_TFT_defaultFont+1108
0x3508	0x00000000 ;_TFT_defaultFont+1112
0x350C	0x0303033F ;_TFT_defaultFont+1116
0x3510	0x0303031F ;_TFT_defaultFont+1120
0x3514	0x0000003F ;_TFT_defaultFont+1124
0x3518	0x00000000 ;_TFT_defaultFont+1128
0x351C	0x0303033F ;_TFT_defaultFont+1132
0x3520	0x0303031F ;_TFT_defaultFont+1136
0x3524	0x00000003 ;_TFT_defaultFont+1140
0x3528	0x00000000 ;_TFT_defaultFont+1144
0x352C	0x0343433E ;_TFT_defaultFont+1148
0x3530	0x63636373 ;_TFT_defaultFont+1152
0x3534	0x0000007E ;_TFT_defaultFont+1156
0x3538	0x00000000 ;_TFT_defaultFont+1160
0x353C	0xC3C3C3C3 ;_TFT_defaultFont+1164
0x3540	0xC3C3C3FF ;_TFT_defaultFont+1168
0x3544	0x000000C3 ;_TFT_defaultFont+1172
0x3548	0x00000000 ;_TFT_defaultFont+1176
0x354C	0x0606060F ;_TFT_defaultFont+1180
0x3550	0x06060606 ;_TFT_defaultFont+1184
0x3554	0x0000000F ;_TFT_defaultFont+1188
0x3558	0x00000000 ;_TFT_defaultFont+1192
0x355C	0x1818181E ;_TFT_defaultFont+1196
0x3560	0x18181818 ;_TFT_defaultFont+1200
0x3564	0x0000000F ;_TFT_defaultFont+1204
0x3568	0x00000000 ;_TFT_defaultFont+1208
0x356C	0x0F1B3363 ;_TFT_defaultFont+1212
0x3570	0x331B0F07 ;_TFT_defaultFont+1216
0x3574	0x00000063 ;_TFT_defaultFont+1220
0x3578	0x00000000 ;_TFT_defaultFont+1224
0x357C	0x03030303 ;_TFT_defaultFont+1228
0x3580	0x03030303 ;_TFT_defaultFont+1232
0x3584	0x0000003F ;_TFT_defaultFont+1236
0x3588	0x00000000 ;_TFT_defaultFont+1240
0x358C	0x00000000 ;_TFT_defaultFont+1244
0x3590	0x03870387 ;_TFT_defaultFont+1248
0x3594	0x034D034D ;_TFT_defaultFont+1252
0x3598	0x03390339 ;_TFT_defaultFont+1256
0x359C	0x03110311 ;_TFT_defaultFont+1260
0x35A0	0x00000301 ;_TFT_defaultFont+1264
0x35A4	0x00000000 ;_TFT_defaultFont+1268
0x35A8	0x00000000 ;_TFT_defaultFont+1272
0x35AC	0x4D4D4747 ;_TFT_defaultFont+1276
0x35B0	0x71715959 ;_TFT_defaultFont+1280
0x35B4	0x00000061 ;_TFT_defaultFont+1284
0x35B8	0x00000000 ;_TFT_defaultFont+1288
0x35BC	0xC3C3C37E ;_TFT_defaultFont+1292
0x35C0	0xC3C3C3C3 ;_TFT_defaultFont+1296
0x35C4	0x0000007E ;_TFT_defaultFont+1300
0x35C8	0x00000000 ;_TFT_defaultFont+1304
0x35CC	0x6363633F ;_TFT_defaultFont+1308
0x35D0	0x03033F63 ;_TFT_defaultFont+1312
0x35D4	0x00000003 ;_TFT_defaultFont+1316
0x35D8	0x00000000 ;_TFT_defaultFont+1320
0x35DC	0xC3C3C37E ;_TFT_defaultFont+1324
0x35E0	0xC3C3C3C3 ;_TFT_defaultFont+1328
0x35E4	0x00C0607E ;_TFT_defaultFont+1332
0x35E8	0x00000000 ;_TFT_defaultFont+1336
0x35EC	0x6363633F ;_TFT_defaultFont+1340
0x35F0	0x63331B3F ;_TFT_defaultFont+1344
0x35F4	0x000000C3 ;_TFT_defaultFont+1348
0x35F8	0x00000000 ;_TFT_defaultFont+1352
0x35FC	0x0343433E ;_TFT_defaultFont+1356
0x3600	0x6161603E ;_TFT_defaultFont+1360
0x3604	0x0000003E ;_TFT_defaultFont+1364
0x3608	0x00000000 ;_TFT_defaultFont+1368
0x360C	0x0C0C0C3F ;_TFT_defaultFont+1372
0x3610	0x0C0C0C0C ;_TFT_defaultFont+1376
0x3614	0x0000000C ;_TFT_defaultFont+1380
0x3618	0x00000000 ;_TFT_defaultFont+1384
0x361C	0x63636363 ;_TFT_defaultFont+1388
0x3620	0x63636363 ;_TFT_defaultFont+1392
0x3624	0x0000003E ;_TFT_defaultFont+1396
0x3628	0x00000000 ;_TFT_defaultFont+1400
0x362C	0x66C3C3C3 ;_TFT_defaultFont+1404
0x3630	0x183C3C66 ;_TFT_defaultFont+1408
0x3634	0x00000018 ;_TFT_defaultFont+1412
0x3638	0x00000000 ;_TFT_defaultFont+1416
0x363C	0x00000000 ;_TFT_defaultFont+1420
0x3640	0x0C630C63 ;_TFT_defaultFont+1424
0x3644	0x0CF30C63 ;_TFT_defaultFont+1428
0x3648	0x079E06F6 ;_TFT_defaultFont+1432
0x364C	0x030C079E ;_TFT_defaultFont+1436
0x3650	0x0000030C ;_TFT_defaultFont+1440
0x3654	0x00000000 ;_TFT_defaultFont+1444
0x3658	0x00000000 ;_TFT_defaultFont+1448
0x365C	0x3C66C3C3 ;_TFT_defaultFont+1452
0x3660	0xC3663C18 ;_TFT_defaultFont+1456
0x3664	0x000000C3 ;_TFT_defaultFont+1460
0x3668	0x00000000 ;_TFT_defaultFont+1464
0x366C	0x6666C3C3 ;_TFT_defaultFont+1468
0x3670	0x1818183C ;_TFT_defaultFont+1472
0x3674	0x00000018 ;_TFT_defaultFont+1476
0x3678	0x00000000 ;_TFT_defaultFont+1480
0x367C	0x1830303F ;_TFT_defaultFont+1484
0x3680	0x0303060C ;_TFT_defaultFont+1488
0x3684	0x0000003F ;_TFT_defaultFont+1492
0x3688	0x1E000000 ;_TFT_defaultFont+1496
0x368C	0x06060606 ;_TFT_defaultFont+1500
0x3690	0x06060606 ;_TFT_defaultFont+1504
0x3694	0x001E0606 ;_TFT_defaultFont+1508
0x3698	0x01000000 ;_TFT_defaultFont+1512
0x369C	0x04020201 ;_TFT_defaultFont+1516
0x36A0	0x10080804 ;_TFT_defaultFont+1520
0x36A4	0x00202010 ;_TFT_defaultFont+1524
0x36A8	0x1E000000 ;_TFT_defaultFont+1528
0x36AC	0x18181818 ;_TFT_defaultFont+1532
0x36B0	0x18181818 ;_TFT_defaultFont+1536
0x36B4	0x001E1818 ;_TFT_defaultFont+1540
0x36B8	0x00000000 ;_TFT_defaultFont+1544
0x36BC	0x00000000 ;_TFT_defaultFont+1548
0x36C0	0x00480030 ;_TFT_defaultFont+1552
0x36C4	0x01020084 ;_TFT_defaultFont+1556
0x36C8	0x00000000 ;_TFT_defaultFont+1560
0x36CC	0x00000000 ;_TFT_defaultFont+1564
0x36D0	0x00000000 ;_TFT_defaultFont+1568
0x36D4	0x00000000 ;_TFT_defaultFont+1572
0x36D8	0x00000000 ;_TFT_defaultFont+1576
0x36DC	0x00000000 ;_TFT_defaultFont+1580
0x36E0	0x00000000 ;_TFT_defaultFont+1584
0x36E4	0x00FF0000 ;_TFT_defaultFont+1588
0x36E8	0x0C000000 ;_TFT_defaultFont+1592
0x36EC	0x00000018 ;_TFT_defaultFont+1596
0x36F0	0x00000000 ;_TFT_defaultFont+1600
0x36F4	0x00000000 ;_TFT_defaultFont+1604
0x36F8	0x00000000 ;_TFT_defaultFont+1608
0x36FC	0x623C0000 ;_TFT_defaultFont+1612
0x3700	0x63637E60 ;_TFT_defaultFont+1616
0x3704	0x0000007E ;_TFT_defaultFont+1620
0x3708	0x03000000 ;_TFT_defaultFont+1624
0x370C	0x673B0303 ;_TFT_defaultFont+1628
0x3710	0x63636363 ;_TFT_defaultFont+1632
0x3714	0x0000003F ;_TFT_defaultFont+1636
0x3718	0x00000000 ;_TFT_defaultFont+1640
0x371C	0x231E0000 ;_TFT_defaultFont+1644
0x3720	0x23030303 ;_TFT_defaultFont+1648
0x3724	0x0000001E ;_TFT_defaultFont+1652
0x3728	0x60000000 ;_TFT_defaultFont+1656
0x372C	0x637E6060 ;_TFT_defaultFont+1660
0x3730	0x73636363 ;_TFT_defaultFont+1664
0x3734	0x0000006E ;_TFT_defaultFont+1668
0x3738	0x00000000 ;_TFT_defaultFont+1672
0x373C	0x633E0000 ;_TFT_defaultFont+1676
0x3740	0x43037F63 ;_TFT_defaultFont+1680
0x3744	0x0000003E ;_TFT_defaultFont+1684
0x3748	0x1C000000 ;_TFT_defaultFont+1688
0x374C	0x060F0606 ;_TFT_defaultFont+1692
0x3750	0x06060606 ;_TFT_defaultFont+1696
0x3754	0x00000006 ;_TFT_defaultFont+1700
0x3758	0x00000000 ;_TFT_defaultFont+1704
0x375C	0x637E0000 ;_TFT_defaultFont+1708
0x3760	0x73636363 ;_TFT_defaultFont+1712
0x3764	0x3E61606E ;_TFT_defaultFont+1716
0x3768	0x03000000 ;_TFT_defaultFont+1720
0x376C	0x673B0303 ;_TFT_defaultFont+1724
0x3770	0x63636363 ;_TFT_defaultFont+1728
0x3774	0x00000063 ;_TFT_defaultFont+1732
0x3778	0x03000000 ;_TFT_defaultFont+1736
0x377C	0x03030003 ;_TFT_defaultFont+1740
0x3780	0x03030303 ;_TFT_defaultFont+1744
0x3784	0x00000003 ;_TFT_defaultFont+1748
0x3788	0x06000000 ;_TFT_defaultFont+1752
0x378C	0x06070006 ;_TFT_defaultFont+1756
0x3790	0x06060606 ;_TFT_defaultFont+1760
0x3794	0x03060606 ;_TFT_defaultFont+1764
0x3798	0x03000000 ;_TFT_defaultFont+1768
0x379C	0x1B330303 ;_TFT_defaultFont+1772
0x37A0	0x1B0F070F ;_TFT_defaultFont+1776
0x37A4	0x00000033 ;_TFT_defaultFont+1780
0x37A8	0x03000000 ;_TFT_defaultFont+1784
0x37AC	0x03030303 ;_TFT_defaultFont+1788
0x37B0	0x03030303 ;_TFT_defaultFont+1792
0x37B4	0x00000003 ;_TFT_defaultFont+1796
0x37B8	0x00000000 ;_TFT_defaultFont+1800
0x37BC	0x00000000 ;_TFT_defaultFont+1804
0x37C0	0x00000000 ;_TFT_defaultFont+1808
0x37C4	0x033301DF ;_TFT_defaultFont+1812
0x37C8	0x03330333 ;_TFT_defaultFont+1816
0x37CC	0x03330333 ;_TFT_defaultFont+1820
0x37D0	0x00000333 ;_TFT_defaultFont+1824
0x37D4	0x00000000 ;_TFT_defaultFont+1828
0x37D8	0x00000000 ;_TFT_defaultFont+1832
0x37DC	0x673B0000 ;_TFT_defaultFont+1836
0x37E0	0x63636363 ;_TFT_defaultFont+1840
0x37E4	0x00000063 ;_TFT_defaultFont+1844
0x37E8	0x00000000 ;_TFT_defaultFont+1848
0x37EC	0x633E0000 ;_TFT_defaultFont+1852
0x37F0	0x63636363 ;_TFT_defaultFont+1856
0x37F4	0x0000003E ;_TFT_defaultFont+1860
0x37F8	0x00000000 ;_TFT_defaultFont+1864
0x37FC	0x673B0000 ;_TFT_defaultFont+1868
0x3800	0x63636363 ;_TFT_defaultFont+1872
0x3804	0x0303033F ;_TFT_defaultFont+1876
0x3808	0x00000000 ;_TFT_defaultFont+1880
0x380C	0x637E0000 ;_TFT_defaultFont+1884
0x3810	0x73636363 ;_TFT_defaultFont+1888
0x3814	0x6060606E ;_TFT_defaultFont+1892
0x3818	0x00000000 ;_TFT_defaultFont+1896
0x381C	0x1F1B0000 ;_TFT_defaultFont+1900
0x3820	0x03030303 ;_TFT_defaultFont+1904
0x3824	0x00000003 ;_TFT_defaultFont+1908
0x3828	0x00000000 ;_TFT_defaultFont+1912
0x382C	0x231E0000 ;_TFT_defaultFont+1916
0x3830	0x31381E07 ;_TFT_defaultFont+1920
0x3834	0x0000001E ;_TFT_defaultFont+1924
0x3838	0x00000000 ;_TFT_defaultFont+1928
0x383C	0x061F0606 ;_TFT_defaultFont+1932
0x3840	0x06060606 ;_TFT_defaultFont+1936
0x3844	0x0000001C ;_TFT_defaultFont+1940
0x3848	0x00000000 ;_TFT_defaultFont+1944
0x384C	0x63630000 ;_TFT_defaultFont+1948
0x3850	0x73636363 ;_TFT_defaultFont+1952
0x3854	0x0000006E ;_TFT_defaultFont+1956
0x3858	0x00000000 ;_TFT_defaultFont+1960
0x385C	0x63630000 ;_TFT_defaultFont+1964
0x3860	0x1C363663 ;_TFT_defaultFont+1968
0x3864	0x0000001C ;_TFT_defaultFont+1972
0x3868	0x00000000 ;_TFT_defaultFont+1976
0x386C	0x00000000 ;_TFT_defaultFont+1980
0x3870	0x00000000 ;_TFT_defaultFont+1984
0x3874	0x03330333 ;_TFT_defaultFont+1988
0x3878	0x01B601B6 ;_TFT_defaultFont+1992
0x387C	0x00CC01CE ;_TFT_defaultFont+1996
0x3880	0x000000CC ;_TFT_defaultFont+2000
0x3884	0x00000000 ;_TFT_defaultFont+2004
0x3888	0x00000000 ;_TFT_defaultFont+2008
0x388C	0x33330000 ;_TFT_defaultFont+2012
0x3890	0x331E0C1E ;_TFT_defaultFont+2016
0x3894	0x00000033 ;_TFT_defaultFont+2020
0x3898	0x00000000 ;_TFT_defaultFont+2024
0x389C	0x63630000 ;_TFT_defaultFont+2028
0x38A0	0x1C363663 ;_TFT_defaultFont+2032
0x38A4	0x0C0C181C ;_TFT_defaultFont+2036
0x38A8	0x00000000 ;_TFT_defaultFont+2040
0x38AC	0x303F0000 ;_TFT_defaultFont+2044
0x38B0	0x03060C18 ;_TFT_defaultFont+2048
0x38B4	0x0000003F ;_TFT_defaultFont+2052
0x38B8	0x38000000 ;_TFT_defaultFont+2056
0x38BC	0x0C0C0C0C ;_TFT_defaultFont+2060
0x38C0	0x0C0C0C07 ;_TFT_defaultFont+2064
0x38C4	0x00380C0C ;_TFT_defaultFont+2068
0x38C8	0x0C000000 ;_TFT_defaultFont+2072
0x38CC	0x0C0C0C0C ;_TFT_defaultFont+2076
0x38D0	0x0C0C0C0C ;_TFT_defaultFont+2080
0x38D4	0x000C0C0C ;_TFT_defaultFont+2084
0x38D8	0x07000000 ;_TFT_defaultFont+2088
0x38DC	0x0C0C0C0C ;_TFT_defaultFont+2092
0x38E0	0x0C0C0C38 ;_TFT_defaultFont+2096
0x38E4	0x00070C0C ;_TFT_defaultFont+2100
0x38E8	0x00000000 ;_TFT_defaultFont+2104
0x38EC	0x00000000 ;_TFT_defaultFont+2108
0x38F0	0x00000000 ;_TFT_defaultFont+2112
0x38F4	0x021E0000 ;_TFT_defaultFont+2116
0x38F8	0x03F1023F ;_TFT_defaultFont+2120
0x38FC	0x000001E1 ;_TFT_defaultFont+2124
0x3900	0x00000000 ;_TFT_defaultFont+2128
0x3904	0x00000000 ;_TFT_defaultFont+2132
0x3908	0x00000000 ;_TFT_defaultFont+2136
0x390C	0x07FE0000 ;_TFT_defaultFont+2140
0x3910	0x04020402 ;_TFT_defaultFont+2144
0x3914	0x04020402 ;_TFT_defaultFont+2148
0x3918	0x04020402 ;_TFT_defaultFont+2152
0x391C	0x04020402 ;_TFT_defaultFont+2156
0x3920	0x000007FE ;_TFT_defaultFont+2160
0x3924	0x00000000 ;_TFT_defaultFont+2164
; end of _TFT_defaultFont
;task1.c,0 :: ?ICS_PenColor [4]
0x3928	0x00000001 ;?ICS_PenColor+0
; end of ?ICS_PenColor
;,0 :: _initBlock_2 [2]
; Containing: ?ICS_shape [1]
;             ?ICS_painted [1]
0x392C	0x0000 ;_initBlock_2+0 : ?ICS_shape at 0x392C : ?ICS_painted at 0x392D
; end of _initBlock_2
;,0 :: _initBlock_3 [2]
; Containing: ?ICS__Lib_TFT___SSD1963_controller [1]
;             ?ICS__Lib_TFT___no_acceleration [1]
0x392E	0x0000 ;_initBlock_3+0 : ?ICS__Lib_TFT___SSD1963_controller at 0x392E : ?ICS__Lib_TFT___no_acceleration at 0x392F
; end of _initBlock_3
;task1.c,0 :: ?ICS_colors [64]
0x3930	0x00000FFF ;?ICS_colors+0
0x3934	0x00000000 ;?ICS_colors+4
0x3938	0x0000001F ;?ICS_colors+8
0x393C	0x0000F81F ;?ICS_colors+12
0x3940	0x00008410 ;?ICS_colors+16
0x3944	0x00000400 ;?ICS_colors+20
0x3948	0x000007E0 ;?ICS_colors+24
0x394C	0x00008000 ;?ICS_colors+28
0x3950	0x00000010 ;?ICS_colors+32
0x3954	0x00008400 ;?ICS_colors+36
0x3958	0x00008010 ;?ICS_colors+40
0x395C	0x0000F800 ;?ICS_colors+44
0x3960	0x0000C618 ;?ICS_colors+48
0x3964	0x00000410 ;?ICS_colors+52
0x3968	0x0000FFFF ;?ICS_colors+56
0x396C	0x0000FFE0 ;?ICS_colors+60
; end of ?ICS_colors
;task1.c,0 :: ?ICS?lstr1_task1 [4]
0x3970	0x00242424 ;?ICS?lstr1_task1+0
; end of ?ICS?lstr1_task1
;,0 :: _initBlock_6 [28]
; Containing: ?ICS?lstr2_task1 [19]
;             ?ICS?lstr3_task1 [9]
0x3974	0x422C4E53 ;_initBlock_6+0 : ?ICS?lstr2_task1 at 0x3974
0x3978	0x5465756C ;_initBlock_6+4
0x397C	0x68746F6F ;_initBlock_6+8
0x3980	0x6C73492D ;_initBlock_6+12
0x3984	0x53006D61 ;_initBlock_6+16 : ?ICS?lstr3_task1 at 0x3987
0x3988	0x6C532C4F ;_initBlock_6+20
0x398C	0x00657661 ;_initBlock_6+24
; end of _initBlock_6
;,0 :: _initBlock_7 [10]
; Containing: ?ICS?lstr4_task1 [5]
;             ?ICS?lstr5_task1 [5]
0x3990	0x302C4D53 ;_initBlock_7+0 : ?ICS?lstr4_task1 at 0x3990
0x3994	0x2C415300 ;_initBlock_7+4 : ?ICS?lstr5_task1 at 0x3995
0x3998	0x0031 ;_initBlock_7+8
; end of _initBlock_7
;task1.c,0 :: ?ICS?lstr6_task1 [8]
0x399A	0x312C5053 ;?ICS?lstr6_task1+0
0x399E	0x00343332 ;?ICS?lstr6_task1+4
; end of ?ICS?lstr6_task1
;task1.c,0 :: ?ICS?lstr7_task1 [4]
0x39A2	0x002D2D2D ;?ICS?lstr7_task1+0
; end of ?ICS?lstr7_task1
;__Lib_System_4XX.c,0 :: ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
0x39A6	0x00000000 ;?ICS__Lib_System_4XX_APBAHBPrescTable+0
0x39AA	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+4
0x39AE	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+8
0x39B2	0x09080706 ;?ICS__Lib_System_4XX_APBAHBPrescTable+12
; end of ?ICS__Lib_System_4XX_APBAHBPrescTable
;__Lib_TFT.c,0 :: ?ICS__Lib_TFT_Ptr_Set [2]
0x39B6	0x0000 ;?ICS__Lib_TFT_Ptr_Set+0
; end of ?ICS__Lib_TFT_Ptr_Set
;,0 :: _initBlock_12 [2]
; Containing: ?ICS__Lib_TFT___MM_plus [1]
;             ?ICS__Lib_TFT_FontInitialized [1]
0x39B8	0x0000 ;_initBlock_12+0 : ?ICS__Lib_TFT___MM_plus at 0x39B8 : ?ICS__Lib_TFT_FontInitialized at 0x39B9
; end of _initBlock_12
;,0 :: _initBlock_13 [2]
; Containing: ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation [1]
;             ?ICS__Lib_TFT_Defs_TFT_Rotated_180 [1]
0x39BA	0x0000 ;_initBlock_13+0 : ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation at 0x39BA : ?ICS__Lib_TFT_Defs_TFT_Rotated_180 at 0x39BB
; end of _initBlock_13
;__Lib_TFT_Defs.c,0 :: ?ICS__Lib_TFT_Defs___controller [2]
0x39BC	0x00FF ;?ICS__Lib_TFT_Defs___controller+0
; end of ?ICS__Lib_TFT_Defs___controller
;__Lib_GPIO_32F4xx_Defs.c,817 :: __GPIO_MODULE_USART3_PD89 [108]
0x39C0	0x00000738 ;__GPIO_MODULE_USART3_PD89+0
0x39C4	0x00000739 ;__GPIO_MODULE_USART3_PD89+4
0x39C8	0xFFFFFFFF ;__GPIO_MODULE_USART3_PD89+8
0x39CC	0x00000000 ;__GPIO_MODULE_USART3_PD89+12
0x39D0	0x00000000 ;__GPIO_MODULE_USART3_PD89+16
0x39D4	0x00000000 ;__GPIO_MODULE_USART3_PD89+20
0x39D8	0x00000000 ;__GPIO_MODULE_USART3_PD89+24
0x39DC	0x00000000 ;__GPIO_MODULE_USART3_PD89+28
0x39E0	0x00000000 ;__GPIO_MODULE_USART3_PD89+32
0x39E4	0x00000000 ;__GPIO_MODULE_USART3_PD89+36
0x39E8	0x00000000 ;__GPIO_MODULE_USART3_PD89+40
0x39EC	0x00000000 ;__GPIO_MODULE_USART3_PD89+44
0x39F0	0x00000000 ;__GPIO_MODULE_USART3_PD89+48
0x39F4	0x00001018 ;__GPIO_MODULE_USART3_PD89+52
0x39F8	0x00001018 ;__GPIO_MODULE_USART3_PD89+56
0x39FC	0x00000000 ;__GPIO_MODULE_USART3_PD89+60
0x3A00	0x00000000 ;__GPIO_MODULE_USART3_PD89+64
0x3A04	0x00000000 ;__GPIO_MODULE_USART3_PD89+68
0x3A08	0x00000000 ;__GPIO_MODULE_USART3_PD89+72
0x3A0C	0x00000000 ;__GPIO_MODULE_USART3_PD89+76
0x3A10	0x00000000 ;__GPIO_MODULE_USART3_PD89+80
0x3A14	0x00000000 ;__GPIO_MODULE_USART3_PD89+84
0x3A18	0x00000000 ;__GPIO_MODULE_USART3_PD89+88
0x3A1C	0x00000000 ;__GPIO_MODULE_USART3_PD89+92
0x3A20	0x00000000 ;__GPIO_MODULE_USART3_PD89+96
0x3A24	0x00000000 ;__GPIO_MODULE_USART3_PD89+100
0x3A28	0x00000000 ;__GPIO_MODULE_USART3_PD89+104
; end of __GPIO_MODULE_USART3_PD89
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188      [26]    _Delay_1us
0x01A4     [168]    _GPIO_Clk_Enable
0x024C     [136]    __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
0x02D4      [24]    __Lib_TFT_Defs_Write_to_Port
0x02EC      [12]    _Get_Fosc_kHz
0x02F8     [196]    __Lib_TFT_Defs_TFT_Set_Pin_Directions
0x03BC      [84]    _TFT_SSD1963_8bit_Set_Index
0x0410      [84]    _TFT_SSD1963YT_8bit_Write_Command
0x0464      [44]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
0x0490      [22]    _Delay_5ms
0x04A8     [132]    _RCC_GetClocksFrequency
0x052C      [30]    __Lib_UART_123_45_6_UARTx_Write
0x054C      [12]    _Is_TFT_Rotated_180
0x0558      [60]    __Lib_TFT_Defs_Read_From_Port
0x0598      [26]    _Delay_10ms
0x05B8      [26]    _Delay_100ms
0x05D4      [52]    _TFT_Write_Command
0x0608      [28]    _ADC3_Get_Sample
0x0628      [26]    _Delay_1ms
0x0644     [252]    __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
0x0740      [28]    _ADC2_Get_Sample
0x075C      [52]    _TFT_Set_Index
0x0790      [28]    _ADC1_Get_Sample
0x07AC     [560]    _GPIO_Config
0x09DC      [28]    _UART3_Write
0x09F8      [28]    _UART4_Write
0x0A14     [100]    __Lib_TFT__TFT_getHeader
0x0A78      [28]    _UART5_Write
0x0A94     [104]    _TFT_Set_Address_ILI9340
0x0AFC     [104]    _TFT_Set_Address_ILI9342
0x0B64      [28]    _UART1_Write
0x0B80      [28]    _UART2_Write
0x0B9C     [136]    _TFT_Dot
0x0C24      [50]    __Lib_UART_123_45_6_UARTx_Write_Text
0x0C58      [64]    __Lib_TouchPanel_TFT_TP_TFT_GetY_Cal
0x0C98      [70]    _GPIO_Alternate_Function_Enable
0x0CE0     [136]    __Lib_TouchPanel_TFT_TP_TFT_Press_Detect_Cal
0x0D68      [64]    __Lib_TouchPanel_TFT_TP_TFT_GetX_Cal
0x0DA8      [16]    __Lib_TFT_Is_SSD1963_Set
0x0DB8      [96]    _TFT_Write_Data
0x0E18      [28]    _UART6_Write
0x0E34      [96]    _TFT_SSD1963_8bit_Write_Data
0x0E94      [44]    _TFT_16bit_Write_Data
0x0EC0     [104]    _TFT_Set_Address_ILI9481
0x0F28     [788]    __Lib_TFT_Defs_TFT_Reset_ST7789V
0x1240     [164]    _TFT_ReadId_ST7789V_or_ILI9341
0x12E4      [24]    _GPIO_Analog_Input
0x12FC     [976]    __Lib_TFT_Defs_TFT_Reset_ILI9341
0x16CC      [48]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction
0x16FC      [24]    _TFT_Set_Pen
0x1714      [16]    _Is_TFT_Set
0x1724      [24]    _TFT_Move_Cursor
0x173C      [64]    _TFT_Set_Brush
0x177C     [104]    _TFT_Set_Address_SST7715R
0x17E4     [120]    _TFT_Set_Address
0x185C     [328]    _TFT_Set_Address_SSD1963II
0x19A4     [212]    _TFT_Set_Address_HX8352A
0x1A78     [276]    __Lib_ADC_123_32F20x_16ch_ADCx_Init
0x1B8C     [104]    _TFT_Set_Address_R61526
0x1BF4     [660]    __Lib_UART_123_45_6_UARTx_Init_Advanced
0x1E88     [788]    __Lib_TFT__TFT_Write_Char_E
0x219C      [28]    _UART3_Write_Text
0x21B8      [12]    __Lib_UART_123_45_6_UARTx_Data_Ready
0x21C4      [22]    __Lib_UART_123_45_6_UARTx_Read
0x21DC     [512]    __Lib_TFT__TFT_Write_Char
0x23DC      [36]    _TFT_Set_Default_Mode
0x2400      [48]    _TP_TFT_Calibrate_Max
0x2430      [52]    _ADC1_Init
0x2464     [372]    _ADC_Set_Input_Channel
0x25D8      [16]    _TP_TFT_Set_ADC_Threshold
0x25E8     [144]    _TFT_Fill_Screen
0x2678     [236]    _TP_TFT_Init
0x2764     [220]    _TFT_Init_ILI9341_8bit
0x2840      [48]    _TP_TFT_Calibrate_Min
0x2870      [20]    ___CC2DW
0x2884      [76]    __Lib_System_4XX_SystemClockSetDefault
0x28D0      [24]    _UART3_Read
0x28E8      [80]    _TFT_Write_Char
0x2938     [400]    _BT_Configure
0x2AC8     [136]    _Screen_init
0x2B50      [40]    _UART3_Init_Advanced
0x2B78      [58]    ___FillZeros
0x2BB4     [108]    _TFT_Set_Font
0x2C20      [24]    _UART3_Data_Ready
0x2C38       [8]    ___GenExcept
0x2C40      [42]    ___EnableFPU
0x2C6C      [36]    __Lib_System_4XX_InitialSetUpFosc
0x2C90     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x2FF0     [192]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    _PenColor
0x20000004       [1]    _shape
0x20000005       [1]    _painted
0x20000006       [1]    __Lib_TFT___SSD1963_controller
0x20000007       [1]    __Lib_TFT___no_acceleration
0x20000008      [64]    _colors
0x20000048       [4]    ?lstr1_task1
0x2000004C      [19]    ?lstr2_task1
0x2000005F       [9]    ?lstr3_task1
0x20000068       [5]    ?lstr4_task1
0x2000006D       [5]    ?lstr5_task1
0x20000072       [8]    ?lstr6_task1
0x2000007A       [4]    ?lstr7_task1
0x2000007E      [16]    __Lib_System_4XX_APBAHBPrescTable
0x2000008E       [2]    __Lib_TFT_Ptr_Set
0x20000090       [1]    __Lib_TFT___MM_plus
0x20000091       [1]    __Lib_TFT_FontInitialized
0x20000092       [1]    __Lib_TFT_Defs_TFT_Disp_Rotation
0x20000093       [1]    __Lib_TFT_Defs_TFT_Rotated_180
0x20000094       [2]    __Lib_TFT_Defs___controller
0x20000096       [2]    _TFT_DISP_WIDTH
0x20000098       [4]    _ADC_Get_Sample_Ptr
0x2000009C       [4]    ___System_CLOCK_IN_KHZ
0x200000A0       [4]    __VOLTAGE_RANGE
0x200000A4       [4]    _TFT_SSD1963_Set_Address_Ptr
0x200000A8       [2]    _TFT_DISP_HEIGHT
0x200000AA       [1]    __Lib_TFT_BrushEnabled
0x200000AB       [1]    __Lib_TFT_GradientEnabled
0x200000AC       [4]    _TFT_Set_Address_Ptr
0x200000B0       [4]    _TFT_Write_Data_Ptr
0x200000B4       [2]    __Lib_TFT_BrushColor
0x200000B6       [1]    __Lib_TFT_GradientOrientation
0x200000B7       [1]    __Lib_TFT_PenWidth
0x200000B8       [2]    __Lib_TFT_GradColorFrom
0x200000BA       [2]    __Lib_TFT_GradColorTo
0x200000BC       [2]    __Lib_TFT_x_cord
0x200000BE       [2]    __Lib_TFT_y_cord
0x200000C0       [2]    __Lib_TFT_PenColor
0x200000C2       [2]    __Lib_TFT__fontFirstChar
0x200000C4       [2]    __Lib_TFT__fontLastChar
0x200000C6       [1]    __Lib_TFT_FontOrientation
0x200000C7       [1]    _ExternalFontSet
0x200000C8       [4]    __Lib_TFT__font
0x200000CC       [2]    __Lib_TFT__fontHeight
0x200000CE       [2]    __Lib_TFT_FontColor
0x200000D0       [4]    __Lib_TFT_activeExtFont
0x200000D4      [10]    __Lib_TFT_headerBuffer
0x200000DE       [2]    __Lib_TouchPanel_TFT_ADC_THRESHOLD
0x200000E0       [4]    _TFT_Get_Ext_Data_Ptr
0x200000E4       [4]    _TFT_Set_Index_Ptr
0x200000E8       [4]    _TFT_Write_Command_Ptr
0x200000EC       [2]    __Lib_TouchPanel_TFT_DISP_WIDTH
0x200000EE       [2]    __Lib_TouchPanel_TFT_DISP_HEIGHT
0x200000F0       [1]    __Lib_TouchPanel_TFT_ReadX_ChannelNo
0x200000F1       [1]    __Lib_TouchPanel_TFT_ReadY_ChannelNo
0x200000F2       [2]    __Lib_TouchPanel_TFT_x_coord_old
0x200000F4       [2]    __Lib_TouchPanel_TFT_y_coord_old
0x200000F6       [2]    __Lib_TouchPanel_TFT_CAL_X_MIN
0x200000F8       [2]    __Lib_TouchPanel_TFT_CAL_Y_MIN
0x200000FA       [2]    __Lib_TouchPanel_TFT_CAL_X_MAX
0x200000FC       [2]    __Lib_TouchPanel_TFT_CAL_Y_MAX
0x20000100       [4]    _UART_Wr_Ptr
0x20000104       [4]    _UART_Rd_Ptr
0x20000108       [4]    _UART_Rdy_Ptr
0x2000010C       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x30B0    [2168]    _TFT_defaultFont
0x3928       [4]    ?ICS_PenColor
0x392C       [1]    ?ICS_shape
0x392D       [1]    ?ICS_painted
0x392E       [1]    ?ICS__Lib_TFT___SSD1963_controller
0x392F       [1]    ?ICS__Lib_TFT___no_acceleration
0x3930      [64]    ?ICS_colors
0x3970       [4]    ?ICS?lstr1_task1
0x3974      [19]    ?ICS?lstr2_task1
0x3987       [9]    ?ICS?lstr3_task1
0x3990       [5]    ?ICS?lstr4_task1
0x3995       [5]    ?ICS?lstr5_task1
0x399A       [8]    ?ICS?lstr6_task1
0x39A2       [4]    ?ICS?lstr7_task1
0x39A6      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
0x39B6       [2]    ?ICS__Lib_TFT_Ptr_Set
0x39B8       [1]    ?ICS__Lib_TFT___MM_plus
0x39B9       [1]    ?ICS__Lib_TFT_FontInitialized
0x39BA       [1]    ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation
0x39BB       [1]    ?ICS__Lib_TFT_Defs_TFT_Rotated_180
0x39BC       [2]    ?ICS__Lib_TFT_Defs___controller
0x39C0     [108]    __GPIO_MODULE_USART3_PD89
