// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vcore_v_mcu.h for the primary calling header

#include "Vcore_v_mcu.h"
#include "Vcore_v_mcu__Syms.h"

void Vcore_v_mcu::_settle__TOP__14(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_settle__TOP__14\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0x15U] 
        = ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__B 
                          >> 0x15U))) ? (((QData)((IData)(
                                                          (1U 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                               >> 6U) 
                                                              ^ (IData)(
                                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A 
                                                                         >> 0x27U)))))) 
                                          << 0x27U) 
                                         | (0x7fffffffffULL 
                                            & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A))
            : ((QData)((IData)((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                      >> 6U)))) << 0x27U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0x16U] 
        = ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__B 
                          >> 0x16U))) ? (((QData)((IData)(
                                                          (1U 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                               >> 6U) 
                                                              ^ (IData)(
                                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A 
                                                                         >> 0x27U)))))) 
                                          << 0x27U) 
                                         | (0x7fffffffffULL 
                                            & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A))
            : ((QData)((IData)((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                      >> 6U)))) << 0x27U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0x17U] 
        = ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__B 
                          >> 0x17U))) ? (((QData)((IData)(
                                                          (1U 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                               >> 6U) 
                                                              ^ (IData)(
                                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A 
                                                                         >> 0x27U)))))) 
                                          << 0x27U) 
                                         | (0x7fffffffffULL 
                                            & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A))
            : ((QData)((IData)((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                      >> 6U)))) << 0x27U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0x18U] 
        = ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__B 
                          >> 0x18U))) ? (((QData)((IData)(
                                                          (1U 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                               >> 6U) 
                                                              ^ (IData)(
                                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A 
                                                                         >> 0x27U)))))) 
                                          << 0x27U) 
                                         | (0x7fffffffffULL 
                                            & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A))
            : ((QData)((IData)((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                      >> 6U)))) << 0x27U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0x19U] 
        = ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__B 
                          >> 0x19U))) ? (((QData)((IData)(
                                                          (1U 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                               >> 6U) 
                                                              ^ (IData)(
                                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A 
                                                                         >> 0x27U)))))) 
                                          << 0x27U) 
                                         | (0x7fffffffffULL 
                                            & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A))
            : ((QData)((IData)((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                      >> 6U)))) << 0x27U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0x1aU] 
        = ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__B 
                          >> 0x1aU))) ? (((QData)((IData)(
                                                          (1U 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                               >> 6U) 
                                                              ^ (IData)(
                                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A 
                                                                         >> 0x27U)))))) 
                                          << 0x27U) 
                                         | (0x7fffffffffULL 
                                            & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A))
            : ((QData)((IData)((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                      >> 6U)))) << 0x27U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0x1bU] 
        = ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__B 
                          >> 0x1bU))) ? (((QData)((IData)(
                                                          (1U 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                               >> 6U) 
                                                              ^ (IData)(
                                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A 
                                                                         >> 0x27U)))))) 
                                          << 0x27U) 
                                         | (0x7fffffffffULL 
                                            & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A))
            : ((QData)((IData)((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                      >> 6U)))) << 0x27U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0x1cU] 
        = ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__B 
                          >> 0x1cU))) ? (((QData)((IData)(
                                                          (1U 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                               >> 6U) 
                                                              ^ (IData)(
                                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A 
                                                                         >> 0x27U)))))) 
                                          << 0x27U) 
                                         | (0x7fffffffffULL 
                                            & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A))
            : ((QData)((IData)((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                      >> 6U)))) << 0x27U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0x1dU] 
        = ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__B 
                          >> 0x1dU))) ? (((QData)((IData)(
                                                          (1U 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                               >> 6U) 
                                                              ^ (IData)(
                                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A 
                                                                         >> 0x27U)))))) 
                                          << 0x27U) 
                                         | (0x7fffffffffULL 
                                            & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A))
            : ((QData)((IData)((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                      >> 6U)))) << 0x27U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0x1eU] 
        = ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__B 
                          >> 0x1eU))) ? (((QData)((IData)(
                                                          (1U 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                               >> 6U) 
                                                              ^ (IData)(
                                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A 
                                                                         >> 0x27U)))))) 
                                          << 0x27U) 
                                         | (0x7fffffffffULL 
                                            & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A))
            : ((QData)((IData)((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                      >> 6U)))) << 0x27U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0x1fU] 
        = ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__B 
                          >> 0x1fU))) ? (((QData)((IData)(
                                                          (1U 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                               >> 6U) 
                                                              ^ (IData)(
                                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A 
                                                                         >> 0x27U)))))) 
                                          << 0x27U) 
                                         | (0x7fffffffffULL 
                                            & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A))
            : ((QData)((IData)((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                      >> 6U)))) << 0x27U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0x20U] 
        = ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__B 
                          >> 0x20U))) ? (((QData)((IData)(
                                                          (1U 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                               >> 6U) 
                                                              ^ (IData)(
                                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A 
                                                                         >> 0x27U)))))) 
                                          << 0x27U) 
                                         | (0x7fffffffffULL 
                                            & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A))
            : ((QData)((IData)((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                      >> 6U)))) << 0x27U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0x21U] 
        = ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__B 
                          >> 0x21U))) ? (((QData)((IData)(
                                                          (1U 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                               >> 6U) 
                                                              ^ (IData)(
                                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A 
                                                                         >> 0x27U)))))) 
                                          << 0x27U) 
                                         | (0x7fffffffffULL 
                                            & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A))
            : ((QData)((IData)((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                      >> 6U)))) << 0x27U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0x22U] 
        = ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__B 
                          >> 0x22U))) ? (((QData)((IData)(
                                                          (1U 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                               >> 6U) 
                                                              ^ (IData)(
                                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A 
                                                                         >> 0x27U)))))) 
                                          << 0x27U) 
                                         | (0x7fffffffffULL 
                                            & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A))
            : ((QData)((IData)((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                      >> 6U)))) << 0x27U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0x23U] 
        = ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__B 
                          >> 0x23U))) ? (((QData)((IData)(
                                                          (1U 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                               >> 6U) 
                                                              ^ (IData)(
                                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A 
                                                                         >> 0x27U)))))) 
                                          << 0x27U) 
                                         | (0x7fffffffffULL 
                                            & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A))
            : ((QData)((IData)((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                      >> 6U)))) << 0x27U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0x24U] 
        = ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__B 
                          >> 0x24U))) ? (((QData)((IData)(
                                                          (1U 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                               >> 6U) 
                                                              ^ (IData)(
                                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A 
                                                                         >> 0x27U)))))) 
                                          << 0x27U) 
                                         | (0x7fffffffffULL 
                                            & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A))
            : ((QData)((IData)((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                      >> 6U)))) << 0x27U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0x25U] 
        = ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__B 
                          >> 0x25U))) ? (((QData)((IData)(
                                                          (1U 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                               >> 6U) 
                                                              ^ (IData)(
                                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A 
                                                                         >> 0x27U)))))) 
                                          << 0x27U) 
                                         | (0x7fffffffffULL 
                                            & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A))
            : ((QData)((IData)((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                      >> 6U)))) << 0x27U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0x26U] 
        = ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__B 
                          >> 0x26U))) ? (((QData)((IData)(
                                                          (1U 
                                                           & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                                               >> 6U) 
                                                              ^ (IData)(
                                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A 
                                                                         >> 0x27U)))))) 
                                          << 0x27U) 
                                         | (0x7fffffffffULL 
                                            & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A))
            : ((QData)((IData)((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control 
                                      >> 6U)))) << 0x27U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs[0x27U] 
        = ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__B 
                          >> 0x27U))) ? (((QData)((IData)(
                                                          (1U 
                                                           & (IData)(
                                                                     (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A 
                                                                      >> 0x27U))))) 
                                          << 0x27U) 
                                         | (0x7fffffffffULL 
                                            & ((0x40U 
                                                & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                                                ? (~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A)
                                                : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT____Vcellinp__U_DW02_mac__A)))
            : ((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m1_control)
                ? 0x7fffffffffULL : 0ULL));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_be 
        = ((0xffffffffff0ffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_be) 
           | ((QData)((IData)((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                       >> 4U)))) << 8U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_be 
        = ((0xffffffffff0ffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_be) 
           | ((QData)((IData)((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                       >> 8U)))) << 8U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_wdata[2U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_wdata[2U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_wen 
        = ((0x1ffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_wen)) 
           | (4U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                    << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_wen 
        = ((0x1ffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_wen)) 
           | (4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_wen)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[2U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_add[2U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__2__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_be 
        = ((0xfffffffff0fffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_be) 
           | ((QData)((IData)((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                       >> 4U)))) << 0xcU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_be 
        = ((0xfffffffff0fffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_be) 
           | ((QData)((IData)((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                       >> 8U)))) << 0xcU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_wdata[3U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_wdata[3U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_wen 
        = ((0x1ff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_wen)) 
           | (8U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                    << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_wen 
        = ((0x1ff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_wen)) 
           | (8U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                    << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[3U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_add[3U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__3__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__pack_result 
        = ((0xff000000U & (((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_through))
                             ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_result 
                                >> 0x18U) : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_c_ex 
                                             >> 0x18U)) 
                           << 0x18U)) | ((0xff0000U 
                                          & (((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_through))
                                               ? (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_result 
                                                  >> 0x10U)
                                               : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_c_ex 
                                                  >> 0x10U)) 
                                             << 0x10U)) 
                                         | ((0xff00U 
                                             & (((2U 
                                                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_through))
                                                  ? 
                                                 (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_result 
                                                  >> 8U)
                                                  : 
                                                 (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_c_ex 
                                                  >> 8U)) 
                                                << 8U)) 
                                            | (0xffU 
                                               & ((1U 
                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_through))
                                                   ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shuffle_result
                                                   : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_c_ex)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__short_result 
        = (0x3ffffffffULL & VL_SHIFTRS_QQI(34,34,5, 
                                           (((QData)((IData)(
                                                             ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__short_shift_arith) 
                                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active)
                                                                  ? (IData)(
                                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__short_mac 
                                                                             >> 0x21U))
                                                                  : (IData)(
                                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__short_mac 
                                                                             >> 0x1fU)))))) 
                                             << 0x21U) 
                                            | (((QData)((IData)(
                                                                ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__short_shift_arith) 
                                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active)
                                                                     ? (IData)(
                                                                               (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__short_mac 
                                                                                >> 0x20U))
                                                                     : (IData)(
                                                                               (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__short_mac 
                                                                                >> 0x1fU)))))) 
                                                << 0x20U) 
                                               | (QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__short_mac)))), 
                                           ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_active)
                                             ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__mult_i__DOT__mulh_imm)
                                             : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__mult_imm_ex))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_req 
        = ((0xe00U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_req)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_tx_ch_req) 
              & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_tx_channels__DOT__s_ch_en)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_req 
        = ((0x100U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_req)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_rx_ch_valid) 
              & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_udmacore__DOT__u_rx_channels__DOT__s_ch_en)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result 
        = ((0xff000000U & ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result_expanded 
                                    >> 0x1cU)) << 0x18U)) 
           | ((0xff0000U & ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result_expanded 
                                     >> 0x13U)) << 0x10U)) 
              | ((0xff00U & ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result_expanded 
                                      >> 0xaU)) << 8U)) 
                 | (0xffU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__adder_result_expanded 
                                     >> 1U))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__shift_amt 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__div_valid)
            ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__div_shift)
            : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__alu_operand_b_ex);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__branch_taken_ex 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__branch_in_ex) 
           & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__cmp_result) 
              >> 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__cnt_result 
        = (0x3fU & ((0x1fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__popcnt_i__DOT__cnt_l4)) 
                    + (0x1fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__ex_stage_i__DOT__alu_i__DOT__popcnt_i__DOT__cnt_l4) 
                                >> 5U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_start_bcu 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_cfg_filter_start) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_bincu_valid));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_start_out 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_cfg_filter_start) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_out_valid));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_start_cha 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_cfg_filter_start) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_opa_valid));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_start_chb 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_cfg_filter_start) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_filter_gen__BRA__0__KET____DOT__i_filter__DOT__s_sel_opb_valid));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_events[0U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_events[0U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_events[1U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_events[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_events[2U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_events[2U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_events[3U] 
        = ((0xffff0000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__s_events[3U]) 
           | (0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_events[3U]));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_wdata[0U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_wdata[0U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_be 
        = ((0xffffffffffff0ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_be) 
           | (IData)((IData)((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                      >> 4U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_be 
        = ((0xffffffffffff0ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_be) 
           | (IData)((IData)((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                      >> 8U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_wen 
        = ((0x1ffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_wen)) 
           | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                    >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_wen 
        = ((0x1ffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_wen)) 
           | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                    >> 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[0U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_add[0U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__0__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_tr__DOT__next_state 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__u_din__DOT__write_enable)
            ? ((0xeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__write_token) 
                        << 1U)) | (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__write_token) 
                                         >> 3U))) : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_dc_fifo_rx__DOT__write_token));
    vlTOPp->io_oe_o = ((0xffffffe00000ULL & vlTOPp->io_oe_o) 
                       | (IData)((IData)(((IData)(vlTOPp->stm_i)
                                           ? 0U : (0x1fffffU 
                                                   & (IData)(vlTOPp->core_v_mcu__DOT__s_io_oe))))));
    vlTOPp->io_oe_o = ((0xffffe03fffffULL & vlTOPp->io_oe_o) 
                       | ((QData)((IData)(((IData)(vlTOPp->stm_i)
                                            ? 0U : 
                                           (0x7fU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__s_io_oe 
                                                             >> 0x16U)))))) 
                          << 0x16U));
    vlTOPp->io_oe_o = ((0xff9fffffffffULL & vlTOPp->io_oe_o) 
                       | ((QData)((IData)(((IData)(vlTOPp->stm_i)
                                            ? 0U : 
                                           (3U & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__s_io_oe 
                                                          >> 0x25U)))))) 
                          << 0x25U));
    vlTOPp->io_oe_o = ((0x7ffffffffffULL & vlTOPp->io_oe_o) 
                       | ((QData)((IData)(((IData)(vlTOPp->stm_i)
                                            ? 0U : 
                                           (0x1fU & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__s_io_oe 
                                                             >> 0x2bU)))))) 
                          << 0x2bU));
    vlTOPp->io_oe_o = ((0xf87fffffffffULL & vlTOPp->io_oe_o) 
                       | ((QData)((IData)(((IData)(vlTOPp->stm_i)
                                            ? 1U : 
                                           (0xfU & (IData)(
                                                           (vlTOPp->core_v_mcu__DOT__s_io_oe 
                                                            >> 0x27U)))))) 
                          << 0x27U));
    vlTOPp->io_oe_o = ((0xfffe1fffffffULL & vlTOPp->io_oe_o) 
                       | ((QData)((IData)((0xfU & ((IData)(vlTOPp->stm_i)
                                                    ? 
                                                   (- (IData)(
                                                              (1U 
                                                               & ((IData)(vlTOPp->core_v_mcu__DOT__testio_o) 
                                                                  >> 0xcU))))
                                                    : (IData)(
                                                              (vlTOPp->core_v_mcu__DOT__s_io_oe 
                                                               >> 0x1dU)))))) 
                          << 0x1dU));
    vlTOPp->io_oe_o = ((0xffe1ffffffffULL & vlTOPp->io_oe_o) 
                       | ((QData)((IData)((0xfU & ((IData)(vlTOPp->stm_i)
                                                    ? 
                                                   (- (IData)(
                                                              (1U 
                                                               & ((IData)(vlTOPp->core_v_mcu__DOT__testio_o) 
                                                                  >> 0xdU))))
                                                    : (IData)(
                                                              (vlTOPp->core_v_mcu__DOT__s_io_oe 
                                                               >> 0x21U)))))) 
                          << 0x21U));
    vlTOPp->io_oe_o = ((0xffffffdfffffULL & vlTOPp->io_oe_o) 
                       | ((QData)((IData)((1U & ((IData)(vlTOPp->stm_i)
                                                  ? 
                                                 ((IData)(vlTOPp->core_v_mcu__DOT__testio_o) 
                                                  >> 0xfU)
                                                  : (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__s_io_oe 
                                                             >> 0x15U)))))) 
                          << 0x15U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_status_sample = 0U;
    if (((((((((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state)) 
               | (3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) 
              | (5U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) 
             | (6U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) 
            | (7U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) 
           | (4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) 
          | (8U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) 
         | (0xaU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state)))) {
        if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) {
            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_cmd_start) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_status_sample = 1U;
            }
        } else {
            if ((3U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) {
                if ((5U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) {
                    if ((6U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) {
                        if ((7U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) {
                            if ((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) {
                                if ((8U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) {
                                    if ((1U & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                       >> 0x1fU)))) {
                                        if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_cnt))) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_status_sample = 1U;
                                        }
                                    }
                                } else {
                                    if ((1U & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                       >> 0x1fU)))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_status_sample = 1U;
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        if ((0xbU != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) {
            if ((0xcU != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) {
                if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_busy) {
                        if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_cnt))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_status_sample = 1U;
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_state 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state;
    if (((((((((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state)) 
               | (3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) 
              | (5U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) 
             | (6U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) 
            | (7U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) 
           | (4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) 
          | (8U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) 
         | (0xaU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state)))) {
        if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) {
            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_cmd_start) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_state = 3U;
            }
        } else {
            if ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_state = 5U;
            } else {
                if ((5U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_state = 6U;
                } else {
                    if ((6U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) {
                        if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_cnt))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_state = 7U;
                        }
                    } else {
                        if ((7U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) {
                            if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_cnt))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_state = 4U;
                            }
                        } else {
                            if ((4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_state 
                                    = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_rsp_en)
                                        ? 8U : 1U);
                            } else {
                                if ((8U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) {
                                    if ((1U & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                       >> 0x1fU)))) {
                                        if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_cnt))) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_state = 0U;
                                        }
                                    } else {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_state = 0xaU;
                                    }
                                } else {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_state 
                                        = ((1U & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__s_perio_in 
                                                          >> 0x1fU)))
                                            ? 0U : 0xbU);
                                }
                            }
                        }
                    }
                }
            }
        }
    } else {
        if ((0xbU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) {
            if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_cnt))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_state 
                    = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_rsp_crc)
                        ? 0xcU : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_rsp_bsy)
                                   ? 2U : 1U));
            }
        } else {
            if ((0xcU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) {
                if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_cnt))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_state = 1U;
                }
            } else {
                if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_data_if__DOT__s_busy) {
                        if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_cnt))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_state = 1U;
                        }
                    } else {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_state = 1U;
                    }
                } else {
                    if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) {
                        if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_cnt))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_state = 0U;
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_clk_en = 1U;
    if (((((((((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state)) 
               | (3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) 
              | (5U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) 
             | (6U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) 
            | (7U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) 
           | (4U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) 
          | (8U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) 
         | (0xaU == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state)))) {
        if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__r_state))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_clk_en = 0U;
            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__s_cmd_start) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__i_sdio_txrx__DOT__i_cmd_if__DOT__s_clk_en = 1U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_core_txd 
        = (1U & ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))
                  ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_rd_ack)
                  : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data) 
                     >> 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sample_ev = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                  >> 3U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                      >> 2U)))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                          >> 1U)))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS)))) {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_start)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_stop)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_wait)))) {
                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_wait_ev) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sample_ev = 1U;
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_rd_ack 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_rd_ack;
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_rd_ack 
                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_rd_ack;
            } else {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_rd_ack 
                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_rd_ack;
                }
            }
        } else {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                          >> 1U)))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_rd_ack 
                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_rd_ack;
                }
            }
        }
    } else {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                      >> 2U)))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                          >> 1U)))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS)))) {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_start)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_stop)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_wait)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_wait_ev)))) {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_rd_ack) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_rd_ack = 0U;
                                        } else {
                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_rd_nack) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_rd_ack = 1U;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid = 0U;
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid = 0U;
            } else {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid = 0U;
                }
            }
        } else {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                          >> 1U)))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid = 0U;
                } else {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid = 1U;
                    }
                }
            }
        }
    } else {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid = 1U;
                    }
                }
            } else {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__stall)))) {
                        if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_rpt_num))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid = 1U;
                        }
                    }
                } else {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                         & (1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid = 1U;
                    } else {
                        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                             & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid = 1U;
                        }
                    }
                }
            }
        } else {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                         & (1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid = 1U;
                    } else {
                        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                             & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid = 1U;
                        }
                    }
                } else {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                                  & (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))))) {
                        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                             & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid = 1U;
                        }
                    }
                }
            } else {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS)))) {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_start) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid = 1U;
                        } else {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_stop) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid = 1U;
                            } else {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_wait)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_wait_ev)))) {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_rd_ack) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid = 1U;
                                        } else {
                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_rd_nack) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid = 1U;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd = 0U;
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd = 0U;
            } else {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd = 0U;
                }
            }
        } else {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                          >> 1U)))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd = 0U;
                } else {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd = 5U;
                    }
                }
            }
        }
    } else {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd = 3U;
                    }
                }
            } else {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__stall)))) {
                        if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_rpt_num))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd = 4U;
                        }
                    }
                } else {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                         & (1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd = 4U;
                    } else {
                        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                             & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd = 3U;
                        }
                    }
                }
            }
        } else {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                         & (1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd = 3U;
                    } else {
                        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                             & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd = 4U;
                        }
                    }
                } else {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                                  & (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))))) {
                        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                             & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd = 5U;
                        }
                    }
                }
            } else {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS)))) {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_start) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd = 1U;
                        } else {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_stop) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd = 2U;
                            } else {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_wait)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_wait_ev)))) {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_rd_ack) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd = 4U;
                                        } else {
                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_rd_nack) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd = 4U;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_core_txd 
        = (1U & ((3U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))
                  ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_rd_ack)
                  : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_data) 
                     >> 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sample_ev = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                  >> 3U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                      >> 2U)))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                          >> 1U)))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS)))) {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_start)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_stop)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_wait)))) {
                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_wait_ev) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_sample_ev = 1U;
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_rd_ack 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_rd_ack;
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_rd_ack 
                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_rd_ack;
            } else {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_rd_ack 
                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_rd_ack;
                }
            }
        } else {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                          >> 1U)))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_rd_ack 
                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_rd_ack;
                }
            }
        }
    } else {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                      >> 2U)))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                          >> 1U)))) {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS)))) {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_start)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_stop)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_wait)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_wait_ev)))) {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_rd_ack) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_rd_ack = 0U;
                                        } else {
                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_rd_nack) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_rd_ack = 1U;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid = 0U;
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid = 0U;
            } else {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid = 0U;
                }
            }
        } else {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                          >> 1U)))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid = 0U;
                } else {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid = 1U;
                    }
                }
            }
        }
    } else {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid = 1U;
                    }
                }
            } else {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__stall)))) {
                        if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_rpt_num))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid = 1U;
                        }
                    }
                } else {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                         & (1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid = 1U;
                    } else {
                        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                             & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid = 1U;
                        }
                    }
                }
            }
        } else {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                         & (1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid = 1U;
                    } else {
                        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                             & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid = 1U;
                        }
                    }
                } else {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                                  & (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))))) {
                        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                             & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid = 1U;
                        }
                    }
                }
            } else {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS)))) {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_start) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid = 1U;
                        } else {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_stop) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid = 1U;
                            } else {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_wait)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_wait_ev)))) {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_rd_ack) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid = 1U;
                                        } else {
                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_rd_nack) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd_valid = 1U;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd = 0U;
    if ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd = 0U;
            } else {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd = 0U;
                }
            }
        } else {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS) 
                          >> 1U)))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd = 0U;
                } else {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd = 5U;
                    }
                }
            }
        }
    } else {
        if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd = 3U;
                    }
                }
            } else {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__u_dc_fifo_rx__DOT__u_din__DOT__stall)))) {
                        if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_rpt_num))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd = 4U;
                        }
                    }
                } else {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                         & (1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd = 4U;
                    } else {
                        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                             & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd = 3U;
                        }
                    }
                }
            }
        } else {
            if ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS))) {
                    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                         & (1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd = 3U;
                    } else {
                        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                             & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd = 4U;
                        }
                    }
                } else {
                    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                                  & (0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))))) {
                        if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_done) 
                             & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_bits)))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd = 5U;
                        }
                    }
                }
            } else {
                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__CS)))) {
                    if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_dc_fifo_tx__DOT__u_dout__DOT__empty)))))) {
                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_start) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd = 1U;
                        } else {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_stop) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd = 2U;
                            } else {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_wait)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_wait_ev)))) {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_rd_ack) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd = 4U;
                                        } else {
                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_cmd_rd_nack) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_bus_if_cmd = 4U;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_wordstransf 
        = ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordstransf))
            ? 0U : ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordstransf))
                     ? 1U : ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordstransf))
                              ? 3U : 0U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_setup_replay = 0U;
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_setup_replay 
                        = (1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rpe)));
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_cfg = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_cfg = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_cs = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_cs = 1U;
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_evt = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai) {
                                    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wait_typ))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_evt = 1U;
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_target = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_target = 1U;
                    } else {
                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_target 
                                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wait_cyc;
                        } else {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai) {
                                    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wait_typ))) {
                                        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wait_typ))) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_target 
                                                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wait_cyc;
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_qpi = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_qpi = 1U;
                            } else {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_qpi = 1U;
                                    } else {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_qpi = 1U;
                                        } else {
                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_qpi = 1U;
                                            } else {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_qpi = 1U;
                                                } else {
                                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc) {
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_qpi = 1U;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_is_ful 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_ful;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_is_ful = 0U;
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd)))) {
                                            if ((1U 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd)))) {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_is_ful = 1U;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_bitsword = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_bitsword 
                                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordsize;
                            } else {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_bitsword 
                                                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordsize;
                                        } else {
                                            if ((1U 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd)))) {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_bitsword 
                                                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordsize;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_chk = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd)))) {
                                            if ((1U 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd)))) {
                                                if (
                                                    (1U 
                                                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful)))) {
                                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc) {
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_chk = 1U;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_lsbfirst = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_lsbfirst = 0U;
                            } else {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_lsbfirst 
                                                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_lsb;
                                        } else {
                                            if ((1U 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd)))) {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_lsbfirst 
                                                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_lsb;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_set_first_reply = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd)))) {
                                            if ((1U 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd)))) {
                                                if (
                                                    (1U 
                                                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful)))) {
                                                    if (
                                                        (1U 
                                                         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc)))) {
                                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rpt) {
                                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_set_first_reply = 1U;
                                                        }
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_clr_rpt_buf = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd)))) {
                                            if ((1U 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd)))) {
                                                if (
                                                    (1U 
                                                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful)))) {
                                                    if (
                                                        (1U 
                                                         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc)))) {
                                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rpt) {
                                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_clr_rpt_buf = 1U;
                                                        }
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_bitsword = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_bitsword 
                                            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordsize;
                                    } else {
                                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd)))) {
                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_bitsword 
                                                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordsize;
                                            } else {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_bitsword 
                                                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordsize;
                                                } else {
                                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc) {
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_bitsword 
                                                            = 
                                                            (0xfU 
                                                             & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordsize));
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_lsbfirst = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd)))) {
                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_lsbfirst 
                                                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_lsb;
                                            } else {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_lsbfirst 
                                                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_lsb;
                                                } else {
                                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc) {
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_lsbfirst 
                                                            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_lsb;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_qpi 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_qpi;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_qpi 
                                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi;
                            } else {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_qpi 
                                            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi;
                                    } else {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_qpi 
                                                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi;
                                        } else {
                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_qpi 
                                                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi;
                                            } else {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_qpi = 0U;
                                                } else {
                                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc) {
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_qpi 
                                                            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_start = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_start = 1U;
                    } else {
                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_start = 1U;
                        } else {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai) {
                                    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wait_typ))) {
                                        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wait_typ))) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_start = 1U;
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_spi_eot = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd)))) {
                                            if ((1U 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd)))) {
                                                if (
                                                    (1U 
                                                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful)))) {
                                                    if (
                                                        (1U 
                                                         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc)))) {
                                                        if (
                                                            (1U 
                                                             & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rpt)))) {
                                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_eot) {
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_spi_eot 
                                                                    = 
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                                                         ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out)
                                                                         : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async));
                                                            }
                                                        }
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_size = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_size = 0U;
                            } else {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_size 
                                                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_size_long;
                                        } else {
                                            if ((1U 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd)))) {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_size 
                                                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_size_long;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_data = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_data 
                    = (((0U == (0x1fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                         << 5U))) ? 0U
                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__data[
                            ((IData)(1U) + (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                     << 5U))))) 
                       | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__data[
                          (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin))] 
                          >> (0x1fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                       << 5U))));
            } else {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_data 
                                    = (0xffffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                                   ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out)
                                                   : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async));
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_size = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_size = 0U;
                                    } else {
                                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd)))) {
                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_size 
                                                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_size_long;
                                            } else {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_size 
                                                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_size_long;
                                                } else {
                                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc) {
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_size = 0U;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_qpi 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_qpi;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_qpi 
                                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi;
                            } else {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_qpi 
                                                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi;
                                        } else {
                                            if ((1U 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd)))) {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_qpi = 0U;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_data_valid = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_data_valid 
                    = (1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__empty)))));
            } else {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_data_valid = 1U;
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_qpi 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_qpi;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_qpi 
                                            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi;
                                    } else {
                                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd)))) {
                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_qpi 
                                                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi;
                                            } else {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_qpi = 0U;
                                                } else {
                                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc) {
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_qpi 
                                                            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_start = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_start = 1U;
                            } else {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_start = 1U;
                                        } else {
                                            if ((1U 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd)))) {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_tx_start = 1U;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_start = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_start = 1U;
                                    } else {
                                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd)))) {
                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_start = 1U;
                                            } else {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_start = 1U;
                                                } else {
                                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc) {
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_rx_start = 1U;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_wordstransf 
        = ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordstransf))
            ? 0U : ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordstransf))
                     ? 1U : ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordstransf))
                              ? 3U : 0U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_setup_replay = 0U;
    if ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_setup_replay 
                        = (1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rpe)));
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_cfg = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_cfg = 1U;
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_cs = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_cs = 1U;
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_evt = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai) {
                                    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wait_typ))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_evt = 1U;
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_target = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_target = 1U;
                    } else {
                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_target 
                                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wait_cyc;
                        } else {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai) {
                                    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wait_typ))) {
                                        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wait_typ))) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_target 
                                                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wait_cyc;
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_qpi = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_qpi = 1U;
                            } else {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_qpi = 1U;
                                    } else {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_qpi = 1U;
                                        } else {
                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_qpi = 1U;
                                            } else {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_qpi = 1U;
                                                } else {
                                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc) {
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_qpi = 1U;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_is_ful 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_ful;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_is_ful = 0U;
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd)))) {
                                            if ((1U 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd)))) {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_is_ful = 1U;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_bitsword = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_bitsword 
                                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordsize;
                            } else {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_bitsword 
                                                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordsize;
                                        } else {
                                            if ((1U 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd)))) {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_bitsword 
                                                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordsize;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_chk = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd)))) {
                                            if ((1U 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd)))) {
                                                if (
                                                    (1U 
                                                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful)))) {
                                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc) {
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_update_chk = 1U;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_lsbfirst = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_lsbfirst = 0U;
                            } else {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_lsbfirst 
                                                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_lsb;
                                        } else {
                                            if ((1U 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd)))) {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_lsbfirst 
                                                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_lsb;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_set_first_reply = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd)))) {
                                            if ((1U 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd)))) {
                                                if (
                                                    (1U 
                                                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful)))) {
                                                    if (
                                                        (1U 
                                                         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc)))) {
                                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rpt) {
                                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_set_first_reply = 1U;
                                                        }
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_clr_rpt_buf = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd)))) {
                                            if ((1U 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd)))) {
                                                if (
                                                    (1U 
                                                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful)))) {
                                                    if (
                                                        (1U 
                                                         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc)))) {
                                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rpt) {
                                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_clr_rpt_buf = 1U;
                                                        }
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_bitsword = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_bitsword 
                                            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordsize;
                                    } else {
                                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd)))) {
                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_bitsword 
                                                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordsize;
                                            } else {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_bitsword 
                                                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordsize;
                                                } else {
                                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc) {
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_bitsword 
                                                            = 
                                                            (0xfU 
                                                             & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wordsize));
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_lsbfirst = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd)))) {
                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_lsbfirst 
                                                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_lsb;
                                            } else {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_lsbfirst 
                                                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_lsb;
                                                } else {
                                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc) {
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_lsbfirst 
                                                            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_lsb;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_qpi 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_qpi;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_qpi 
                                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi;
                            } else {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_qpi 
                                            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi;
                                    } else {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_qpi 
                                                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi;
                                        } else {
                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_qpi 
                                                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi;
                                            } else {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_qpi = 0U;
                                                } else {
                                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc) {
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_qpi 
                                                            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_start = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_start = 1U;
                    } else {
                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_start = 1U;
                        } else {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai) {
                                    if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wait_typ))) {
                                        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_wait_typ))) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cnt_start = 1U;
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_spi_eot = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd)))) {
                                            if ((1U 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd)))) {
                                                if (
                                                    (1U 
                                                     & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful)))) {
                                                    if (
                                                        (1U 
                                                         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc)))) {
                                                        if (
                                                            (1U 
                                                             & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rpt)))) {
                                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_eot) {
                                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_spi_eot 
                                                                    = 
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                                                         ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out)
                                                                         : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async));
                                                            }
                                                        }
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_size = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_size = 0U;
                            } else {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_size 
                                                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_size_long;
                                        } else {
                                            if ((1U 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd)))) {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_size 
                                                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_size_long;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data 
                    = (((0U == (0x1fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                         << 5U))) ? 0U
                         : (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__data[
                            ((IData)(1U) + (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin)))] 
                            << ((IData)(0x20U) - (0x1fU 
                                                  & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                                     << 5U))))) 
                       | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__data[
                          (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin))] 
                          >> (0x1fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_din__DOT__buffer__DOT__read_pointer_bin) 
                                       << 5U))));
            } else {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data 
                                    = (0xffffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)
                                                   ? (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_replay_buffer_out)
                                                   : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__data_async));
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_size = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_size = 0U;
                                    } else {
                                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd)))) {
                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_size 
                                                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_size_long;
                                            } else {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_size 
                                                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_size_long;
                                                } else {
                                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc) {
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_size = 0U;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_qpi 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_qpi;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_qpi 
                                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi;
                            } else {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_qpi 
                                                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi;
                                        } else {
                                            if ((1U 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd)))) {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_qpi = 0U;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data_valid = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data_valid 
                    = (1U & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_tx__DOT__u_dout__DOT__empty)))));
            } else {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_data_valid = 1U;
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_qpi 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_qpi;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_qpi 
                                            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi;
                                    } else {
                                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd)))) {
                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_qpi 
                                                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi;
                                            } else {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_qpi = 0U;
                                                } else {
                                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc) {
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_qpi 
                                                            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__s_cd_cfg_qpi;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_start = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_start = 1U;
                            } else {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum)))) {
                                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_start = 1U;
                                        } else {
                                            if ((1U 
                                                 & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd)))) {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_tx_start = 1U;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_start = 0U;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                  >> 2U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state) 
                      >> 1U)))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__state)))) {
                if ((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay) 
                            & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__i_reply_buffer__DOT__elements))) 
                           | ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__r_is_replay)) 
                              & (~ (IData)((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_dc_cmd__DOT__u_dout__DOT__empty)))))))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_cfg)))) {
                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_sot)))) {
                            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_snc)))) {
                                if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_wai)))) {
                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_dum) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_start = 1U;
                                    } else {
                                        if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_txd)))) {
                                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxd) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_start = 1U;
                                            } else {
                                                if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_ful) {
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_start = 1U;
                                                } else {
                                                    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_spictrl__DOT__is_cmd_rxc) {
                                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_rx_start = 1U;
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_be 
        = ((0xfffffff0fffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_be) 
           | ((QData)((IData)((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                       >> 4U)))) << 0x14U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_be 
        = ((0xfffffff0fffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_be) 
           | ((QData)((IData)((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                       >> 8U)))) << 0x14U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_wdata[5U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_wdata[5U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_wen 
        = ((0x1fdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_wen)) 
           | (0x20U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                       << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_wen 
        = ((0x1fdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_wen)) 
           | (0x20U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                       << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[5U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_add[5U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__5__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_be 
        = ((0xffffff0ffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_be) 
           | ((QData)((IData)((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                       >> 4U)))) << 0x18U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_be 
        = ((0xffffff0ffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_be) 
           | ((QData)((IData)((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                       >> 8U)))) << 0x18U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_wdata[6U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_wdata[6U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_wen 
        = ((0x1fbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_wen)) 
           | (0x40U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                       << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_wen 
        = ((0x1fbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_wen)) 
           | (0x40U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                       << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[6U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_add[6U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__6__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_be 
        = ((0xfffff0fffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_be) 
           | ((QData)((IData)((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                       >> 4U)))) << 0x1cU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_be 
        = ((0xfffff0fffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_be) 
           | ((QData)((IData)((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                       >> 8U)))) << 0x1cU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_wdata[7U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_wdata[7U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_wen 
        = ((0x1f7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_wen)) 
           | (0x80U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                       << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_wen 
        = ((0x1f7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_wen)) 
           | (0x80U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                       << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[7U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_add[7U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__7__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_be 
        = ((0xffff0ffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_be) 
           | ((QData)((IData)((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                       >> 4U)))) << 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_be 
        = ((0xffff0ffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_be) 
           | ((QData)((IData)((0xfU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_be) 
                                       >> 8U)))) << 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_wdata[8U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_wdata[8U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wdata[2U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_wen 
        = ((0x1effU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_wen)) 
           | (0x100U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                        << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_wen 
        = ((0x1effU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_wen)) 
           | (0x100U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_wen) 
                        << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_contiguous_xbar__DOT__master_ports_add[8U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_add[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_add[8U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__gen_l2_demux__BRA__8__KET____DOT__i_l2_demux__DOT__slave_ports_add[2U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((0x7ffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                     >> 1U) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                               >> 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((0x7ffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (2U & ((0x3ffffffeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                    >> 2U)) | (0x1ffffffeU 
                                               & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                                  >> 3U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((0x7ffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (4U & ((0x1ffffffcU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                    >> 3U)) | (0xffffffcU 
                                               & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                                  >> 4U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((0x7ff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (8U & ((0xffffff8U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                   >> 4U)) | (0x7fffff8U 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                                 >> 5U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((0x7fefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (0x10U & ((0x7fffff0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                      >> 5U)) | (0x3fffff0U 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                                    >> 6U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((0x7fdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (0x20U & ((0x3ffffe0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                      >> 6U)) | (0x1ffffe0U 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                                    >> 7U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((0x7fbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (0x40U & ((0x1ffffc0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                      >> 7U)) | (0xffffc0U 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                                    >> 8U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_spill_reg__DOT__gen_spill_reg__DOT__a_fill 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__ar_ready));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel 
        = (1U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                     >> 1U)) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                 >> 2U) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q) 
                                           >> 3U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel 
        = (1U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                     >> 3U)) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                 >> 4U) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q) 
                                           >> 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel 
        = (1U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                     >> 5U)) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                 >> 6U) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q) 
                                           >> 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel 
        = (1U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                     >> 7U)) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                 >> 8U) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q) 
                                           >> 1U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel 
        = (1U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                     >> 9U)) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                 >> 0xaU) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q) 
                                             >> 1U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel 
        = (1U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                     >> 0xbU)) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                   >> 0xcU) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q) 
                                               >> 1U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel 
        = (1U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                     >> 0xdU)) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                   >> 0xeU) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__rr_q) 
                                               >> 1U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1f7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 8U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1effU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 8U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 9U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1dffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 9U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 0xaU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1bffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 0xaU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 0xbU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x17ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 0xbU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 0xcU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 0xcU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1f7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 8U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1effU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 8U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 9U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1dffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 9U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 0xaU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1bffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 0xaU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 0xbU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x17ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 0xbU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 0xcU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 0xcU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__index_nodes 
        = ((0xfffffff0fffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__index_nodes) 
           | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel)) 
              << 0x1cU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xfU] 
        = ((0xffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xfU]) 
           | (0xff000000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U] 
                                   << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[2U] 
                                                >> 8U))
                               : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0U]) 
                             << 0x18U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x10U] 
        = ((0xffffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                           ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U] 
                               << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[2U] 
                                            >> 8U))
                           : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0U]) 
                         >> 8U)) | (0xff000000U & (
                                                   ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                     ? 
                                                    ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                                                      << 0x18U) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U] 
                                                        >> 8U))
                                                     : 
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[1U]) 
                                                   << 0x18U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x11U] 
        = ((0xffffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                           ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                               << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[3U] 
                                            >> 8U))
                           : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[1U]) 
                         >> 8U)) | (0xff000000U & (
                                                   ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                     ? 
                                                    ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                                                      << 0x18U) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                                                        >> 8U))
                                                     : 
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[2U]) 
                                                   << 0x18U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies 
        = ((0x1ffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies)) 
           | (1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gnt_nodes) 
                     >> 7U) & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies 
        = ((0x1ffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies)) 
           | (0x3fffffeU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gnt_nodes) 
                             >> 6U) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel) 
                                       << 1U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__index_nodes 
        = ((0xffffff0ffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__index_nodes) 
           | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel)) 
              << 0x20U));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x12U] 
            = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[7U] 
                << 8U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[6U] 
                          >> 0x18U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x13U] 
            = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[8U] 
                << 8U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[7U] 
                          >> 0x18U));
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x12U] 
            = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[4U] 
                             >> 0x10U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x13U] 
            = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[6U] 
                << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[5U] 
                             >> 0x10U));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x14U] 
        = ((0xffffff00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x14U]) 
           | (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                        ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[9U] 
                            << 8U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[8U] 
                                      >> 0x18U)) : 
                       ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[7U] 
                         << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[6U] 
                                      >> 0x10U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies 
        = ((0x1ffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies)) 
           | (4U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gnt_nodes) 
                     >> 6U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel)) 
                               << 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies 
        = ((0x1ff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies)) 
           | (0x7fffff8U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gnt_nodes) 
                             >> 5U) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel) 
                                       << 3U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__index_nodes 
        = ((0xfffff0fffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__index_nodes) 
           | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)) 
              << 0x24U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x14U] 
        = ((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x14U]) 
           | (0xffffff00U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0xcU] 
                                   << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0xbU] 
                                                >> 8U))
                               : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[9U]) 
                             << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x15U] 
        = ((0xffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                       ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0xcU] 
                           << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0xbU] 
                                        >> 8U)) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[9U]) 
                     >> 0x18U)) | (0xffffff00U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                                                    ? 
                                                   ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0xdU] 
                                                     << 0x18U) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0xcU] 
                                                       >> 8U))
                                                    : 
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0xaU]) 
                                                  << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x16U] 
        = ((0xffff0000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x16U]) 
           | ((0xffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                          ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0xdU] 
                              << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0xcU] 
                                           >> 8U)) : 
                         vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0xaU]) 
                        >> 0x18U)) | (0xff00U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                                                   ? 
                                                  ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0xeU] 
                                                    << 0x18U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0xdU] 
                                                      >> 8U))
                                                   : 
                                                  vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0xbU]) 
                                                 << 8U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies 
        = ((0x1fefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies)) 
           | (0x10U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gnt_nodes) 
                        >> 5U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)) 
                                  << 4U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies 
        = ((0x1fdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies)) 
           | (0xfffffe0U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gnt_nodes) 
                             >> 4U) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel) 
                                       << 5U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__index_nodes 
        = ((0xffff0ffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__index_nodes) 
           | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel)) 
              << 0x28U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x16U] 
        = ((0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x16U]) 
           | (0xffff0000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x10U] 
                                   << 8U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0xfU] 
                                             >> 0x18U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0xeU] 
                                   << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0xdU] 
                                                >> 0x10U))) 
                             << 0x10U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x17U] 
        = ((0xffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                         ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x10U] 
                             << 8U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0xfU] 
                                       >> 0x18U)) : 
                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0xeU] 
                          << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0xdU] 
                                       >> 0x10U))) 
                       >> 0x10U)) | (0xffff0000U & 
                                     (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                                        ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x11U] 
                                            << 8U) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x10U] 
                                              >> 0x18U))
                                        : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0xfU] 
                                            << 0x10U) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0xeU] 
                                              >> 0x10U))) 
                                      << 0x10U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x18U] 
        = ((0xff000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x18U]) 
           | ((0xffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                            ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x11U] 
                                << 8U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x10U] 
                                          >> 0x18U))
                            : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0xfU] 
                                << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0xeU] 
                                             >> 0x10U))) 
                          >> 0x10U)) | (0xff0000U & 
                                        (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                                           ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x12U] 
                                               << 8U) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x11U] 
                                                 >> 0x18U))
                                           : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x10U] 
                                               << 0x10U) 
                                              | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0xfU] 
                                                 >> 0x10U))) 
                                         << 0x10U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies 
        = ((0x1fbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies)) 
           | (0x40U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gnt_nodes) 
                        >> 4U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel)) 
                                  << 6U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies 
        = ((0x1f7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies)) 
           | (0x1fffff80U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gnt_nodes) 
                              >> 3U) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel) 
                                        << 7U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__index_nodes 
        = ((0xfff0fffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__index_nodes) 
           | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)) 
              << 0x2cU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x18U] 
        = ((0xffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x18U]) 
           | (0xff000000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x15U] 
                                   << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x14U] 
                                                >> 8U))
                               : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x12U]) 
                             << 0x18U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x19U] 
        = ((0xffffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)
                           ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x15U] 
                               << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x14U] 
                                            >> 8U))
                           : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x12U]) 
                         >> 8U)) | (0xff000000U & (
                                                   ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)
                                                     ? 
                                                    ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x16U] 
                                                      << 0x18U) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x15U] 
                                                        >> 8U))
                                                     : 
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x13U]) 
                                                   << 0x18U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x1aU] 
        = ((0xffffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)
                           ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x16U] 
                               << 0x18U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x15U] 
                                            >> 8U))
                           : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x13U]) 
                         >> 8U)) | (0xff000000U & (
                                                   ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)
                                                     ? 
                                                    ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x17U] 
                                                      << 0x18U) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x16U] 
                                                        >> 8U))
                                                     : 
                                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x14U]) 
                                                   << 0x18U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies 
        = ((0x1effU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies)) 
           | (0x100U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gnt_nodes) 
                         >> 3U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)) 
                                   << 8U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies 
        = ((0x1dffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies)) 
           | (0x3ffffe00U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gnt_nodes) 
                              >> 2U) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel) 
                                        << 9U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__index_nodes 
        = ((0xff0ffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__index_nodes) 
           | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel)) 
              << 0x30U));
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x1bU] 
            = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x19U] 
                << 8U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x18U] 
                          >> 0x18U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x1cU] 
            = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x1aU] 
                << 8U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x19U] 
                          >> 0x18U));
    } else {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x1bU] 
            = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x17U] 
                << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x16U] 
                             >> 0x10U));
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x1cU] 
            = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x18U] 
                << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x17U] 
                             >> 0x10U));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x1dU] 
        = ((0xffffff00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x1dU]) 
           | (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel)
                        ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x1bU] 
                            << 8U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x1aU] 
                                      >> 0x18U)) : 
                       ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x19U] 
                         << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_chans[0x18U] 
                                      >> 0x10U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies 
        = ((0x1bffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies)) 
           | (0x400U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gnt_nodes) 
                         >> 2U) & ((~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel)) 
                                   << 0xaU))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies 
        = ((0x17ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_ar_readies)) 
           | (0x7ffff800U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gnt_nodes) 
                              >> 1U) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_ar_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel) 
                                        << 0xbU))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1f7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 8U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1effU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 8U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 9U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1dffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 9U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 0xaU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1bffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 0xaU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 0xbU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0x17ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 0xbU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask) 
                 >> 0xcU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT____Vlvbound1) 
              << 0xcU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1ff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1fbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1f7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 8U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1effU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 8U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 9U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1dffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 9U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 0xaU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x1bffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 0xaU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 0xbU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0x17ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 0xbU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask) 
                 >> 0xcU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp 
        = ((0xfffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT____Vlvbound1) 
              << 0xcU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__index_nodes 
        = ((0xfffffff0fffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__index_nodes) 
           | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel)) 
              << 0x1cU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x11U] 
        = ((3U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x11U]) 
           | (0xfffffffcU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[3U] 
                                   << 0x12U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[2U] 
                                                >> 0xeU))
                               : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0U]) 
                             << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x12U] 
        = ((3U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                    ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[3U] 
                        << 0x12U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[2U] 
                                     >> 0xeU)) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0U]) 
                  >> 0x1eU)) | (0xfffffffcU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                 ? 
                                                ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[4U] 
                                                  << 0x12U) 
                                                 | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[3U] 
                                                    >> 0xeU))
                                                 : 
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[1U]) 
                                               << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x13U] 
        = ((0xffff0000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x13U]) 
           | ((3U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                       ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[4U] 
                           << 0x12U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[3U] 
                                        >> 0xeU)) : 
                      vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[1U]) 
                     >> 0x1eU)) | (0xfffcU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                ? (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[5U] 
                                                    << 0x12U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[4U] 
                                                      >> 0xeU))
                                                : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[2U]) 
                                              << 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__index_nodes 
        = ((0xffffff0ffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__index_nodes) 
           | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel)) 
              << 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x13U] 
        = ((0xffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x13U]) 
           | (0xffff0000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[8U] 
                                   << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[7U] 
                                                >> 0xaU))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[5U] 
                                   << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[4U] 
                                             >> 0x1cU))) 
                             << 0x10U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x14U] 
        = ((0xffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                         ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[8U] 
                             << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[7U] 
                                          >> 0xaU))
                         : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[5U] 
                             << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[4U] 
                                       >> 0x1cU))) 
                       >> 0x10U)) | (0xffff0000U & 
                                     (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                                        ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[9U] 
                                            << 0x16U) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[8U] 
                                              >> 0xaU))
                                        : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[6U] 
                                            << 4U) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[5U] 
                                              >> 0x1cU))) 
                                      << 0x10U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x15U] 
        = ((0xc0000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x15U]) 
           | ((0xffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                            ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[9U] 
                                << 0x16U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[8U] 
                                             >> 0xaU))
                            : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[6U] 
                                << 4U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[5U] 
                                          >> 0x1cU))) 
                          >> 0x10U)) | (0x3fff0000U 
                                        & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                                             ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0xaU] 
                                                 << 0x16U) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[9U] 
                                                   >> 0xaU))
                                             : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[7U] 
                                                 << 4U) 
                                                | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[6U] 
                                                   >> 0x1cU))) 
                                           << 0x10U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__index_nodes 
        = ((0xfffff0fffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__index_nodes) 
           | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)) 
              << 0x24U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x15U] 
        = ((0x3fffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x15U]) 
           | (0xc0000000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0xdU] 
                                   << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0xcU] 
                                                >> 6U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0xaU] 
                                   << 8U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[9U] 
                                             >> 0x18U))) 
                             << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x16U] 
        = ((0x3fffffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                             ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0xdU] 
                                 << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0xcU] 
                                              >> 6U))
                             : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0xaU] 
                                 << 8U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[9U] 
                                           >> 0x18U))) 
                           >> 2U)) | (0xc0000000U & 
                                      (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                                         ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0xeU] 
                                             << 0x1aU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0xdU] 
                                               >> 6U))
                                         : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0xbU] 
                                             << 8U) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0xaU] 
                                               >> 0x18U))) 
                                       << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x17U] 
        = ((0x3fffffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                             ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0xeU] 
                                 << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0xdU] 
                                              >> 6U))
                             : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0xbU] 
                                 << 8U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0xaU] 
                                           >> 0x18U))) 
                           >> 2U)) | (0xc0000000U & 
                                      (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                                         ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0xfU] 
                                             << 0x1aU) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0xeU] 
                                               >> 6U))
                                         : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0xcU] 
                                             << 8U) 
                                            | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0xbU] 
                                               >> 0x18U))) 
                                       << 0x1eU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x18U] 
        = ((0xfffff000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x18U]) 
           | (0xfffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                          ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0xfU] 
                              << 0x1aU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0xeU] 
                                           >> 6U)) : 
                         ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0xcU] 
                           << 8U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0xbU] 
                                     >> 0x18U))) >> 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__index_nodes 
        = ((0xffff0ffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__index_nodes) 
           | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel)) 
              << 0x28U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x18U] 
        = ((0xfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x18U]) 
           | (0xfffff000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x12U] 
                                   << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x11U] 
                                                >> 2U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0xfU] 
                                   << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0xeU] 
                                               >> 0x14U))) 
                             << 0xcU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x19U] 
        = ((0xfffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                        ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x12U] 
                            << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x11U] 
                                         >> 2U)) : 
                       ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0xfU] 
                         << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0xeU] 
                                     >> 0x14U))) >> 0x14U)) 
           | (0xfffff000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x13U] 
                                   << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x12U] 
                                                >> 2U))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x10U] 
                                   << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0xfU] 
                                               >> 0x14U))) 
                             << 0xcU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x1aU] 
        = ((0xfc000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x1aU]) 
           | ((0xfffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                           ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x13U] 
                               << 0x1eU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x12U] 
                                            >> 2U))
                           : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x10U] 
                               << 0xcU) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0xfU] 
                                           >> 0x14U))) 
                         >> 0x14U)) | (0x3fff000U & 
                                       (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__3__KET____DOT__sel)
                                          ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x14U] 
                                              << 0x1eU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x13U] 
                                                >> 2U))
                                          : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x11U] 
                                              << 0xcU) 
                                             | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x10U] 
                                                >> 0x14U))) 
                                        << 0xcU))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__index_nodes 
        = ((0xfff0fffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__index_nodes) 
           | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)) 
              << 0x2cU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x1aU] 
        = ((0x3ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x1aU]) 
           | (0xfc000000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x16U] 
                                   << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x15U] 
                                             >> 0x1eU))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x14U] 
                                   << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x13U] 
                                                >> 0x10U))) 
                             << 0x1aU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x1bU] 
        = ((0x3ffffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)
                            ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x16U] 
                                << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x15U] 
                                          >> 0x1eU))
                            : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x14U] 
                                << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x13U] 
                                             >> 0x10U))) 
                          >> 6U)) | (0xfc000000U & 
                                     (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)
                                        ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x17U] 
                                            << 2U) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x16U] 
                                              >> 0x1eU))
                                        : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x15U] 
                                            << 0x10U) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x14U] 
                                              >> 0x10U))) 
                                      << 0x1aU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x1cU] 
        = ((0x3ffffffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)
                            ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x17U] 
                                << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x16U] 
                                          >> 0x1eU))
                            : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x15U] 
                                << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x14U] 
                                             >> 0x10U))) 
                          >> 6U)) | (0xfc000000U & 
                                     (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)
                                        ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x18U] 
                                            << 2U) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x17U] 
                                              >> 0x1eU))
                                        : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x16U] 
                                            << 0x10U) 
                                           | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x15U] 
                                              >> 0x10U))) 
                                      << 0x1aU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x1dU] 
        = ((0xffffff00U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x1dU]) 
           | (0xffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__4__KET____DOT__sel)
                         ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x18U] 
                             << 2U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x17U] 
                                       >> 0x1eU)) : 
                        ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x16U] 
                          << 0x10U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x15U] 
                                       >> 0x10U))) 
                       >> 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__index_nodes 
        = ((0xff0ffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__index_nodes) 
           | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel)) 
              << 0x30U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x1dU] 
        = ((0xffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x1dU]) 
           | (0xffffff00U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel)
                               ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x1bU] 
                                   << 6U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x1aU] 
                                             >> 0x1aU))
                               : ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x19U] 
                                   << 0x14U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x18U] 
                                                >> 0xcU))) 
                             << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x1eU] 
        = ((0xffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel)
                       ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x1bU] 
                           << 6U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x1aU] 
                                     >> 0x1aU)) : (
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x19U] 
                                                    << 0x14U) 
                                                   | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x18U] 
                                                      >> 0xcU))) 
                     >> 0x18U)) | (0xffffff00U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel)
                                                    ? 
                                                   ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x1cU] 
                                                     << 6U) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x1bU] 
                                                       >> 0x1aU))
                                                    : 
                                                   ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x1aU] 
                                                     << 0x14U) 
                                                    | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x19U] 
                                                       >> 0xcU))) 
                                                  << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x1fU] 
        = ((0xffc00000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__data_nodes[0x1fU]) 
           | ((0xffU & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel)
                          ? ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x1cU] 
                              << 6U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x1bU] 
                                        >> 0x1aU)) : 
                         ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x1aU] 
                           << 0x14U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x19U] 
                                        >> 0xcU))) 
                        >> 0x18U)) | (0x3fff00U & (
                                                   ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__3__KET____DOT__gen_level__BRA__5__KET____DOT__sel)
                                                     ? 
                                                    ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x1dU] 
                                                      << 6U) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x1cU] 
                                                        >> 0x1aU))
                                                     : 
                                                    ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x1bU] 
                                                      << 0x14U) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__slv_aw_chans[0x1aU] 
                                                        >> 0xcU))) 
                                                   << 8U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((0x7ffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                     >> 1U) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                               >> 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((0x7ffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (2U & ((0x3ffffffeU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                    >> 2U)) | (0x1ffffffeU 
                                               & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                                  >> 3U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((0x7ffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (4U & ((0x1ffffffcU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                    >> 3U)) | (0xffffffcU 
                                               & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                                  >> 4U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((0x7ff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (8U & ((0xffffff8U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                   >> 4U)) | (0x7fffff8U 
                                              & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                                 >> 5U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((0x7fefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (0x10U & ((0x7fffff0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                      >> 5U)) | (0x3fffff0U 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                                    >> 6U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((0x7fdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (0x20U & ((0x3ffffe0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                      >> 6U)) | (0x1ffffe0U 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                                    >> 7U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = ((0x7fbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes)) 
           | (0x40U & ((0x1ffffc0U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                      >> 7U)) | (0xffffc0U 
                                                 & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                                    >> 8U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_d = 0U;
        }
    } else {
        if (((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)) 
             & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_aw_ready)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_d = 1U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__load_aw_lock = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__load_aw_lock = 1U;
        }
    } else {
        if (((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)) 
             & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes))) {
            if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_aw_ready)))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__load_aw_lock = 1U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_aw_valid = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_aw_valid = 1U;
    } else {
        if (((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)) 
             & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_aw_valid = 1U;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel 
        = (1U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                     >> 1U)) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                 >> 2U) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q) 
                                           >> 3U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel 
        = (1U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                     >> 3U)) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                 >> 4U) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q) 
                                           >> 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel 
        = (1U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                     >> 5U)) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                 >> 6U) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q) 
                                           >> 2U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel 
        = (1U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                     >> 7U)) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                 >> 8U) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q) 
                                           >> 1U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel 
        = (1U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                     >> 9U)) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                 >> 0xaU) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q) 
                                             >> 1U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel 
        = (1U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                     >> 0xbU)) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                   >> 0xcU) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q) 
                                               >> 1U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__3__KET____DOT__sel 
        = (1U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                     >> 0xdU)) | (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes) 
                                   >> 0xeU) & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__rr_q) 
                                               >> 1U))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push = 0U;
    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q)))) {
        if (((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)) 
             & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__w_fifo_push = 1U;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready = 0U;
    if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__lock_aw_valid_q) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_aw_ready) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready = 1U;
        }
    } else {
        if (((4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_w_fifo__DOT__status_cnt_q)) 
             & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__i_aw_arbiter__DOT__gen_arbiter__DOT__req_nodes))) {
            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__mst_aw_ready) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux__DOT__gen_mux__DOT__aw_ready = 1U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__cfg_partial_mode_ns 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__cfg_partial_mode_cs;
    if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs) 
                  >> 4U)))) {
        if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs) 
                      >> 3U)))) {
            if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs) 
                          >> 2U)))) {
                if ((1U & (~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs) 
                              >> 1U)))) {
                    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs)))) {
                        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__partial_cfg_kickoff) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__cfg_partial_mode_ns = 1U;
                        } else {
                            if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__full_cfg_kickoff) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__cfg_partial_mode_ns = 0U;
                            }
                        }
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_ns 
        = ((0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs))
            ? ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs))
                ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs))
                    ? 0U : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs))
                             ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs))
                                 ? 0x1cU : 0x1bU) : 
                            ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs))
                              ? 0x1aU : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_timer_timeout)
                                          ? ((0xfU 
                                              == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__cfg_prog_cnt_cs))
                                              ? 0x19U
                                              : 0x16U)
                                          : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs)))))
                : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs))
                    ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs))
                        ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs))
                            ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_timer_timeout)
                                ? 0x18U : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs))
                            : 0x17U) : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs))
                                         ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_timer_timeout)
                                             ? 0x16U
                                             : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs))
                                         : 0x15U)) : 
                   ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs))
                     ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs))
                         ? 0x14U : ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_timer_timeout)
                                     ? 0x13U : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs)))
                     : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs))
                         ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_timer_timeout)
                             ? 0x12U : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs))
                         : 0x11U)))) : ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs))
                                         ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs))
                                             ? ((2U 
                                                 & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs))
                                                 ? 0U
                                                 : 
                                                ((1U 
                                                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs))
                                                  ? 0U
                                                  : 0xdU))
                                             : ((2U 
                                                 & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs))
                                                 ? 
                                                ((1U 
                                                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs))
                                                  ? 0xcU
                                                  : 0xbU)
                                                 : 
                                                ((1U 
                                                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs))
                                                  ? 
                                                 ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_timer_timeout)
                                                   ? 0xaU
                                                   : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs))
                                                  : 
                                                 ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_timer_timeout)
                                                   ? 9U
                                                   : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs)))))
                                         : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs))
                                             ? ((2U 
                                                 & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs))
                                                 ? 
                                                ((1U 
                                                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs))
                                                  ? 
                                                 ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__cfg_partial_mode_cs)
                                                   ? 0xaU
                                                   : 8U)
                                                  : 7U)
                                                 : 
                                                ((1U 
                                                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs))
                                                  ? 6U
                                                  : 5U))
                                             : ((2U 
                                                 & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs))
                                                 ? 
                                                ((1U 
                                                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs))
                                                  ? 4U
                                                  : 3U)
                                                 : 
                                                ((1U 
                                                  & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs))
                                                  ? 
                                                 (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_21_0__DOT__data_cs) 
                                                   & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__frfu_fpmu_prog_cfg_done_cs))
                                                   ? 2U
                                                   : 0U)
                                                  : 
                                                 ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__partial_cfg_kickoff)
                                                   ? 2U
                                                   : 
                                                  ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__full_cfg_kickoff)
                                                    ? 1U
                                                    : 
                                                   (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__qf_rwhwsc_INST_21_0__DOT__data_cs) 
                                                     & ((~ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__sfr_wrdata) 
                                                        & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbrfu_INST__DOT__addr_21_wr_en)))
                                                     ? 0x10U
                                                     : (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__U_fcb__DOT__fcbpmu_INST__DOT__pmu_cfg_stm_cs)))))))));
    vlTOPp->__Vtableidx9 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_trigger_events) 
                             << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_ev_sel));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_event 
        = vlTOPp->__Vtable9_core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_event
        [vlTOPp->__Vtableidx9];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__proc_s_event__DOT__unnamedblk1__DOT__i 
        = vlTOPp->__Vtable9_core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__0__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__proc_s_event__DOT__unnamedblk1__DOT__i
        [vlTOPp->__Vtableidx9];
    vlTOPp->__Vtableidx10 = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_trigger_events) 
                              << 2U) | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__r_ev_sel));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_event 
        = vlTOPp->__Vtable10_core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__s_event
        [vlTOPp->__Vtableidx10];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__proc_s_event__DOT__unnamedblk1__DOT__i 
        = vlTOPp->__Vtable10_core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_i2c_gen__BRA__1__KET____DOT__i_i2c__DOT__i_i2c_control__DOT__proc_s_event__DOT__unnamedblk1__DOT__i
        [vlTOPp->__Vtableidx10];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__s_input_reg_next 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_trigger_events) 
                 | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__r_input_reg) 
                    & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__sync_a)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__s_input_reg_next 
        = (1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_trigger_events) 
                  >> 1U) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__r_input_reg) 
                            & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__sync_a)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__s_input_reg_next 
        = (1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_trigger_events) 
                  >> 2U) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__r_input_reg) 
                            & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__sync_a)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__s_input_reg_next 
        = (1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_trigger_events) 
                  >> 3U) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__r_input_reg) 
                            & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__sync_a)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__s_input_reg_next 
        = (1U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_trigger_events) 
                 | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__r_input_reg) 
                    & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__0__KET____DOT__u_eot_ep__DOT__sync_a)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__s_input_reg_next 
        = (1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_trigger_events) 
                  >> 1U) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__r_input_reg) 
                            & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__1__KET____DOT__u_eot_ep__DOT__sync_a)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__s_input_reg_next 
        = (1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_trigger_events) 
                  >> 2U) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__r_input_reg) 
                            & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__2__KET____DOT__u_eot_ep__DOT__sync_a)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__s_input_reg_next 
        = (1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__s_trigger_events) 
                  >> 3U) | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__r_input_reg) 
                            & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__genblk1__BRA__3__KET____DOT__u_eot_ep__DOT__sync_a)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__gate_clock = 1U;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__push_i) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__gate_clock = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__push_i) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_n 
            = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_q) 
               & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_q)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT____Vcellinp__i_fifo__push_i) 
         & (1U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n 
            = (((~ ((IData)(0xffU) << (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_q) 
                                             << 3U)))) 
                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_n)) 
               | ((0xffU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[5U] 
                             << 7U) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__full_req[4U] 
                                       >> 0x19U))) 
                  << (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__write_pointer_q) 
                            << 3U))));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__slv_ar_chan_select_in[0U] 
        = ((0xfffffffeU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[1U] 
                            << 0x1fU) | (0x7ffffffeU 
                                         & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[0U] 
                                            >> 1U)))) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_ar_unsupported));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__slv_ar_chan_select_in[1U] 
        = ((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[1U] 
                  >> 1U)) | (0xfffffffeU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[2U] 
                                             << 0x1fU) 
                                            | (0x7ffffffeU 
                                               & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[1U] 
                                                  >> 1U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__slv_ar_chan_select_in[2U] 
        = ((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[2U] 
                  >> 1U)) | (0x1feU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[3U] 
                                        << 0x1fU) | 
                                       (0x7ffffffeU 
                                        & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[2U] 
                                           >> 1U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__slv_aw_chan_select_in[0U] 
        = ((0xfffffffeU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[4U] 
                            << 9U) | (0x1feU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[3U] 
                                                >> 0x17U)))) 
           | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_aw_unsupported));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__slv_aw_chan_select_in[1U] 
        = ((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[4U] 
                  >> 0x17U)) | (0xfffffffeU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[5U] 
                                                << 9U) 
                                               | (0x1feU 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[4U] 
                                                     >> 0x17U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__gen_demux__DOT__slv_aw_chan_select_in[2U] 
        = ((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[5U] 
                  >> 0x17U)) | (0x7ffeU & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[6U] 
                                            << 9U) 
                                           | (0x1feU 
                                              & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT____Vcellout__i_axi_atop_filter__mst_req_o[5U] 
                                                 >> 0x17U)))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc 
        = ((0x1ffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc)) 
           | (1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc 
        = ((0x1ffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc)) 
           | (2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc 
        = ((0x1ffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc)) 
           | (4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc 
        = ((0x1ff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc)) 
           | (8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc 
        = ((0x1fefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc)) 
           | (0x10U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc 
        = ((0x1fdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc)) 
           | (0x20U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc 
        = ((0x1fbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc)) 
           | (0x40U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc 
        = ((0x1f7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc)) 
           | (0x80U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc 
        = ((0x1effU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc)) 
           | (0x100U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc 
        = ((0x1dffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc)) 
           | (0x200U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc 
        = ((0x1bffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc)) 
           | (0x400U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc 
        = ((0x17ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc)) 
           | (0x800U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc 
        = ((0xfffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_opc)) 
           | (0x1000U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_opc)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[0U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[0U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[1U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[1U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[2U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[2U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[3U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[3U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[4U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[4U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[5U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[5U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[6U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[6U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[7U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[7U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[8U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[8U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[9U] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[9U];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[0xaU] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[0xaU];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[0xbU] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[0xbU];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__l2_demux_2_interleaved_xbar_r_rdata[0xcU] 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__interleaved_masters_r_rdata[0xcU];
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__s_clk_sdio 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__s_clk_out) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__u_clockgen__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__s_clk_spi 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clk_out) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__s_clk_spi 
        = ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__s_clk_out) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_clockgen__DOT__i_clk_gate__DOT__i_tc_clk_gating__DOT__clk_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__idx_matches_id 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__match_id_valid) 
            & ((0x1fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_q) 
                         >> 3U)) == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__match_id))) 
           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_ar_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_q)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__idx_matches_id 
        = (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__match_id_valid) 
            & ((0x1fU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_q) 
                         >> 3U)) == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__match_id))) 
           & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_axi_burst_splitter_aw_chan__DOT__i_axi_burst_splitter_counters__DOT__i_idq__DOT__head_tail_q)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus 
        = (2U | (0xfffffff0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus 
        = (0x80U | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus 
        = (0xffffffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus 
        = ((0xfff7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus) 
           | (0x80000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__havereset_q) 
                           >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__selected_hart)) 
                          << 0x13U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus 
        = ((0xfffbffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus) 
           | (0x40000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__havereset_q) 
                           >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__selected_hart)) 
                          << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus 
        = ((0xfffdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus) 
           | (0x20000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__resuming_q) 
                           >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__selected_hart)) 
                          << 0x11U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus 
        = ((0xfffeffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus) 
           | (0x10000U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__resuming_q) 
                           >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__selected_hart)) 
                          << 0x10U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus 
        = (0xffffdfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus 
        = (0xffffefffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus);
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus 
        = ((0xffff7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus) 
           | ((0U < vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__hartsel) 
              << 0xfU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus 
        = ((0xffffbfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus) 
           | ((0U < vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__hartsel) 
              << 0xeU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus 
        = ((0xfffffdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus) 
           | (0x200U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_q) 
                         >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__selected_hart)) 
                        << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus 
        = ((0xfffffeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus) 
           | (0x100U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_q) 
                         >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__selected_hart)) 
                        << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus 
        = ((0xfffff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus) 
           | (0x800U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_q) 
                            >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__selected_hart))) 
                        << 0xbU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus 
        = ((0xfffffbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus) 
           | (0x400U & ((~ ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_mem__DOT__halted_q) 
                            >> (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__selected_hart))) 
                        << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractcs = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractcs 
        = (2U | (0xfffffff0U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractcs));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractcs 
        = (0x8000000U | (0xe0ffffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractcs));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractcs 
        = ((0xffffefffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractcs) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__cmdbusy) 
              << 0xcU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractcs 
        = ((0xfffff8ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractcs) 
           | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__cmderr_q) 
              << 8U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_data = 0U;
    if ((((2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q)) 
          & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__jtag_req_valid)) 
         & (1U == (3U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                 >> 0x20U)))))) {
        if ((((((((((4U <= (0x7fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                             >> 0x22U)))) 
                    & (5U >= (0x7fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                               >> 0x22U))))) 
                   | (0x10U == (0x7fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                 >> 0x22U))))) 
                  | (0x11U == (0x7fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                >> 0x22U))))) 
                 | (0x12U == (0x7fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                               >> 0x22U))))) 
                | (0x16U == (0x7fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                              >> 0x22U))))) 
               | (0x18U == (0x7fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                             >> 0x22U))))) 
              | (0x17U == (0x7fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                            >> 0x22U))))) 
             | ((0x20U <= (0x7fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                            >> 0x22U)))) 
                & (0x27U >= (0x7fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                              >> 0x22U))))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_data 
                = (((4U <= (0x7fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                             >> 0x22U)))) 
                    & (5U >= (0x7fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                               >> 0x22U)))))
                    ? (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__data_q 
                               >> (0x20U & ((IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                     >> 0x22U)) 
                                            << 5U))))
                    : ((0x10U == (0x7fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                   >> 0x22U))))
                        ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmcontrol_q
                        : ((0x11U == (0x7fU & (IData)(
                                                      (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                       >> 0x22U))))
                            ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__dmstatus
                            : ((0x12U == (0x7fU & (IData)(
                                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                           >> 0x22U))))
                                ? (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__hartinfo_aligned 
                                           >> (0x3fU 
                                               & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__selected_hart) 
                                                  << 5U))))
                                : ((0x16U == (0x7fU 
                                              & (IData)(
                                                        (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                         >> 0x22U))))
                                    ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractcs
                                    : ((0x18U == (0x7fU 
                                                  & (IData)(
                                                            (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                             >> 0x22U))))
                                        ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__abstractauto_q
                                        : ((0x17U == 
                                            (0x7fU 
                                             & (IData)(
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                        >> 0x22U))))
                                            ? 0U : 
                                           vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__progbuf_q[
                                           (7U & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                          >> 0x22U)))])))))));
        } else {
            if (((((((((0x40U == (0x7fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                   >> 0x22U)))) 
                       | (0x13U == (0x7fU & (IData)(
                                                    (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                     >> 0x22U))))) 
                      | (0x34U == (0x7fU & (IData)(
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                    >> 0x22U))))) 
                     | (0x35U == (0x7fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                   >> 0x22U))))) 
                    | (0x38U == (0x7fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                  >> 0x22U))))) 
                   | (0x39U == (0x7fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                 >> 0x22U))))) 
                  | (0x3aU == (0x7fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                >> 0x22U))))) 
                 | (0x3cU == (0x7fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                               >> 0x22U)))))) {
                if ((0x40U == (0x7fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                >> 0x22U))))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_data 
                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__haltsum0;
                } else {
                    if ((0x13U == (0x7fU & (IData)(
                                                   (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                    >> 0x22U))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_data 
                            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__haltsum1;
                    } else {
                        if ((0x34U == (0x7fU & (IData)(
                                                       (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                        >> 0x22U))))) {
                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_data 
                                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__haltsum2;
                        } else {
                            if ((0x35U == (0x7fU & (IData)(
                                                           (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                            >> 0x22U))))) {
                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_data 
                                    = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__haltsum3;
                            } else {
                                if ((0x38U == (0x7fU 
                                               & (IData)(
                                                         (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                          >> 0x22U))))) {
                                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_data 
                                        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q;
                                } else {
                                    if ((0x39U == (0x7fU 
                                                   & (IData)(
                                                             (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                              >> 0x22U))))) {
                                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_data 
                                            = (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q);
                                    } else {
                                        if ((0x3aU 
                                             == (0x7fU 
                                                 & (IData)(
                                                           (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                            >> 0x22U))))) {
                                            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_data 
                                                = (IData)(
                                                          (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbaddr_q 
                                                           >> 0x20U));
                                        } else {
                                            if ((1U 
                                                 & (~ 
                                                    ((0U 
                                                      != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q)) 
                                                     | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q 
                                                        >> 0x16U))))) {
                                                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_data 
                                                    = (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbdata_q);
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            } else {
                if ((0x3dU == (0x7fU & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dmi_jtag__DOT__i_dmi_cdc__DOT__i_cdc_req__DOT__i_dst__DOT__data_dst_q 
                                                >> 0x22U))))) {
                    if ((1U & (~ ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_sba__DOT__state_q)) 
                                  | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbcs_q 
                                     >> 0x16U))))) {
                        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__resp_queue_data 
                            = (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_dm_top__DOT__i_dm_csrs__DOT__sbdata_q 
                                       >> 0x20U));
                    }
                }
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__clk 
        = ((IData)(vlTOPp->ref_clk_i) & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__sleep_unit_i__DOT__core_clock_gate_i__DOT__clk_en));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__imm_b 
        = ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__imm_b_mux_sel))
            ? ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__imm_b_mux_sel))
                ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__imm_i_type
                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__imm_b_mux_sel))
                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__imm_b_mux_sel))
                        ? ((0xffffffe0U & ((- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                          >> 0x18U)))) 
                                           << 5U)) 
                           | (0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                       >> 0x14U))) : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__imm_i_type)
                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__imm_b_mux_sel))
                        ? (0x7fffffffU & ((((IData)(1U) 
                                            << (0x1fU 
                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                   >> 0x14U))) 
                                           - (IData)(1U)) 
                                          >> 1U)) : 
                       ((0x10000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                     >> 4U)) | (1U 
                                                & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                   >> 0x19U))))))
            : ((4U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__imm_b_mux_sel))
                ? ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__imm_b_mux_sel))
                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__imm_b_mux_sel))
                        ? vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__imm_vu_type
                        : ((0xffffffc0U & ((- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                          >> 0x18U)))) 
                                           << 6U)) 
                           | ((0x3eU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                        >> 0x13U)) 
                              | (1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                       >> 0x19U)))))
                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__imm_b_mux_sel))
                        ? (0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                    >> 0x19U)) : (0x1fU 
                                                  & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                     >> 0x14U))))
                : ((2U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__imm_b_mux_sel))
                    ? ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__imm_b_mux_sel))
                        ? ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__is_compressed_id)
                            ? 2U : 4U) : (0xfffff000U 
                                          & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id))
                    : ((1U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__imm_b_mux_sel))
                        ? ((0xfffff000U & ((- (IData)(
                                                      (1U 
                                                       & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                                          >> 0x1fU)))) 
                                           << 0xcU)) 
                           | ((0xfe0U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                         >> 0x14U)) 
                              | (0x1fU & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__instr_rdata_id 
                                          >> 7U))))
                        : vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__fc_subsystem_i__DOT__lFC_CORE__DOT__id_stage_i__DOT__imm_i_type))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop)) 
          & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop) 
         & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop)) 
          & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q))) 
                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o) 
                  << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q;
    if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[3U] 
                >> 0x13U) & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                     >> 0x37U))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d)) 
               | (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))));
    }
    if ((1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[2U] 
                 >> 7U) & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                   >> 0x35U))) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[2U] 
                                                  >> 0xeU)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d)) 
               | (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d) 
                        - (IData)(1U))));
    }
    if ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
          >> 3U) & (0U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d));
    } else {
        if (((0U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))) 
             & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
                = (8U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d));
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xbfffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                             >> 0x36U))))) 
              << 0x36U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | (0x3ffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xfffbffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                             >> 0x2aU))))) 
              << 0x2aU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
        if ((1U & ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp 
                            >> 0x2aU)) & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[5U] 
                                             >> 0x1eU))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 2U;
        } else {
            if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
                    = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_q) 
                                >> (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_q) 
                                          << 3U))));
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 1U;
            }
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o);
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = ((0xfffdffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
                   | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_q)) 
                      << 0x29U));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0x100ULL | (0xfffffffffffe7fULL 
                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = ((0xffffffffffffbfULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
                   | ((QData)((IData)((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q)))) 
                      << 6U));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0x40000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o);
            if ((0x40000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[5U])) {
                if ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                                   >> 6U)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready = 1U;
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
                } else {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
                        = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d) 
                                    - (IData)(1U)));
                }
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
                if ((1U & ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                    >> 0x2aU)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[5U] 
                                                  >> 0x1eU)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
                }
            } else {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop)) 
          & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop) 
         & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop)) 
          & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q))) 
                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o) 
                  << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q;
    if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[3U] 
                >> 0x13U) & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                     >> 0x37U))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d)) 
               | (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))));
    }
    if ((1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[2U] 
                 >> 7U) & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                   >> 0x35U))) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[2U] 
                                                  >> 0xeU)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d)) 
               | (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d) 
                        - (IData)(1U))));
    }
    if ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
          >> 3U) & (0U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d));
    } else {
        if (((0U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))) 
             & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
                = (8U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d));
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xbfffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                             >> 0x36U))))) 
              << 0x36U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | (0x3ffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xfffbffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                             >> 0x2aU))))) 
              << 0x2aU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
        if ((1U & ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp 
                            >> 0x2aU)) & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x11U] 
                                             >> 0x1aU))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 2U;
        } else {
            if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
                    = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_q) 
                                >> (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_q) 
                                          << 3U))));
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 1U;
            }
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o);
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = ((0xfffdffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
                   | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_q)) 
                      << 0x29U));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0x100ULL | (0xfffffffffffe7fULL 
                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = ((0xffffffffffffbfULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
                   | ((QData)((IData)((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q)))) 
                      << 6U));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0x40000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o);
            if ((0x4000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x11U])) {
                if ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                                   >> 6U)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready = 1U;
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
                } else {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
                        = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d) 
                                    - (IData)(1U)));
                }
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
                if ((1U & ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                    >> 0x2aU)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x11U] 
                                                  >> 0x1aU)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
                }
            } else {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop)) 
          & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop) 
         & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop)) 
          & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q))) 
                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o) 
                  << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q;
    if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[3U] 
                >> 0x13U) & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                     >> 0x37U))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d)) 
               | (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))));
    }
    if ((1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[2U] 
                 >> 7U) & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                   >> 0x35U))) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[2U] 
                                                  >> 0xeU)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d)) 
               | (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d) 
                        - (IData)(1U))));
    }
    if ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
          >> 3U) & (0U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d));
    } else {
        if (((0U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))) 
             & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
                = (8U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d));
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xbfffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                             >> 0x36U))))) 
              << 0x36U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | (0x3ffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xfffbffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                             >> 0x2aU))))) 
              << 0x2aU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
        if ((1U & ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp 
                            >> 0x2aU)) & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x1dU] 
                                             >> 0x16U))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 2U;
        } else {
            if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
                    = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_q) 
                                >> (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_q) 
                                          << 3U))));
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 1U;
            }
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o);
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = ((0xfffdffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
                   | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_q)) 
                      << 0x29U));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0x100ULL | (0xfffffffffffe7fULL 
                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = ((0xffffffffffffbfULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
                   | ((QData)((IData)((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q)))) 
                      << 6U));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0x40000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o);
            if ((0x400000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x1dU])) {
                if ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                                   >> 6U)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready = 1U;
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
                } else {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
                        = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d) 
                                    - (IData)(1U)));
                }
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
                if ((1U & ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                    >> 0x2aU)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x1dU] 
                                                  >> 0x16U)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
                }
            } else {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop)) 
          & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop) 
         & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop)) 
          & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q))) 
                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o) 
                  << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q;
    if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[3U] 
                >> 0x13U) & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                     >> 0x37U))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d)) 
               | (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))));
    }
    if ((1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[2U] 
                 >> 7U) & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                   >> 0x35U))) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[2U] 
                                                  >> 0xeU)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d)) 
               | (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d) 
                        - (IData)(1U))));
    }
    if ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
          >> 3U) & (0U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d));
    } else {
        if (((0U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))) 
             & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
                = (8U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d));
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xbfffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                             >> 0x36U))))) 
              << 0x36U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | (0x3ffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xfffbffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                             >> 0x2aU))))) 
              << 0x2aU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
        if ((1U & ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp 
                            >> 0x2aU)) & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x29U] 
                                             >> 0x12U))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 2U;
        } else {
            if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
                    = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_q) 
                                >> (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_q) 
                                          << 3U))));
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 1U;
            }
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o);
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = ((0xfffdffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
                   | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_q)) 
                      << 0x29U));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0x100ULL | (0xfffffffffffe7fULL 
                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = ((0xffffffffffffbfULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
                   | ((QData)((IData)((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q)))) 
                      << 6U));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0x40000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o);
            if ((0x40000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x29U])) {
                if ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                                   >> 6U)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready = 1U;
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
                } else {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
                        = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d) 
                                    - (IData)(1U)));
                }
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
                if ((1U & ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                    >> 0x2aU)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x29U] 
                                                  >> 0x12U)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
                }
            } else {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__3__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop)) 
          & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop) 
         & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop)) 
          & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q))) 
                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o) 
                  << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q;
    if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[3U] 
                >> 0x13U) & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                     >> 0x37U))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d)) 
               | (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))));
    }
    if ((1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[2U] 
                 >> 7U) & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                   >> 0x35U))) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[2U] 
                                                  >> 0xeU)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d)) 
               | (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d) 
                        - (IData)(1U))));
    }
    if ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
          >> 3U) & (0U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d));
    } else {
        if (((0U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))) 
             & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
                = (8U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d));
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xbfffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                             >> 0x36U))))) 
              << 0x36U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | (0x3ffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xfffbffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                             >> 0x2aU))))) 
              << 0x2aU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
        if ((1U & ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp 
                            >> 0x2aU)) & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x35U] 
                                             >> 0xeU))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 2U;
        } else {
            if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
                    = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_q) 
                                >> (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_q) 
                                          << 3U))));
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 1U;
            }
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o);
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = ((0xfffdffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
                   | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_q)) 
                      << 0x29U));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0x100ULL | (0xfffffffffffe7fULL 
                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = ((0xffffffffffffbfULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
                   | ((QData)((IData)((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q)))) 
                      << 6U));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0x40000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o);
            if ((0x4000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x35U])) {
                if ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                                   >> 6U)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready = 1U;
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
                } else {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
                        = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d) 
                                    - (IData)(1U)));
                }
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
                if ((1U & ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                    >> 0x2aU)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x35U] 
                                                  >> 0xeU)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
                }
            } else {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__4__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop)) 
          & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop) 
         & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop)) 
          & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q))) 
                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o) 
                  << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q;
    if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[3U] 
                >> 0x13U) & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                     >> 0x37U))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d)) 
               | (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))));
    }
    if ((1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[2U] 
                 >> 7U) & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                   >> 0x35U))) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[2U] 
                                                  >> 0xeU)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d)) 
               | (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d) 
                        - (IData)(1U))));
    }
    if ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
          >> 3U) & (0U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d));
    } else {
        if (((0U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))) 
             & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
                = (8U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d));
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xbfffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                             >> 0x36U))))) 
              << 0x36U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | (0x3ffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xfffbffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                             >> 0x2aU))))) 
              << 0x2aU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
        if ((1U & ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp 
                            >> 0x2aU)) & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x41U] 
                                             >> 0xaU))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 2U;
        } else {
            if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
                    = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_q) 
                                >> (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_q) 
                                          << 3U))));
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 1U;
            }
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o);
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = ((0xfffdffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
                   | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_q)) 
                      << 0x29U));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0x100ULL | (0xfffffffffffe7fULL 
                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = ((0xffffffffffffbfULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
                   | ((QData)((IData)((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q)))) 
                      << 6U));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0x40000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o);
            if ((0x400U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x41U])) {
                if ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                                   >> 6U)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready = 1U;
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
                } else {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
                        = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d) 
                                    - (IData)(1U)));
                }
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
                if ((1U & ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                    >> 0x2aU)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x41U] 
                                                  >> 0xaU)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
                }
            } else {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__5__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop)) 
          & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop) 
         & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop)) 
          & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q))) 
                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o) 
                  << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q;
    if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[3U] 
                >> 0x13U) & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                     >> 0x37U))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d)) 
               | (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))));
    }
    if ((1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[2U] 
                 >> 7U) & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                   >> 0x35U))) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[2U] 
                                                  >> 0xeU)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d)) 
               | (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d) 
                        - (IData)(1U))));
    }
    if ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
          >> 3U) & (0U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d));
    } else {
        if (((0U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))) 
             & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
                = (8U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d));
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xbfffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                             >> 0x36U))))) 
              << 0x36U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | (0x3ffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xfffbffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                             >> 0x2aU))))) 
              << 0x2aU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
        if ((1U & ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp 
                            >> 0x2aU)) & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x4dU] 
                                             >> 6U))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 2U;
        } else {
            if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
                    = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_q) 
                                >> (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_q) 
                                          << 3U))));
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 1U;
            }
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o);
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = ((0xfffdffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
                   | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_q)) 
                      << 0x29U));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0x100ULL | (0xfffffffffffe7fULL 
                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = ((0xffffffffffffbfULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
                   | ((QData)((IData)((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q)))) 
                      << 6U));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0x40000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o);
            if ((0x40U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x4dU])) {
                if ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                                   >> 6U)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready = 1U;
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
                } else {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
                        = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d) 
                                    - (IData)(1U)));
                }
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
                if ((1U & ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                    >> 0x2aU)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x4dU] 
                                                  >> 6U)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
                }
            } else {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__6__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop)) 
          & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop) 
         & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop)) 
          & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q))) 
                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o) 
                  << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q;
    if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[3U] 
                >> 0x13U) & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                     >> 0x37U))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d)) 
               | (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))));
    }
    if ((1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[2U] 
                 >> 7U) & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                   >> 0x35U))) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[2U] 
                                                  >> 0xeU)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d)) 
               | (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d) 
                        - (IData)(1U))));
    }
    if ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
          >> 3U) & (0U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d));
    } else {
        if (((0U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))) 
             & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
                = (8U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d));
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xbfffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                             >> 0x36U))))) 
              << 0x36U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | (0x3ffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__err_resp));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xfffbffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                             >> 0x2aU))))) 
              << 0x2aU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
        if ((1U & ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__err_resp 
                            >> 0x2aU)) & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x59U] 
                                             >> 2U))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 2U;
        } else {
            if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
                    = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_q) 
                                >> (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_q) 
                                          << 3U))));
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 1U;
            }
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o);
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = ((0xfffdffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
                   | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_q)) 
                      << 0x29U));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0x100ULL | (0xfffffffffffe7fULL 
                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = ((0xffffffffffffbfULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
                   | ((QData)((IData)((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q)))) 
                      << 6U));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0x40000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o);
            if ((4U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x59U])) {
                if ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                                   >> 6U)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready = 1U;
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
                } else {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
                        = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d) 
                                    - (IData)(1U)));
                }
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
                if ((1U & ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                    >> 0x2aU)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x59U] 
                                                  >> 2U)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
                }
            } else {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__7__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop)) 
          & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop) 
         & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop)) 
          & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q))) 
                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o) 
                  << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q;
    if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[3U] 
                >> 0x13U) & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                     >> 0x37U))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d)) 
               | (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))));
    }
    if ((1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[2U] 
                 >> 7U) & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                   >> 0x35U))) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[2U] 
                                                  >> 0xeU)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d)) 
               | (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d) 
                        - (IData)(1U))));
    }
    if ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
          >> 3U) & (0U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d));
    } else {
        if (((0U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))) 
             & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
                = (8U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d));
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xbfffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                             >> 0x36U))))) 
              << 0x36U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | (0x3ffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__err_resp));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xfffbffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                             >> 0x2aU))))) 
              << 0x2aU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
        if ((1U & ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__err_resp 
                            >> 0x2aU)) & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x64U] 
                                             >> 0x1eU))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 2U;
        } else {
            if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
                    = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_q) 
                                >> (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_q) 
                                          << 3U))));
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 1U;
            }
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o);
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = ((0xfffdffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
                   | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_q)) 
                      << 0x29U));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0x100ULL | (0xfffffffffffe7fULL 
                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = ((0xffffffffffffbfULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
                   | ((QData)((IData)((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q)))) 
                      << 6U));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0x40000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o);
            if ((0x40000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x64U])) {
                if ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                                   >> 6U)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready = 1U;
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
                } else {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
                        = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d) 
                                    - (IData)(1U)));
                }
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
                if ((1U & ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                    >> 0x2aU)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x64U] 
                                                  >> 0x1eU)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
                }
            } else {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__8__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop)) 
          & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop) 
         & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop)) 
          & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q))) 
                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o) 
                  << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q;
    if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[3U] 
                >> 0x13U) & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                     >> 0x37U))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d)) 
               | (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))));
    }
    if ((1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[2U] 
                 >> 7U) & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                   >> 0x35U))) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[2U] 
                                                  >> 0xeU)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d)) 
               | (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d) 
                        - (IData)(1U))));
    }
    if ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
          >> 3U) & (0U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d));
    } else {
        if (((0U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))) 
             & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
                = (8U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d));
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xbfffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                             >> 0x36U))))) 
              << 0x36U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | (0x3ffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__err_resp));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xfffbffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                             >> 0x2aU))))) 
              << 0x2aU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
        if ((1U & ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__err_resp 
                            >> 0x2aU)) & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x70U] 
                                             >> 0x1aU))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 2U;
        } else {
            if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
                    = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_q) 
                                >> (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_q) 
                                          << 3U))));
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 1U;
            }
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o);
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = ((0xfffdffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
                   | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_q)) 
                      << 0x29U));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0x100ULL | (0xfffffffffffe7fULL 
                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = ((0xffffffffffffbfULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
                   | ((QData)((IData)((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q)))) 
                      << 6U));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0x40000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o);
            if ((0x4000000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x70U])) {
                if ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                                   >> 6U)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready = 1U;
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
                } else {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
                        = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d) 
                                    - (IData)(1U)));
                }
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
                if ((1U & ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                    >> 0x2aU)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x70U] 
                                                  >> 0x1aU)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
                }
            } else {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__9__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop)) 
          & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop) 
         & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop)) 
          & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q))) 
                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o) 
                  << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q;
    if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[3U] 
                >> 0x13U) & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                     >> 0x37U))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d)) 
               | (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))));
    }
    if ((1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[2U] 
                 >> 7U) & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                   >> 0x35U))) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[2U] 
                                                  >> 0xeU)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d)) 
               | (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d) 
                        - (IData)(1U))));
    }
    if ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
          >> 3U) & (0U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d));
    } else {
        if (((0U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))) 
             & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
                = (8U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d));
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xbfffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                             >> 0x36U))))) 
              << 0x36U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | (0x3ffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__err_resp));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xfffbffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                             >> 0x2aU))))) 
              << 0x2aU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
        if ((1U & ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__err_resp 
                            >> 0x2aU)) & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x7cU] 
                                             >> 0x16U))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 2U;
        } else {
            if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
                    = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_q) 
                                >> (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_q) 
                                          << 3U))));
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 1U;
            }
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o);
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = ((0xfffdffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
                   | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_q)) 
                      << 0x29U));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0x100ULL | (0xfffffffffffe7fULL 
                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = ((0xffffffffffffbfULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
                   | ((QData)((IData)((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q)))) 
                      << 6U));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0x40000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o);
            if ((0x400000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x7cU])) {
                if ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                                   >> 6U)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready = 1U;
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
                } else {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
                        = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d) 
                                    - (IData)(1U)));
                }
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
                if ((1U & ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                    >> 0x2aU)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x7cU] 
                                                  >> 0x16U)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
                }
            } else {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__10__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop)) 
          & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop) 
         & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop)) 
          & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q))) 
                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o) 
                  << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q;
    if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[3U] 
                >> 0x13U) & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                     >> 0x37U))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d)) 
               | (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))));
    }
    if ((1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[2U] 
                 >> 7U) & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                   >> 0x35U))) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[2U] 
                                                  >> 0xeU)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d)) 
               | (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d) 
                        - (IData)(1U))));
    }
    if ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
          >> 3U) & (0U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d));
    } else {
        if (((0U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))) 
             & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
                = (8U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d));
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xbfffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                             >> 0x36U))))) 
              << 0x36U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | (0x3ffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__err_resp));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xfffbffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                             >> 0x2aU))))) 
              << 0x2aU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
        if ((1U & ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__err_resp 
                            >> 0x2aU)) & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x88U] 
                                             >> 0x12U))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 2U;
        } else {
            if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
                    = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_q) 
                                >> (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_q) 
                                          << 3U))));
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 1U;
            }
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o);
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = ((0xfffdffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
                   | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_q)) 
                      << 0x29U));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0x100ULL | (0xfffffffffffe7fULL 
                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = ((0xffffffffffffbfULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
                   | ((QData)((IData)((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q)))) 
                      << 6U));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0x40000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o);
            if ((0x40000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x88U])) {
                if ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                                   >> 6U)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready = 1U;
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
                } else {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
                        = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d) 
                                    - (IData)(1U)));
                }
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
                if ((1U & ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                    >> 0x2aU)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x88U] 
                                                  >> 0x12U)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
                }
            } else {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__11__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
            }
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop)) 
          & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q))) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__w_fifo_push) 
         & (4U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__write_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) 
         & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__w_fifo_empty)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__status_cnt_q)) 
         & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__w_fifo_push))) {
        if (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__w_fifo_pop) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_n 
                = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_w_fifo__DOT__read_pointer_q;
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 1U;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__gate_clock = 0U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)));
    }
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop) 
         & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = (3U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
           & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__b_fifo_pop)) 
          & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q))) 
         & (0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_n 
            = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_n 
            = (1U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_q;
    if (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__b_fifo_push) 
         & (2U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__status_cnt_q)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n 
            = (((~ ((IData)(1U) << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q))) 
                & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__mem_n)) 
               | ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT____Vcellout__i_w_fifo__data_o) 
                  << (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__i_b_fifo__DOT__write_pointer_q)));
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q;
    if ((1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[3U] 
                >> 0x13U) & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                     >> 0x37U))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d)) 
               | (7U & ((IData)(1U) + (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))));
    }
    if ((1U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[2U] 
                 >> 7U) & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                   >> 0x35U))) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__mst_req_o[2U] 
                                                  >> 0xeU)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = ((8U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d)) 
               | (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d) 
                        - (IData)(1U))));
    }
    if ((((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q) 
          >> 3U) & (0U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
            = (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d));
    } else {
        if (((0U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_q))) 
             & (7U == (7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d 
                = (8U | (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__w_cnt_d));
        }
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xbfffffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                             >> 0x36U))))) 
              << 0x36U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | (0x3ffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__err_resp));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
        = ((0xfffbffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
           | ((QData)((IData)((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                             >> 0x2aU))))) 
              << 0x2aU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready = 0U;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q;
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d 
        = vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q;
    if ((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
        if ((1U & ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__err_resp 
                            >> 0x2aU)) & (~ (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x94U] 
                                             >> 0xeU))))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 2U;
        } else {
            if ((0U != (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__status_cnt_q))) {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
                    = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__mem_q) 
                                >> (7U & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd__DOT__i_fifo__DOT__i_fifo_v3__DOT__read_pointer_q) 
                                          << 3U))));
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 1U;
            }
        }
    } else {
        if ((1U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0xfffc0000000000ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o);
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = ((0xfffdffffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
                   | ((QData)((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__id_q)) 
                      << 0x29U));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0x100ULL | (0xfffffffffffe7fULL 
                               & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = ((0xffffffffffffbfULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o) 
                   | ((QData)((IData)((0U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_q)))) 
                      << 6U));
            vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                = (0x40000000000ULL | vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o);
            if ((0x4000U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x94U])) {
                if ((1U & (IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT____Vcellout__genblk1__DOT__i_atop_filter__slv_resp_o 
                                   >> 6U)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_resp_cmd_pop_ready = 1U;
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
                } else {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d 
                        = (0xffU & ((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_beats_d) 
                                    - (IData)(1U)));
                }
            }
        } else {
            if ((2U == (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_q))) {
                if ((1U & ((IData)((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__err_resp 
                                    >> 0x2aU)) & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__slv_reqs[0x94U] 
                                                  >> 0xeU)))) {
                    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
                }
            } else {
                vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__i_soc_interconnect_wrap__DOT__i_soc_interconnect__DOT__i_axi_xbar__DOT__i_xbar__DOT__gen_slv_port_demux__BRA__12__KET____DOT__i_axi_err_slv__DOT__genblk1__DOT__i_atop_filter__DOT__r_state_d = 0U;
            }
        }
    }
    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_uart_gen__BRA__0__KET____DOT__i_uart__sys_clk_i)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__0__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__i_sync_clkb__DOT__i_pulp_clock_gating__DOT__i_tc_clk_gating__DOT__clk_en = 1U;
    }
    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_uart_gen__BRA__1__KET____DOT__i_uart__sys_clk_i)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_uart_gen__BRA__1__KET____DOT__i_uart__DOT__i_ep_err_overflow__DOT__i_sync_clkb__DOT__i_pulp_clock_gating__DOT__i_tc_clk_gating__DOT__clk_en = 1U;
    }
    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_sdio_gen__BRA__0__KET____DOT__i_sdio__sys_clk_i)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_sdio_gen__BRA__0__KET____DOT__i_sdio__DOT__error_int_sync__DOT__i_pulp_clock_gating__DOT__i_tc_clk_gating__DOT__clk_en = 1U;
    }
    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_spim_gen__BRA__0__KET____DOT__i_spim__sys_clk_i)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__0__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_clock_gating__DOT__i_tc_clk_gating__DOT__clk_en = 1U;
    }
    if ((1U & (~ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT____Vcellinp__i_spim_gen__BRA__1__KET____DOT__i_spim__sys_clk_i)))) {
        vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_udma__DOT__i_spim_gen__BRA__1__KET____DOT__i_spim__DOT__u_eot_ep__DOT__i_sync_clkb__DOT__i_pulp_clock_gating__DOT__i_tc_clk_gating__DOT__clk_en = 1U;
    }
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = ((0x200U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                      << 3U)) | (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [9U] ^ 
                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [9U]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [9U]) >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3feU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3f7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3efU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3dfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3bfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x37fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x2ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x1ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = ((0x200U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                      << 3U)) | (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [9U] ^ 
                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [9U]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [9U]) >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3feU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3f7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3efU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3dfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3bfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x37fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x2ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x1ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = ((0x200U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                      << 3U)) | (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [9U] ^ 
                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [9U]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [9U]) >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3feU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3f7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3efU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3dfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3bfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x37fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x2ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x1ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = ((0x200U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                      << 3U)) | (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [9U] ^ 
                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [9U]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [9U]) >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3feU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3f7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3efU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3dfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3bfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x37fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x2ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x1ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = ((0x200U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                      << 3U)) | (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [9U] ^ 
                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [9U]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [9U]) >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3feU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3f7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3efU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3dfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3bfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x37fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x2ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x1ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = ((0x200U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                      << 3U)) | (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [9U] ^ 
                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [9U]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [9U]) >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3feU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3f7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3efU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3dfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3bfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x37fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x2ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x1ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = ((0x200U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                      << 3U)) | (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [9U] ^ 
                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [9U]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [9U]) >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3feU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3f7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3efU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3dfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3bfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x37fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x2ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x1ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
}
