<html><body><samp><pre>
<!@TC:1542785548>
#Build: Synplify Pro I-2014.03LC , Build 063R, May 27 2014
#install: C:\ispLEVER_Classic2_0\synpbase
#OS: Windows 7 6.2
#Hostname: PC407

#Implementation: zadanie2

<a name=compilerReport1>$ Start of Compile</a>
#Wed Nov 21 08:32:28 2018

Synopsys VHDL Compiler, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1542785548> | Running in 64-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\ispLEVER_Classic2_0\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1542785548> | Setting time resolution to ns
@N: : <a href="C:\isplever projects\zadanie2\counter1.vhd:7:7:7:14:@N::@XP_MSG">counter1.vhd(7)</a><!@TM:1542785548> | Top entity is set to counter.
<font color=#A52A2A>@W:<a href="@W:CD266:@XP_HELP">CD266</a> : <a href="C:\isplever projects\zadanie2\counter1.vhd:21:14:21:22:@W:CD266:@XP_MSG">counter1.vhd(21)</a><!@TM:1542785548> | o_number is not readable.  This may cause a simulation mismatch.</font>
VHDL syntax check successful!
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\isplever projects\zadanie2\counter1.vhd:7:7:7:14:@N:CD630:@XP_MSG">counter1.vhd(7)</a><!@TM:1542785548> | Synthesizing work.counter.seq 
Post processing for work.counter.seq
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 21 08:32:28 2018

###########################################################]
Synopsys Netlist Linker, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1542785549> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 21 08:32:29 2018

###########################################################]
Map & Optimize Report

<a name=mapperReport2>Synopsys CPLD Technology Mapper, Version maplat, Build 923R, Built May  6 2014</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03LC 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1542785549> | Running in 64-bit mode. 
@N: : <a href="c:\isplever projects\zadanie2\counter1.vhd:20:1:20:3:@N::@XP_MSG">counter1.vhd(20)</a><!@TM:1542785549> | Found counter in view:work.counter(seq) inst o_number[3:0]
---------------------------------------
<a name=resourceUsage3>Resource Usage Report</a>

Simple gate primitives:
DFF             4 uses
IBUF            1 use
OBUF            4 uses
INV             1 use
XOR2            3 uses
AND2            2 uses


@N:<a href="@N:FC100:@XP_HELP">FC100</a> : <!@TM:1542785549> | Timing Report not generated for this device, please use place and route tools for timing analysis. 
I-2014.03LC 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 102MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 21 08:32:29 2018

###########################################################]

</pre></samp></body></html>
