// Seed: 426297575
module module_0 (
    input wire id_0,
    input wor id_1,
    output wand id_2,
    output supply0 id_3,
    output supply1 id_4,
    output wand id_5,
    output supply1 id_6,
    input supply0 id_7,
    input tri id_8,
    input uwire id_9,
    output uwire id_10,
    input wor id_11,
    output wor id_12,
    output uwire id_13,
    input uwire id_14,
    input uwire id_15,
    input supply0 id_16,
    input tri id_17
);
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1,
    input wand id_2,
    input uwire id_3,
    output wor id_4,
    output supply1 id_5,
    input tri1 id_6,
    output wire id_7,
    input tri0 id_8,
    output uwire id_9,
    inout wor id_10,
    input wor id_11,
    output uwire id_12,
    output wor id_13,
    input wire id_14,
    input uwire id_15,
    input tri id_16,
    input wire id_17,
    output tri0 id_18,
    input uwire id_19,
    output uwire id_20,
    input supply0 id_21,
    output wire id_22,
    output wand id_23,
    input supply1 id_24,
    input tri1 id_25,
    input supply1 id_26,
    input supply0 id_27,
    output wand id_28,
    input supply0 id_29,
    input tri0 id_30,
    input uwire id_31,
    output tri0 id_32,
    output wire id_33,
    output tri1 id_34,
    input uwire id_35,
    input supply0 id_36,
    output uwire id_37,
    input wand id_38,
    input wire id_39,
    output uwire id_40,
    output supply0 id_41,
    input uwire id_42
);
  assign id_34 = id_2;
  assign id_37 = id_29 * 1 <= id_0;
  assign id_33 = id_19;
  wand id_44 = 1;
  assign id_10 = id_24;
  module_0 modCall_1 (
      id_14,
      id_27,
      id_23,
      id_7,
      id_34,
      id_23,
      id_41,
      id_42,
      id_25,
      id_0,
      id_41,
      id_38,
      id_12,
      id_9,
      id_25,
      id_25,
      id_3,
      id_39
  );
endmodule
