diff --git a/c2k_svlte/stack/CP/cust/hwd/MT6735_Phone/c2k_custom_rf.h b/c2k_svlte/stack/CP/cust/hwd/MT6735_Phone/c2k_custom_rf.h
index d01811f..4e02d01 100644
--- a/c2k_svlte/stack/CP/cust/hwd/MT6735_Phone/c2k_custom_rf.h
+++ b/c2k_svlte/stack/CP/cust/hwd/MT6735_Phone/c2k_custom_rf.h
@@ -360,7 +360,7 @@
 /* TRUE - PA Vdd is controlled by DC2DC.               */
 /* FALSE - PA Vdd is not controlled by DC2DC.          */
 /*******************************************************/
-#define  PA_VDD_DC2DC_ENABLE        TRUE
+#define  PA_VDD_DC2DC_ENABLE        FALSE
 
 /*******************************************************/
 /* PA Vdd is controlled by PMU or not.                 */
diff --git a/lwtg/custom/modem/el1_rf/MT6735_LTE_MT6169_CUSTOM/lte_custom_mipi.c b/lwtg/custom/modem/el1_rf/MT6735_LTE_MT6169_CUSTOM/lte_custom_mipi.c
index facdea0..a88253c 100644
--- a/lwtg/custom/modem/el1_rf/MT6735_LTE_MT6169_CUSTOM/lte_custom_mipi.c
+++ b/lwtg/custom/modem/el1_rf/MT6735_LTE_MT6169_CUSTOM/lte_custom_mipi.c
@@ -89,9 +89,9 @@ LTE_MIPI_EVENT_TABLE_T LTE_Band1_MIPI_RX_EVENT[] =
 {
    /* No.     elm type     , data idx       , evt_type           , evt_offset     */
    /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0 },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+   { /* 0  */ LTE_MIPI_PA , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0 },
+   { /* 1  */ LTE_MIPI_PA , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0},
+   { /* 2  */ LTE_MIPI_NULL,{ 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 
 LTE_MIPI_EVENT_TABLE_T LTE_Band2_MIPI_RX_EVENT[] = 
@@ -107,8 +107,8 @@ LTE_MIPI_EVENT_TABLE_T LTE_Band3_MIPI_RX_EVENT[] =
 {
    /* No.     elm type     , data idx       , evt_type           , evt_offset     */
    /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0 },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0},
+   { /* 0  */ LTE_MIPI_PA ,  { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0 },
+   { /* 1  */ LTE_MIPI_PA ,  { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0},
    { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 LTE_MIPI_EVENT_TABLE_T LTE_Band4_MIPI_RX_EVENT[] = 
@@ -124,8 +124,8 @@ LTE_MIPI_EVENT_TABLE_T LTE_Band5_MIPI_RX_EVENT[] =
 {
    /* No.     elm type     , data idx       , evt_type           , evt_offset     */
    /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0 },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0},
+   { /* 0  */ LTE_MIPI_PA , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0 },
+   { /* 1  */ LTE_MIPI_PA , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0},
    { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 
@@ -133,8 +133,8 @@ LTE_MIPI_EVENT_TABLE_T LTE_Band7_MIPI_RX_EVENT[] =
 {
    /* No.     elm type     , data idx       , evt_type           , evt_offset     */
    /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0 },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0},
+   { /* 0  */ LTE_MIPI_PA , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0 },
+   { /* 1  */ LTE_MIPI_PA , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0},
    { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
   };
 
@@ -142,8 +142,8 @@ LTE_MIPI_EVENT_TABLE_T LTE_Band8_MIPI_RX_EVENT[] =
 {
    /* No.     elm type     , data idx       , evt_type           , evt_offset     */
    /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0 },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0},
+   { /* 0  */ LTE_MIPI_PA , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_RX_ON0 },
+   { /* 1  */ LTE_MIPI_PA , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_ASM_RX_OFF0},
    { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 LTE_MIPI_EVENT_TABLE_T LTE_Band12_MIPI_RX_EVENT[] =
@@ -202,12 +202,12 @@ LTE_MIPI_EVENT_TABLE_T LTE_Band28_MIPI_RX_EVENT[] =
 
 LTE_MIPI_EVENT_TABLE_T LTE_Band38_MIPI_RX_EVENT[] =
 {
-   /* No.     elm type     , data idx       , evt_type           , evt_offset     */
-   /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0 },
-   { /* 1  */ LTE_MIPI_PA , { 2    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0 },  //3P4T TRX Port On
-   { /* 2  */ LTE_MIPI_ASM , { 4    , 5    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_RX_OFF0},
-   { /* 3  */ LTE_MIPI_PA , { 6    , 7    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0},
+   /* No.     elm type     , data idx       , evt_type           , evt_offset    */
+   /*                        { start, stop },                     ( us )         */
+   { /* 0  */ LTE_MIPI_PA , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0 },
+   { /* 1  */ LTE_MIPI_PA , { 2    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0 },  //3P4T TRX Port On
+   { /* 2  */ LTE_MIPI_PA , { 4    , 5    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_RX_OFF0},
+   { /* 3  */ LTE_MIPI_PA , { 6    , 7   }, LTE_MIPI_TRX_OFF    , LTE_TDD_MIPI_ASM_RX_OFF0},
    { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 
@@ -215,19 +215,19 @@ LTE_MIPI_EVENT_TABLE_T LTE_Band39_MIPI_RX_EVENT[] =
 {
    /* No.     elm type     , data idx       , evt_type           , evt_offset     */
    /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0 },
-   { /* 1  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_RX_OFF0},
-   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+   { /* 1  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0 },  //
+   { /* 2  */ LTE_MIPI_ASM , { 2    , 3    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_RX_OFF0},
+   { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 
 LTE_MIPI_EVENT_TABLE_T LTE_Band40_MIPI_RX_EVENT[] =
 {
    /* No.     elm type     , data idx       , evt_type           , evt_offset     */
    /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0 },
-   { /* 1  */ LTE_MIPI_PA , { 2    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0 },  //3P4T TRX Port On
-   { /* 2  */ LTE_MIPI_ASM , { 4    , 5    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_RX_OFF0},
-   { /* 3  */ LTE_MIPI_PA , { 6    , 7    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0},
+   { /* 0  */ LTE_MIPI_PA , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0 },
+   { /* 1  */ LTE_MIPI_PA , { 2    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0 },  //3P4T TRX Port On
+   { /* 2  */ LTE_MIPI_PA , { 4    , 5    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_RX_OFF0},
+   { /* 3  */ LTE_MIPI_PA , { 6    , 7   }, LTE_MIPI_TRX_OFF    , LTE_TDD_MIPI_ASM_RX_OFF0},
    { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 
@@ -235,10 +235,10 @@ LTE_MIPI_EVENT_TABLE_T LTE_Band41_MIPI_RX_EVENT[] =
 {
    /* No.     elm type     , data idx       , evt_type           , evt_offset     */
    /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_ASM , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0 },
-   { /* 1  */ LTE_MIPI_PA , { 2    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0 },  //3P4T TRX Port On
-   { /* 2  */ LTE_MIPI_ASM , { 4    , 5    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_RX_OFF0},
-   { /* 3  */ LTE_MIPI_PA , { 6    , 7    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0},
+   { /* 0  */ LTE_MIPI_PA , { 0    , 1    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0 },
+   { /* 1  */ LTE_MIPI_PA , { 2    , 3    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_RX_ON0 },  //3P4T TRX Port On
+   { /* 2  */ LTE_MIPI_PA , { 4    , 5    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_RX_OFF0},
+   { /* 3  */ LTE_MIPI_PA , { 6    , 7    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_RX_OFF0},
    { /* 4  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 
@@ -288,19 +288,19 @@ LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_BandNone_MIPI_RX_DATA[] =
 
 LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band1_MIPI_RX_DATA[] =
 {
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 21100 /*100 kHz*/    ,0x1C , 0x38}, { 21250 /*100 kHz*/    ,0x1C , 0x38}, { 21400 /*100 kHz*/    ,0x1C , 0x38}, { 21550 /*100 kHz*/    ,0x1C , 0x38}, { 21700 /*100 kHz*/    ,0x1C , 0x38},} }, 
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 21100 /*100 kHz*/    ,0x00 , 0x02}, { 21250 /*100 kHz*/    ,0x00 , 0x02}, { 21400 /*100 kHz*/    ,0x00 , 0x02}, { 21550 /*100 kHz*/    ,0x00 , 0x02}, { 21700 /*100 kHz*/    ,0x00 , 0x02},} }, 
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 21100 /*100 kHz*/    ,0x00 , 0x00}, { 21250 /*100 kHz*/    ,0x00 , 0x00}, { 21400 /*100 kHz*/    ,0x00 , 0x00}, { 21550 /*100 kHz*/    ,0x00 , 0x00}, { 21700 /*100 kHz*/    ,0x00 , 0x00},} }, 
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 21100 /*100 kHz*/    ,0x1C , 0xB8}, { 21250 /*100 kHz*/    ,0x1C , 0xB8}, { 21400 /*100 kHz*/    ,0x1C , 0xB8}, { 21550 /*100 kHz*/    ,0x1C , 0xB8}, { 21700 /*100 kHz*/    ,0x1C , 0xB8},} }, 
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} }, 
+   //No.      elm type     , port_sel          , data_seq      , USID              ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 21100 /*100 kHz*/    ,0x1C , 0x38}, { 21250 /*100 kHz*/    ,0x1C , 0x38}, { 21400 /*100 kHz*/    ,0x1C , 0x38}, { 21550 /*100 kHz*/    ,0x1C , 0x38}, { 21700 /*100 kHz*/    ,0x1C , 0x38},} },
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 21100 /*100 kHz*/    ,0x00 , 0x03}, { 21250 /*100 kHz*/    ,0x00 , 0x03}, { 21400 /*100 kHz*/    ,0x00 , 0x03}, { 21550 /*100 kHz*/    ,0x00 , 0x03}, { 21700 /*100 kHz*/    ,0x00 , 0x03},} },
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 21100 /*100 kHz*/    ,0x00 , 0x00}, { 21250 /*100 kHz*/    ,0x00 , 0x00}, { 21400 /*100 kHz*/    ,0x00 , 0x00}, { 21550 /*100 kHz*/    ,0x00 , 0x00}, { 21700 /*100 kHz*/    ,0x00 , 0x00},} },
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 21100 /*100 kHz*/    ,0x1C , 0xB8}, { 21250 /*100 kHz*/    ,0x1C , 0xB8}, { 21400 /*100 kHz*/    ,0x1C , 0xB8}, { 21550 /*100 kHz*/    ,0x1C , 0xB8}, { 21700 /*100 kHz*/    ,0x1C , 0xB8},} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0 /*100 kHz*/        ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
 };
 
 LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band2_MIPI_RX_DATA[] = 
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
    { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 19300 /*100 kHz*/    ,0x1C , 0x38}, { 19450 /*100 kHz*/    ,0x1C , 0x38}, { 19600 /*100 kHz*/    ,0x1C , 0x38}, { 19750 /*100 kHz*/    ,0x1C , 0x38}, { 19900 /*100 kHz*/    ,0x1C , 0x38},} }, 
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 19300 /*100 kHz*/    ,0x00 , 0x10}, { 19450 /*100 kHz*/    ,0x00 , 0x10}, { 19600 /*100 kHz*/    ,0x00 , 0x10}, { 19750 /*100 kHz*/    ,0x00 , 0x10}, { 19900 /*100 kHz*/    ,0x00 , 0x10},} }, 
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 19300 /*100 kHz*/    ,0x00 , 0x18}, { 19450 /*100 kHz*/    ,0x00 , 0x18}, { 19600 /*100 kHz*/    ,0x00 , 0x18}, { 19750 /*100 kHz*/    ,0x00 , 0x18}, { 19900 /*100 kHz*/    ,0x00 , 0x18},} }, 
    { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 19300 /*100 kHz*/    ,0x00 , 0x00}, { 19450 /*100 kHz*/    ,0x00 , 0x00}, { 19600 /*100 kHz*/    ,0x00 , 0x00}, { 19750 /*100 kHz*/    ,0x00 , 0x00}, { 19900 /*100 kHz*/    ,0x00 , 0x00},} }, 
    { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 19300 /*100 kHz*/    ,0x1C , 0xB8}, { 19450 /*100 kHz*/    ,0x1C , 0xB8}, { 19600 /*100 kHz*/    ,0x1C , 0xB8}, { 19750 /*100 kHz*/    ,0x1C , 0xB8}, { 19900 /*100 kHz*/    ,0x1C , 0xB8},} }, 
    { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} }, 
@@ -309,11 +309,11 @@ LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band2_MIPI_RX_DATA[] =
 LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band3_MIPI_RX_DATA[] = 
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 18050 /*100 kHz*/    ,0x1C , 0x38}, { 18238 /*100 kHz*/    ,0x1C , 0x38}, { 18425 /*100 kHz*/    ,0x1C , 0x38}, { 18612 /*100 kHz*/    ,0x1C , 0x38}, { 18800 /*100 kHz*/    ,0x1C , 0x38},} }, 
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 18050 /*100 kHz*/    ,0x00 , 0x01}, { 18238 /*100 kHz*/    ,0x00 , 0x01}, { 18425 /*100 kHz*/    ,0x00 , 0x01}, { 18612 /*100 kHz*/    ,0x00 , 0x01}, { 18800 /*100 kHz*/    ,0x00 , 0x01},} }, 
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 18050 /*100 kHz*/    ,0x00 , 0x00}, { 18238 /*100 kHz*/    ,0x00 , 0x00}, { 18425 /*100 kHz*/    ,0x00 , 0x00}, { 18612 /*100 kHz*/    ,0x00 , 0x00}, { 18800 /*100 kHz*/    ,0x00 , 0x00},} }, 
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 18050 /*100 kHz*/    ,0x1C , 0xB8}, { 18238 /*100 kHz*/    ,0x1C , 0xB8}, { 18425 /*100 kHz*/    ,0x1C , 0xB8}, { 18612 /*100 kHz*/    ,0x1C , 0xB8}, { 18800 /*100 kHz*/    ,0x1C , 0xB8},} }, 
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} }, 
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 18050 /*100 kHz*/    ,0x1C , 0x38}, { 18238 /*100 kHz*/    ,0x1C , 0x38}, { 18425 /*100 kHz*/    ,0x1C , 0x38}, { 18612 /*100 kHz*/    ,0x1C , 0x38}, { 18800 /*100 kHz*/    ,0x1C , 0x38},} },
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 18050 /*100 kHz*/    ,0x00 , 0x18}, { 18238 /*100 kHz*/    ,0x00 , 0x18}, { 18425 /*100 kHz*/    ,0x00 , 0x18}, { 18612 /*100 kHz*/    ,0x00 , 0x18}, { 18800 /*100 kHz*/    ,0x00 , 0x18},} },
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 18050 /*100 kHz*/    ,0x00 , 0x00}, { 18238 /*100 kHz*/    ,0x00 , 0x00}, { 18425 /*100 kHz*/    ,0x00 , 0x00}, { 18612 /*100 kHz*/    ,0x00 , 0x00}, { 18800 /*100 kHz*/    ,0x00 , 0x00},} },
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 18050 /*100 kHz*/    ,0x1C , 0xB8}, { 18238 /*100 kHz*/    ,0x1C , 0xB8}, { 18425 /*100 kHz*/    ,0x1C , 0xB8}, { 18612 /*100 kHz*/    ,0x1C , 0xB8}, { 18800 /*100 kHz*/    ,0x1C , 0xB8},} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0 /*100 kHz*/        ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
 };
 
 LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band4_MIPI_RX_DATA_Set2[] =
@@ -338,30 +338,30 @@ LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band4_MIPI_RX_DATA[] =
 LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band5_MIPI_RX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 8690 /*100 kHz*/    ,0x1C , 0x38}, { 8753 /*100 kHz*/    ,0x1C , 0x38}, { 8816 /*100 kHz*/    ,0x1C , 0x38}, { 8879 /*100 kHz*/    ,0x1C , 0x38}, { 8940 /*100 kHz*/    ,0x1C , 0x38},} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 8690 /*100 kHz*/    ,0x00 , 0x0E}, { 8753 /*100 kHz*/    ,0x00 , 0x0E}, { 8816 /*100 kHz*/    ,0x00 , 0x0E}, { 8879 /*100 kHz*/    ,0x00 , 0x0E}, { 8940 /*100 kHz*/    ,0x00 , 0x0E},} },
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 8690 /*100 kHz*/    ,0x00 , 0x00}, { 8753 /*100 kHz*/    ,0x00 , 0x00}, { 8816 /*100 kHz*/    ,0x00 , 0x00}, { 8879 /*100 kHz*/    ,0x00 , 0x00}, { 8940 /*100 kHz*/    ,0x00 , 0x00},} },
-   { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 8690 /*100 kHz*/    ,0x1C , 0xB8}, { 8753 /*100 kHz*/    ,0x1C , 0xB8}, { 8816 /*100 kHz*/    ,0x1C , 0xB8}, { 8879 /*100 kHz*/    ,0x1C , 0xB8}, { 8940 /*100 kHz*/    ,0x1C , 0xB8},} },
+   { /* 0  */ LTE_MIPI_PA , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 8690 /*100 kHz*/    ,0x1C , 0x38}, { 8753 /*100 kHz*/    ,0x1C , 0x38}, { 8816 /*100 kHz*/    ,0x1C , 0x38}, { 8879 /*100 kHz*/    ,0x1C , 0x38}, { 8940 /*100 kHz*/    ,0x1C , 0x38},} },
+   { /* 1  */ LTE_MIPI_PA , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 8690 /*100 kHz*/    ,0x00 , 0x0D}, { 8753 /*100 kHz*/    ,0x00 , 0x0D}, { 8816 /*100 kHz*/    ,0x00 , 0x0D}, { 8879 /*100 kHz*/    ,0x00 , 0x0D}, { 8940 /*100 kHz*/    ,0x00 , 0x0D},} },
+   { /* 4  */ LTE_MIPI_PA , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 8690 /*100 kHz*/    ,0x00 , 0x00}, { 8753 /*100 kHz*/    ,0x00 , 0x00}, { 8816 /*100 kHz*/    ,0x00 , 0x00}, { 8879 /*100 kHz*/    ,0x00 , 0x00}, { 8940 /*100 kHz*/    ,0x00 , 0x00},} },
+   { /* 5  */ LTE_MIPI_PA , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 8690 /*100 kHz*/    ,0x1C , 0xB8}, { 8753 /*100 kHz*/    ,0x1C , 0xB8}, { 8816 /*100 kHz*/    ,0x1C , 0xB8}, { 8879 /*100 kHz*/    ,0x1C , 0xB8}, { 8940 /*100 kHz*/    ,0x1C , 0xB8},} },
    { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
 };
 
 LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band7_MIPI_RX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 26200 /*100 kHz*/    ,0x1C , 0x38}, { 26375 /*100 kHz*/    ,0x1C , 0x38}, { 26550 /*100 kHz*/    ,0x1C , 0x38}, { 26725 /*100 kHz*/    ,0x1C , 0x38}, { 26900 /*100 kHz*/    ,0x1C , 0x38},} }, 
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 26200  /*100 kHz*/    ,0x00 , 0x06}, { 26375 /*100 kHz*/    ,0x00 , 0x06}, { 26550  /*100 kHz*/    ,0x00 , 0x06}, { 26725 /*100 kHz*/    ,0x00 , 0x06}, { 26900 /*100 kHz*/    ,0x00 , 0x06},} }, 
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 26200  /*100 kHz*/    ,0x00 , 0x00}, { 26375 /*100 kHz*/    ,0x00 , 0x00}, { 26550 /*100 kHz*/    ,0x00 , 0x00}, { 26725 /*100 kHz*/    ,0x00 , 0x00}, { 26900 /*100 kHz*/    ,0x00 , 0x00},} }, 
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 26200 /*100 kHz*/    ,0x1C , 0xB8}, { 26375 /*100 kHz*/    ,0x1C , 0xB8}, { 26550 /*100 kHz*/    ,0x1C , 0xB8}, { 26725 /*100 kHz*/    ,0x1C , 0xB8}, { 26900 /*100 kHz*/    ,0x1C , 0xB8},} }, 
+   { /* 0  */ LTE_MIPI_PA , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 26200 /*100 kHz*/     ,0x1C , 0x38}, { 26375 /*100 kHz*/    ,0x1C , 0x38}, { 26550 /*100 kHz*/    ,0x1C , 0x38}, { 26725 /*100 kHz*/    ,0x1C , 0x38}, { 26900 /*100 kHz*/    ,0x1C , 0x38},} }, 
+   { /* 1  */ LTE_MIPI_PA , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 26200  /*100 kHz*/    ,0x00 , 0x0D}, { 26375 /*100 kHz*/    ,0x00 , 0x0D}, { 26550  /*100 kHz*/    ,0x00 , 0x0D}, { 26725 /*100 kHz*/    ,0x00 , 0x0D}, { 26900 /*100 kHz*/    ,0x00 , 0x0D},} }, 
+   { /* 2  */ LTE_MIPI_PA , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 26200  /*100 kHz*/    ,0x00 , 0x00}, { 26375 /*100 kHz*/    ,0x00 , 0x00}, { 26550 /*100 kHz*/    ,0x00 , 0x00}, { 26725 /*100 kHz*/    ,0x00 , 0x00}, { 26900 /*100 kHz*/    ,0x00 , 0x00},} }, 
+   { /* 3  */ LTE_MIPI_PA , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 26200 /*100 kHz*/     ,0x1C , 0xB8}, { 26375 /*100 kHz*/    ,0x1C , 0xB8}, { 26550 /*100 kHz*/    ,0x1C , 0xB8}, { 26725 /*100 kHz*/    ,0x1C , 0xB8}, { 26900 /*100 kHz*/    ,0x1C , 0xB8},} }, 
    { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} }, 
 };
 
 LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band8_MIPI_RX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 9250 /*100 kHz*/    ,0x1C , 0x38}, { 9338 /*100 kHz*/    ,0x1C , 0x38}, { 9426 /*100 kHz*/    ,0x1C , 0x38}, { 9514 /*100 kHz*/    ,0x1C , 0x38}, { 9600 /*100 kHz*/    ,0x1C , 0x38},} },
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 9250 /*100 kHz*/    ,0x00 , 0x0D}, { 9338 /*100 kHz*/    ,0x00 , 0x0D}, { 9426 /*100 kHz*/    ,0x00 , 0x0D}, { 9514 /*100 kHz*/    ,0x00 , 0x0D}, { 9600 /*100 kHz*/    ,0x00 , 0x0D},} },
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 9250 /*100 kHz*/    ,0x00 , 0x00}, { 9338 /*100 kHz*/    ,0x00 , 0x00}, { 9426 /*100 kHz*/    ,0x00 , 0x00}, { 9514 /*100 kHz*/    ,0x00 , 0x00}, { 9600 /*100 kHz*/    ,0x00 , 0x00},} },
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 9250 /*100 kHz*/    ,0x1C , 0xB8}, { 9338 /*100 kHz*/    ,0x1C , 0xB8}, { 9426 /*100 kHz*/    ,0x1C , 0xB8}, { 9514 /*100 kHz*/    ,0x1C , 0xB8}, { 9600 /*100 kHz*/    ,0x1C , 0xB8},} },
+   { /* 0  */ LTE_MIPI_PA , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 9250 /*100 kHz*/    ,0x1C , 0x38}, { 9338 /*100 kHz*/    ,0x1C , 0x38}, { 9426 /*100 kHz*/    ,0x1C , 0x38}, { 9514 /*100 kHz*/    ,0x1C , 0x38}, { 9600 /*100 kHz*/    ,0x1C , 0x38},} },
+   { /* 1  */ LTE_MIPI_PA , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 9250 /*100 kHz*/    ,0x00 , 0x05}, { 9338 /*100 kHz*/    ,0x00 , 0x05}, { 9426 /*100 kHz*/    ,0x00 , 0x05}, { 9514 /*100 kHz*/    ,0x00 , 0x05}, { 9600 /*100 kHz*/    ,0x00 , 0x05},} },
+   { /* 2  */ LTE_MIPI_PA , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 9250 /*100 kHz*/    ,0x00 , 0x00}, { 9338 /*100 kHz*/    ,0x00 , 0x00}, { 9426 /*100 kHz*/    ,0x00 , 0x00}, { 9514 /*100 kHz*/    ,0x00 , 0x00}, { 9600 /*100 kHz*/    ,0x00 , 0x00},} },
+   { /* 3  */ LTE_MIPI_PA , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 9250 /*100 kHz*/    ,0x1C , 0xB8}, { 9338 /*100 kHz*/    ,0x1C , 0xB8}, { 9426 /*100 kHz*/    ,0x1C , 0xB8}, { 9514 /*100 kHz*/    ,0x1C , 0xB8}, { 9600 /*100 kHz*/    ,0x1C , 0xB8},} },
    { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
 };
 LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band12_MIPI_RX_DATA[] =
@@ -427,52 +427,52 @@ LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band28_MIPI_RX_DATA[] =
 LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band38_MIPI_RX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 25700 /*100 kHz*/    ,0x1C , 0x38}, { 25825 /*100 kHz*/    ,0x1C , 0x38}, { 25950 /*100 kHz*/    ,0x1C , 0x38}, { 26075 /*100 kHz*/    ,0x1C , 0x38}, { 26200 /*100 kHz*/    ,0x1C , 0x38},} }, 
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 25700  /*100 kHz*/    ,0x00 , 0x11}, { 25825 /*100 kHz*/    ,0x00 , 0x11}, {  25950  /*100 kHz*/    ,0x00 , 0x11}, {  26075 /*100 kHz*/    ,0x00 , 0x11}, {  26200  /*100 kHz*/    ,0x00 , 0x11},} }, 
-   { /* 2  */ LTE_MIPI_PA , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 25700  /*100 kHz*/    ,0x1C , 0x38}, { 25825/*100 kHz*/    ,0x1C , 0x38}, {  25950 /*100 kHz*/    ,0x1C , 0x38}, {  26075  /*100 kHz*/    ,0x1C , 0x38}, {  26200  /*100 kHz*/    ,0x1C , 0x38},} }, 
-   { /* 3  */ LTE_MIPI_PA , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1   ,{ {25700 /*100 kHz*/    ,0x02 , 0x01}, { 25825 /*100 kHz*/    ,0x02 , 0x01}, {  25950  /*100 kHz*/    ,0x02 , 0x01}, {  26075  /*100 kHz*/    ,0x02 , 0x01}, { 26200 /*100 kHz*/    ,0x02 , 0x01},} }, 
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 25700  /*100 kHz*/    ,0x00 , 0x00}, { 25825 /*100 kHz*/    ,0x00 , 0x00}, {  25950  /*100 kHz*/    ,0x00 , 0x00}, {  26075  /*100 kHz*/    ,0x00 , 0x00}, {  26200  /*100 kHz*/    ,0x00 , 0x00},} }, 
-   { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 25700 /*100 kHz*/    ,0x1C , 0xB8}, {25825 /*100 kHz*/    ,0x1C , 0xB8}, {  25950  /*100 kHz*/    ,0x1C , 0xB8}, {  26075  /*100 kHz*/    ,0x1C , 0xB8}, {  26200  /*100 kHz*/    ,0x1C , 0xB8},} },
-   { /* 6  */ LTE_MIPI_PA , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 25700  /*100 kHz*/    ,0x02 , 0x00}, { 25825 /*100 kHz*/    ,0x02 , 0x00}, {  25950  /*100 kHz*/    ,0x02 , 0x00}, {  26075  /*100 kHz*/    ,0x02 , 0x00}, { 26200 /*100 kHz*/    ,0x02 , 0x00},} }, 
-   { /* 7  */ LTE_MIPI_PA , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 25700  /*100 kHz*/    ,0x1C , 0xB8}, {25825 /*100 kHz*/    ,0x1C , 0xB8}, {  25950  /*100 kHz*/    ,0x1C , 0xB8}, {  26075  /*100 kHz*/    ,0x1C , 0xB8}, {  26200  /*100 kHz*/    ,0x1C , 0xB8},} },  
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} }, 
+   { /* 0  */ LTE_MIPI_PA , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 25700 /*100 kHz*/    ,0x1C , 0x38}, { 25825 /*100 kHz*/    ,0x1C , 0x38}, { 25950 /*100 kHz*/    ,0x1C , 0x38}, { 26075 /*100 kHz*/    ,0x1C , 0x38}, { 26200 /*100 kHz*/    ,0x1C , 0x38},} },
+   { /* 1  */ LTE_MIPI_PA , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 25700 /*100 kHz*/    ,0x00 , 0x14}, { 25825 /*100 kHz*/    ,0x00 , 0x14}, { 25950 /*100 kHz*/    ,0x00 , 0x14}, { 26075 /*100 kHz*/    ,0x00 , 0x14}, { 26200 /*100 kHz*/    ,0x00 , 0x14},} },
+   { /* 2  */ LTE_MIPI_PA , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0   ,{ { 25700 /*100 kHz*/    ,0x1C , 0x38}, { 25825 /*100 kHz*/    ,0x1C , 0x38}, { 25950 /*100 kHz*/    ,0x1C , 0x38}, { 26075 /*100 kHz*/    ,0x1C , 0x38}, { 26200 /*100 kHz*/    ,0x1C , 0x38},} },
+   { /* 3  */ LTE_MIPI_PA , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0   ,{ { 25700 /*100 kHz*/    ,0x02 , 0x0E}, { 25825 /*100 kHz*/    ,0x02 , 0x0E}, { 25950 /*100 kHz*/    ,0x02 , 0x0E}, { 26075 /*100 kHz*/    ,0x02 , 0x0E}, { 26200 /*100 kHz*/    ,0x02 , 0x0E},} },
+   { /* 4  */ LTE_MIPI_PA , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 25700 /*100 kHz*/    ,0x00 , 0x00}, { 25825 /*100 kHz*/    ,0x00 , 0x00}, { 25950 /*100 kHz*/    ,0x00 , 0x00}, { 26075 /*100 kHz*/    ,0x00 , 0x00}, { 26200 /*100 kHz*/    ,0x00 , 0x00},} },
+   { /* 5  */ LTE_MIPI_PA , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 25700 /*100 kHz*/    ,0x1C , 0xB8}, { 25825 /*100 kHz*/    ,0x1C , 0xB8}, { 25950 /*100 kHz*/    ,0x1C , 0xB8}, { 26075 /*100 kHz*/    ,0x1C , 0xB8}, { 26200 /*100 kHz*/    ,0x1C , 0xB8},} },
+   { /* 6  */ LTE_MIPI_PA , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0   ,{ { 25700 /*100 kHz*/    ,0x02 , 0x00}, { 25825 /*100 kHz*/    ,0x02 , 0x00}, { 25950 /*100 kHz*/    ,0x02 , 0x00}, { 26075 /*100 kHz*/    ,0x02 , 0x00}, { 26200 /*100 kHz*/    ,0x02 , 0x00},} },
+   { /* 7  */ LTE_MIPI_PA , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0   ,{ { 25700 /*100 kHz*/    ,0x1C , 0xB8}, { 25825 /*100 kHz*/    ,0x1C , 0xB8}, { 25950 /*100 kHz*/    ,0x1C , 0xB8}, { 26075 /*100 kHz*/    ,0x1C , 0xB8}, { 26200 /*100 kHz*/    ,0x1C , 0xB8},} },
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0 /*100 kHz*/        ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
 };
 
 LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band39_MIPI_RX_DATA[] =
 {
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 18800 /*100 kHz*/    ,0x1C , 0x38}, { 18900 /*100 kHz*/    ,0x1C , 0x38}, { 19000 /*100 kHz*/    ,0x1C , 0x38}, { 19100 /*100 kHz*/    ,0x1C , 0x38}, { 19200 /*100 kHz*/    ,0x1C , 0x38},} }, 
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 18800 /*100 kHz*/    ,0x00 , 0x0B}, { 18900 /*100 kHz*/    ,0x00 , 0x0B}, { 19000 /*100 kHz*/    ,0x00 , 0x0B}, { 19100 /*100 kHz*/    ,0x00 , 0x0B}, { 19200 /*100 kHz*/    ,0x00 , 0x0B},} }, 
-   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 18800 /*100 kHz*/    ,0x00 , 0x00}, { 18900 /*100 kHz*/    ,0x00 , 0x00}, { 19000 /*100 kHz*/    ,0x00 , 0x00}, { 19100 /*100 kHz*/    ,0x00 , 0x00}, { 19200 /*100 kHz*/    ,0x00 , 0x00},} }, 
-   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 18800 /*100 kHz*/    ,0x1C , 0xB8}, { 18900 /*100 kHz*/    ,0x1C , 0xB8}, { 19000 /*100 kHz*/    ,0x1C , 0xB8}, { 19100 /*100 kHz*/    ,0x1C , 0xB8}, { 19200 /*100 kHz*/    ,0x1C , 0xB8},} }, 
-   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} }, 
+    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
+   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 18800 /*100 kHz*/    ,0x1C , 0x38}, { 18900 /*100 kHz*/    ,0x1C , 0x38}, { 19000 /*100 kHz*/    ,0x1C , 0x38}, { 19100 /*100 kHz*/    ,0x1C , 0x38}, { 19200 /*100 kHz*/    ,0x1C , 0x38},} },
+   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 18800 /*100 kHz*/    ,0x00 , 0x01}, { 18900 /*100 kHz*/    ,0x00 , 0x01}, { 19000 /*100 kHz*/    ,0x00 , 0x01}, { 19100 /*100 kHz*/    ,0x00 , 0x01}, { 19200 /*100 kHz*/    ,0x00 , 0x01},} },
+   { /* 2  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 18800 /*100 kHz*/    ,0x00 , 0x00}, { 18900 /*100 kHz*/    ,0x00 , 0x00}, { 19000 /*100 kHz*/    ,0x00 , 0x00}, { 19100 /*100 kHz*/    ,0x00 , 0x00}, { 19200 /*100 kHz*/    ,0x00 , 0x00},} },
+   { /* 3  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 18800 /*100 kHz*/    ,0x1C , 0xB8}, { 18900 /*100 kHz*/    ,0x1C , 0xB8}, { 19000 /*100 kHz*/    ,0x1C , 0xB8}, { 19100 /*100 kHz*/    ,0x1C , 0xB8}, { 19200 /*100 kHz*/    ,0x1C , 0xB8},} },
+   { /* 4  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0 /*100 kHz*/        ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
 };
 
 LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band40_MIPI_RX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 23000 /*100 kHz*/    ,0x1C , 0x38}, { 23250 /*100 kHz*/    ,0x1C , 0x38}, { 23500 /*100 kHz*/    ,0x1C , 0x38}, { 23750 /*100 kHz*/    ,0x1C , 0x38}, { 24000 /*100 kHz*/    ,0x1C , 0x38},} }, 
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 23000 /*100 kHz*/    ,0x00 , 0x05}, { 23250 /*100 kHz*/    ,0x00 , 0x05}, { 23500 /*100 kHz*/    ,0x00 , 0x05}, { 23750 /*100 kHz*/    ,0x00 , 0x05}, { 24000 /*100 kHz*/    ,0x00 , 0x05},} }, 
-   { /* 2  */ LTE_MIPI_PA , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 23000 /*100 kHz*/    ,0x1C , 0x38}, { 23250 /*100 kHz*/    ,0x1C , 0x38}, { 23500 /*100 kHz*/    ,0x1C , 0x38}, { 23750 /*100 kHz*/    ,0x1C , 0x38}, { 24000 /*100 kHz*/    ,0x1C , 0x38},} }, 
-   { /* 3  */ LTE_MIPI_PA , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 23000 /*100 kHz*/    ,0x02 , 0x02}, { 23250 /*100 kHz*/    ,0x02 , 0x02}, { 23500 /*100 kHz*/    ,0x02 , 0x02}, { 23750 /*100 kHz*/    ,0x02 , 0x02}, { 24000 /*100 kHz*/    ,0x02 , 0x02},} }, 
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 23000 /*100 kHz*/    ,0x00 , 0x00}, { 23250 /*100 kHz*/    ,0x00 , 0x00}, { 23500 /*100 kHz*/    ,0x00 , 0x00}, { 23750 /*100 kHz*/    ,0x00 , 0x00}, { 24000 /*100 kHz*/    ,0x00 , 0x00},} }, 
-   { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 23000 /*100 kHz*/    ,0x1C , 0xB8}, { 23250 /*100 kHz*/    ,0x1C , 0xB8}, { 23500 /*100 kHz*/    ,0x1C , 0xB8}, { 23750 /*100 kHz*/    ,0x1C , 0xB8}, { 24000 /*100 kHz*/    ,0x1C , 0xB8},} },
-   { /* 6  */ LTE_MIPI_PA , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 23000 /*100 kHz*/    ,0x02 , 0x00}, { 23250 /*100 kHz*/    ,0x02 , 0x00}, { 23500 /*100 kHz*/    ,0x02 , 0x00}, { 23750 /*100 kHz*/    ,0x02 , 0x00}, { 24000 /*100 kHz*/    ,0x02 , 0x00},} }, 
-   { /* 7  */ LTE_MIPI_PA , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 23000 /*100 kHz*/    ,0x1C , 0xB8}, { 23250 /*100 kHz*/    ,0x1C , 0xB8}, { 23500 /*100 kHz*/    ,0x1C , 0xB8}, { 23750 /*100 kHz*/    ,0x1C , 0xB8}, { 24000 /*100 kHz*/    ,0x1C , 0xB8},} },  
+   { /* 0  */ LTE_MIPI_PA , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 23000 /*100 kHz*/    ,0x1C , 0x38}, { 23250 /*100 kHz*/    ,0x1C , 0x38}, { 23500 /*100 kHz*/    ,0x1C , 0x38}, { 23750 /*100 kHz*/    ,0x1C , 0x38}, { 24000 /*100 kHz*/    ,0x1C , 0x38},} }, 
+   { /* 1  */ LTE_MIPI_PA , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 23000 /*100 kHz*/    ,0x00 , 0x08}, { 23250 /*100 kHz*/    ,0x00 , 0x08}, { 23500 /*100 kHz*/    ,0x00 , 0x08}, { 23750 /*100 kHz*/    ,0x00 , 0x08}, { 24000 /*100 kHz*/    ,0x00 , 0x08},} }, 
+   { /* 2  */ LTE_MIPI_PA , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0   ,{ { 23000 /*100 kHz*/    ,0x1C , 0x38}, { 23250 /*100 kHz*/    ,0x1C , 0x38}, { 23500 /*100 kHz*/    ,0x1C , 0x38}, { 23750 /*100 kHz*/    ,0x1C , 0x38}, { 24000 /*100 kHz*/    ,0x1C , 0x38},} }, 
+   { /* 3  */ LTE_MIPI_PA , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0   ,{ { 23000 /*100 kHz*/    ,0x02 , 0x0D}, { 23250 /*100 kHz*/    ,0x02 , 0x0D}, { 23500 /*100 kHz*/    ,0x02 , 0x0D}, { 23750 /*100 kHz*/    ,0x02 , 0x0D}, { 24000 /*100 kHz*/    ,0x02 , 0x0D},} }, 
+   { /* 4  */ LTE_MIPI_PA , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 23000 /*100 kHz*/    ,0x00 , 0x00}, { 23250 /*100 kHz*/    ,0x00 , 0x00}, { 23500 /*100 kHz*/    ,0x00 , 0x00}, { 23750 /*100 kHz*/    ,0x00 , 0x00}, { 24000 /*100 kHz*/    ,0x00 , 0x00},} }, 
+   { /* 5  */ LTE_MIPI_PA , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 23000 /*100 kHz*/    ,0x1C , 0xB8}, { 23250 /*100 kHz*/    ,0x1C , 0xB8}, { 23500 /*100 kHz*/    ,0x1C , 0xB8}, { 23750 /*100 kHz*/    ,0x1C , 0xB8}, { 24000 /*100 kHz*/    ,0x1C , 0xB8},} },
+   { /* 6  */ LTE_MIPI_PA , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0   ,{ { 23000 /*100 kHz*/    ,0x02 , 0x00}, { 23250 /*100 kHz*/    ,0x02 , 0x00}, { 23500 /*100 kHz*/    ,0x02 , 0x00}, { 23750 /*100 kHz*/    ,0x02 , 0x00}, { 24000 /*100 kHz*/    ,0x02 , 0x00},} }, 
+   { /* 7  */ LTE_MIPI_PA , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0   ,{ { 23000 /*100 kHz*/    ,0x1C , 0xB8}, { 23250 /*100 kHz*/    ,0x1C , 0xB8}, { 23500 /*100 kHz*/    ,0x1C , 0xB8}, { 23750 /*100 kHz*/    ,0x1C , 0xB8}, { 24000 /*100 kHz*/    ,0x1C , 0xB8},} },  
    { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} }, 
 };
 
 LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band41_MIPI_RX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
-   { /* 0  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 24960 /*100 kHz*/    ,0x1C , 0x38}, { 25601 /*100 kHz*/    ,0x1C , 0x38}, { 26300 /*100 kHz*/    ,0x1C , 0x38}, { 26301 /*100 kHz*/    ,0x1C , 0x38}, { 26900 /*100 kHz*/    ,0x1C , 0x38},} }, 
-   { /* 1  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 24960 /*100 kHz*/    ,0x00 , 0x06}, { 25601 /*100 kHz*/    ,0x00 , 0x11}, { 26300 /*100 kHz*/    ,0x00 , 0x11}, { 26301 /*100 kHz*/    ,0x00 , 0x06}, { 26900 /*100 kHz*/    ,0x00 , 0x06},} }, 
-   { /* 2  */ LTE_MIPI_PA , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 24960 /*100 kHz*/    ,0x1C , 0x38}, { 25601 /*100 kHz*/    ,0x1C , 0x38}, { 26300 /*100 kHz*/    ,0x1C , 0x38}, { 26301 /*100 kHz*/    ,0x1C , 0x38}, { 26900 /*100 kHz*/    ,0x1C , 0x38},} }, 
-   { /* 3  */ LTE_MIPI_PA , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 24960 /*100 kHz*/    ,0x02 , 0x03}, { 25601 /*100 kHz*/    ,0x02 , 0x01}, { 26300 /*100 kHz*/    ,0x02 , 0x01}, { 26301 /*100 kHz*/    ,0x02 , 0x01}, { 26900 /*100 kHz*/    ,0x02 , 0x01},} }, 
-   { /* 4  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 24960 /*100 kHz*/    ,0x00 , 0x00}, { 25601 /*100 kHz*/    ,0x00 , 0x00}, { 26300 /*100 kHz*/    ,0x00 , 0x00}, { 26301 /*100 kHz*/    ,0x00 , 0x00}, { 26900 /*100 kHz*/    ,0x00 , 0x00},} }, 
-   { /* 5  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 24960 /*100 kHz*/    ,0x1C , 0xB8}, { 25601 /*100 kHz*/    ,0x1C , 0xB8}, { 26300 /*100 kHz*/    ,0x1C , 0xB8}, { 26301 /*100 kHz*/    ,0x1C , 0xB8}, { 26900 /*100 kHz*/    ,0x1C , 0xB8},} }, 
-   { /* 6  */ LTE_MIPI_PA , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 24960 /*100 kHz*/    ,0x02 , 0x00}, { 25601 /*100 kHz*/    ,0x02 , 0x00}, { 26300 /*100 kHz*/    ,0x02 , 0x00}, { 26301 /*100 kHz*/    ,0x02 , 0x00}, { 26900 /*100 kHz*/    ,0x02 , 0x00},} }, 
-   { /* 7  */ LTE_MIPI_PA , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1  ,{ { 24960 /*100 kHz*/    ,0x1C , 0xB8}, { 25601 /*100 kHz*/    ,0x1C , 0xB8}, { 26300 /*100 kHz*/    ,0x1C , 0xB8}, { 26301 /*100 kHz*/    ,0x1C , 0xB8}, { 26900 /*100 kHz*/    ,0x1C , 0xB8},} }, 
+   { /* 0  */ LTE_MIPI_PA , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 24960 /*100 kHz*/    ,0x1C , 0x38}, { 25601 /*100 kHz*/    ,0x1C , 0x38}, { 26450 /*100 kHz*/    ,0x1C , 0x38}, { 26451 /*100 kHz*/    ,0x1C , 0x38}, { 26900 /*100 kHz*/    ,0x1C , 0x38},} }, 
+   { /* 1  */ LTE_MIPI_PA , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 24960 /*100 kHz*/    ,0x00 , 0x14}, { 25601 /*100 kHz*/    ,0x00 , 0x14}, { 26450 /*100 kHz*/    ,0x00 , 0x14}, { 26451 /*100 kHz*/    ,0x00 , 0x14}, { 26900 /*100 kHz*/    ,0x00 , 0x14},} }, 
+   { /* 2  */ LTE_MIPI_PA , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0   ,{ { 24960 /*100 kHz*/    ,0x1C , 0x38}, { 25601 /*100 kHz*/    ,0x1C , 0x38}, { 26450 /*100 kHz*/    ,0x1C , 0x38}, { 26451 /*100 kHz*/    ,0x1C , 0x38}, { 26900 /*100 kHz*/    ,0x1C , 0x38},} }, 
+   { /* 3  */ LTE_MIPI_PA , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0   ,{ { 24960 /*100 kHz*/    ,0x02 , 0x0E}, { 25601 /*100 kHz*/    ,0x02 , 0x0E}, { 26450 /*100 kHz*/    ,0x02 , 0x0E}, { 26451 /*100 kHz*/    ,0x02 , 0x0E}, { 26900 /*100 kHz*/    ,0x02 , 0x0E},} }, 
+   { /* 4  */ LTE_MIPI_PA , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 24960 /*100 kHz*/    ,0x00 , 0x00}, { 25601 /*100 kHz*/    ,0x00 , 0x00}, { 26450 /*100 kHz*/    ,0x00 , 0x00}, { 26451 /*100 kHz*/    ,0x00 , 0x00}, { 26900 /*100 kHz*/    ,0x00 , 0x00},} }, 
+   { /* 5  */ LTE_MIPI_PA , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1   ,{ { 24960 /*100 kHz*/    ,0x1C , 0xB8}, { 25601 /*100 kHz*/    ,0x1C , 0xB8}, { 26450 /*100 kHz*/    ,0x1C , 0xB8}, { 26451 /*100 kHz*/    ,0x1C , 0xB8}, { 26900 /*100 kHz*/    ,0x1C , 0xB8},} }, 
+   { /* 6  */ LTE_MIPI_PA , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0   ,{ { 24960 /*100 kHz*/    ,0x02 , 0x00}, { 25601 /*100 kHz*/    ,0x02 , 0x00}, { 26450 /*100 kHz*/    ,0x02 , 0x00}, { 26451 /*100 kHz*/    ,0x02 , 0x00}, { 26900 /*100 kHz*/    ,0x02 , 0x00},} }, 
+   { /* 7  */ LTE_MIPI_PA , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0   ,{ { 24960 /*100 kHz*/    ,0x1C , 0xB8}, { 25601 /*100 kHz*/    ,0x1C , 0xB8}, { 26450 /*100 kHz*/    ,0x1C , 0xB8}, { 26451 /*100 kHz*/    ,0x1C , 0xB8}, { 26900 /*100 kHz*/    ,0x1C , 0xB8},} }, 
    { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} }, 
 };
 
@@ -527,7 +527,7 @@ LTE_MIPI_EVENT_TABLE_T LTE_Band1_MIPI_TX_EVENT[] =
    /*                        { start, stop },                      ( us )         */
    { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0 },//PA On
    { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0},//PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0},
+   { /* 2  */ LTE_MIPI_PA  , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0},
    { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 
@@ -547,7 +547,7 @@ LTE_MIPI_EVENT_TABLE_T LTE_Band3_MIPI_TX_EVENT[] =
    /*                        { start, stop },                      ( us )         */
    { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0 },//PA On
    { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0},//PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0},
+   { /* 2  */ LTE_MIPI_PA  , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0},
    { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 LTE_MIPI_EVENT_TABLE_T LTE_Band4_MIPI_TX_EVENT[] = 
@@ -576,7 +576,7 @@ LTE_MIPI_EVENT_TABLE_T LTE_Band7_MIPI_TX_EVENT[] =
    /*                        { start, stop },                      ( us )         */
    { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0 },//PA On
    { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0},//PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0},
+   { /* 2  */ LTE_MIPI_PA  , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_ASM_TX_ON0},
    { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 
@@ -653,29 +653,28 @@ LTE_MIPI_EVENT_TABLE_T LTE_Band38_MIPI_TX_EVENT[] =
 {
    /* No.     elm type     , data idx       , evt_type           , evt_offset     */
    /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0 },//PA On
-   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0},//PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0},
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0 },//PA On
+   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0},//PA Off
+   { /* 2  */ LTE_MIPI_PA  , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0},
    { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 
 LTE_MIPI_EVENT_TABLE_T LTE_Band39_MIPI_TX_EVENT[] =
 {
-  /* No.     elm type     , data idx       , evt_type           , evt_offset     */
+   /* No.     elm type     , data idx       , evt_type           , evt_offset     */
    /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0 },//PA On
-   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0},//PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0},
-   { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
+   { /* 0  */ LTE_MIPI_PA ,  { 0    , 2    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_OFF0 },//TXM On 
+   { /* 1  */ LTE_MIPI_PA ,  { 3    , 4    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_ASM_TX_OFF0},//TXM Off
+   { /* 2  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 
 LTE_MIPI_EVENT_TABLE_T LTE_Band40_MIPI_TX_EVENT[] =
 {
    /* No.     elm type     , data idx       , evt_type           , evt_offset     */
    /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0 },//PA On
-   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0},//PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0},
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0 },//PA On
+   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0},//PA Off
+   { /* 2  */ LTE_MIPI_PA  , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0},
    { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 
@@ -684,9 +683,9 @@ LTE_MIPI_EVENT_TABLE_T LTE_Band41_MIPI_TX_EVENT[] =
 {
    /* No.     elm type     , data idx       , evt_type           , evt_offset     */
    /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_PA_TX_ON0 },//PA On
-   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_TDD_MIPI_PA_TX_OFF0},//PA Off
-   { /* 2  */ LTE_MIPI_ASM , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0},
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 4    }, LTE_MIPI_TRX_ON    , LTE_FDD_MIPI_PA_TX_ON0 },//PA On
+   { /* 1  */ LTE_MIPI_PA  , { 5    , 5    }, LTE_MIPI_TRX_OFF   , LTE_FDD_MIPI_PA_TX_OFF0},//PA Off
+   { /* 2  */ LTE_MIPI_PA  , { 6    , 7    }, LTE_MIPI_TRX_ON    , LTE_TDD_MIPI_ASM_TX_ON0},
    { /* 3  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 
@@ -738,13 +737,13 @@ LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band1_MIPI_TX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
    { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 19200 /*100 kHz*/    ,0x1C , 0x38}, { 19350 /*100 kHz*/    ,0x1C , 0x38}, { 19500 /*100 kHz*/    ,0x1C , 0x38}, { 19650 /*100 kHz*/    ,0x1C , 0x38}, { 19800 /*100 kHz*/    ,0x1C , 0x38},} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 19200 /*100 kHz*/    ,0x00 , 0x00}, { 19350 /*100 kHz*/    ,0x00 , 0x00}, { 19500 /*100 kHz*/    ,0x00 , 0x00}, { 19650 /*100 kHz*/    ,0x00 , 0x00}, { 19800 /*100 kHz*/    ,0x00 , 0x00},} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 19200 /*100 kHz*/    ,0x01 , 0x1F}, { 19350 /*100 kHz*/    ,0x01 , 0x1F}, { 19500 /*100 kHz*/    ,0x01 , 0x1F}, { 19650 /*100 kHz*/    ,0x01 , 0x1F}, { 19800 /*100 kHz*/    ,0x01 , 0x1F},} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 19200 /*100 kHz*/    ,0x02 , 0x00}, { 19350 /*100 kHz*/    ,0x02 , 0x00}, { 19500 /*100 kHz*/    ,0x02 , 0x00}, { 19650 /*100 kHz*/    ,0x02 , 0x00}, { 19800 /*100 kHz*/    ,0x02 , 0x00},} }, // Iref
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 19200 /*100 kHz*/    ,0x00 , 0x54}, { 19350 /*100 kHz*/    ,0x00 , 0x54}, { 19500 /*100 kHz*/    ,0x00 , 0x54}, { 19650 /*100 kHz*/    ,0x00 , 0x54}, { 19800 /*100 kHz*/    ,0x00 , 0x54},} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 19200 /*100 kHz*/    ,0x01 , 0x00}, { 19350 /*100 kHz*/    ,0x01 , 0x00}, { 19500 /*100 kHz*/    ,0x01 , 0x00}, { 19650 /*100 kHz*/    ,0x01 , 0x00}, { 19800 /*100 kHz*/    ,0x01 , 0x00},} }, // PA enable
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 19200 /*100 kHz*/    ,0x02 , 0xB0}, { 19350 /*100 kHz*/    ,0x02 , 0xB0}, { 19500 /*100 kHz*/    ,0x02 , 0xB0}, { 19650 /*100 kHz*/    ,0x02 , 0xB0}, { 19800 /*100 kHz*/    ,0x02 , 0xB0},} }, // Iref
    { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 19200 /*100 kHz*/    ,0x03 , 0x00}, { 19350 /*100 kHz*/    ,0x03 , 0x00}, { 19500 /*100 kHz*/    ,0x03 , 0x00}, { 19650 /*100 kHz*/    ,0x03 , 0x00}, { 19800 /*100 kHz*/    ,0x03 , 0x00},} }, // Iref
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 19200 /*100 kHz*/    ,0x01 , 0x00}, { 19350 /*100 kHz*/    ,0x01 , 0x00}, { 19500 /*100 kHz*/    ,0x01 , 0x00}, { 19650 /*100 kHz*/    ,0x01 , 0x00}, { 19800 /*100 kHz*/    ,0x01 , 0x00},} }, // PA disable
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 19200 /*100 kHz*/    ,0x1C , 0x38}, { 19350 /*100 kHz*/    ,0x1C , 0x38}, { 19500 /*100 kHz*/    ,0x1C , 0x38}, { 19650 /*100 kHz*/    ,0x1C , 0x38}, { 19800 /*100 kHz*/    ,0x1C , 0x38},} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 19200 /*100 kHz*/    ,0x00 , 0x02}, { 19350 /*100 kHz*/    ,0x00 , 0x02}, { 19500 /*100 kHz*/    ,0x00 , 0x02}, { 19650 /*100 kHz*/    ,0x00 , 0x02}, { 19800 /*100 kHz*/    ,0x00 , 0x02},} },
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 19200 /*100 kHz*/    ,0x00 , 0x00}, { 19350 /*100 kHz*/    ,0x00 , 0x00}, { 19500 /*100 kHz*/    ,0x00 , 0x00}, { 19650 /*100 kHz*/    ,0x01 , 0x00}, { 19800 /*100 kHz*/    ,0x01 , 0x00},} }, // PA disable
+   { /* 6  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 19200 /*100 kHz*/    ,0x1C , 0x38}, { 19350 /*100 kHz*/    ,0x1C , 0x38}, { 19500 /*100 kHz*/    ,0x1C , 0x38}, { 19650 /*100 kHz*/    ,0x1C , 0x38}, { 19800 /*100 kHz*/    ,0x1C , 0x38},} }, // ASM PM_Trig: normal mode
+   { /* 7  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 19200 /*100 kHz*/    ,0x00 , 0x03}, { 19350 /*100 kHz*/    ,0x00 , 0x03}, { 19500 /*100 kHz*/    ,0x00 , 0x03}, { 19650 /*100 kHz*/    ,0x00 , 0x03}, { 19800 /*100 kHz*/    ,0x00 , 0x03},} }, // ASM PM_Trig: normal mode
    { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
 };
 
@@ -766,13 +765,13 @@ LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band3_MIPI_TX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
    { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 17100 /*100 kHz*/    ,0x1C , 0x38}, { 17287 /*100 kHz*/    ,0x1C , 0x38}, { 17475 /*100 kHz*/    ,0x1C , 0x38}, { 17662 /*100 kHz*/    ,0x1C , 0x38}, { 17850 /*100 kHz*/    ,0x1C , 0x38},} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 17100 /*100 kHz*/    ,0x00 , 0x08}, { 17287 /*100 kHz*/    ,0x00 , 0x08}, { 17475 /*100 kHz*/    ,0x00 , 0x08}, { 17662 /*100 kHz*/    ,0x00 , 0x08}, { 17850 /*100 kHz*/    ,0x00 , 0x08},} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 17100 /*100 kHz*/    ,0x01 , 0x1F}, { 17287 /*100 kHz*/    ,0x01 , 0x1F}, { 17475 /*100 kHz*/    ,0x01 , 0x1F}, { 17662 /*100 kHz*/    ,0x01 , 0x1F}, { 17850 /*100 kHz*/    ,0x01 , 0x1F},} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 17100 /*100 kHz*/    ,0x02 , 0x00}, { 17287 /*100 kHz*/    ,0x02 , 0x00}, { 17475 /*100 kHz*/    ,0x02 , 0x00}, { 17662 /*100 kHz*/    ,0x02 , 0x00}, { 17850 /*100 kHz*/    ,0x02 , 0x00},} }, // Iref
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 17100 /*100 kHz*/    ,0x00 , 0x4C}, { 17287 /*100 kHz*/    ,0x00 , 0x4C}, { 17475 /*100 kHz*/    ,0x00 , 0x4C}, { 17662 /*100 kHz*/    ,0x00 , 0x4C}, { 17850 /*100 kHz*/    ,0x00 , 0x4C},} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 17100 /*100 kHz*/    ,0x01 , 0x00}, { 17287 /*100 kHz*/    ,0x01 , 0x00}, { 17475 /*100 kHz*/    ,0x01 , 0x00}, { 17662 /*100 kHz*/    ,0x01 , 0x00}, { 17850 /*100 kHz*/    ,0x01 , 0x00},} }, // PA enable
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 17100 /*100 kHz*/    ,0x02 , 0xA0}, { 17287 /*100 kHz*/    ,0x02 , 0xA0}, { 17475 /*100 kHz*/    ,0x02 , 0xA0}, { 17662 /*100 kHz*/    ,0x02 , 0xA0}, { 17850 /*100 kHz*/    ,0x02 , 0xA0},} }, // Iref
    { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 17100 /*100 kHz*/    ,0x03 , 0x00}, { 17287 /*100 kHz*/    ,0x03 , 0x00}, { 17475 /*100 kHz*/    ,0x03 , 0x00}, { 17662 /*100 kHz*/    ,0x03 , 0x00}, { 17850 /*100 kHz*/    ,0x03 , 0x00},} }, // Iref
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 17100 /*100 kHz*/    ,0x01 , 0x00}, { 17287 /*100 kHz*/    ,0x01 , 0x00}, { 17475 /*100 kHz*/    ,0x01 , 0x00}, { 17662 /*100 kHz*/    ,0x01 , 0x00}, { 17850 /*100 kHz*/    ,0x01 , 0x00},} }, // PA disable
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 17100 /*100 kHz*/    ,0x1C , 0x38}, { 17287 /*100 kHz*/    ,0x1C , 0x38}, { 17475 /*100 kHz*/    ,0x1C , 0x38}, { 17662 /*100 kHz*/    ,0x1C , 0x38}, { 17850 /*100 kHz*/    ,0x1C , 0x38},} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 17100 /*100 kHz*/    ,0x00 , 0x01}, { 17287 /*100 kHz*/    ,0x00 , 0x01}, { 17475 /*100 kHz*/    ,0x00 , 0x01}, { 17662 /*100 kHz*/    ,0x00 , 0x01}, { 17850 /*100 kHz*/    ,0x00 , 0x01},} },
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 17100 /*100 kHz*/    ,0x00 , 0x00}, { 17287 /*100 kHz*/    ,0x00 , 0x00}, { 17475 /*100 kHz*/    ,0x00 , 0x00}, { 17662 /*100 kHz*/    ,0x00 , 0x00}, { 17850 /*100 kHz*/    ,0x00 , 0x00},} }, // PA disable
+   { /* 6  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 17100 /*100 kHz*/    ,0x1C , 0x38}, { 17287 /*100 kHz*/    ,0x1C , 0x38}, { 17475 /*100 kHz*/    ,0x1C , 0x38}, { 17662 /*100 kHz*/    ,0x1C , 0x38}, { 17850 /*100 kHz*/    ,0x1C , 0x38},} }, // ASM PM_Trig: normal mode
+   { /* 7  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 17100 /*100 kHz*/    ,0x00 , 0x18}, { 17287 /*100 kHz*/    ,0x00 , 0x18}, { 17475 /*100 kHz*/    ,0x00 , 0x18}, { 17662 /*100 kHz*/    ,0x00 , 0x18}, { 17850 /*100 kHz*/    ,0x00 , 0x18},} },
    { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
 };
 
@@ -807,27 +806,27 @@ LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band5_MIPI_TX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
    { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8240 /*100 kHz*/    ,0x1C , 0x38}, { 8303 /*100 kHz*/    ,0x1C , 0x38}, { 8366 /*100 kHz*/    ,0x1C , 0x38}, { 8429 /*100 kHz*/    ,0x1C , 0x38}, { 8490 /*100 kHz*/    ,0x1C , 0x38},} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8240 /*100 kHz*/    ,0x00 , 0x10}, { 8303 /*100 kHz*/    ,0x00 , 0x10}, { 8366 /*100 kHz*/    ,0x00 , 0x10}, { 8429 /*100 kHz*/    ,0x00 , 0x10}, { 8490 /*100 kHz*/    ,0x00 , 0x10},} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8240 /*100 kHz*/    ,0x01 , 0x0F}, { 8303 /*100 kHz*/    ,0x01 , 0x0F}, { 8366 /*100 kHz*/    ,0x01 , 0x0F}, { 8429 /*100 kHz*/    ,0x01 , 0x0F}, { 8490 /*100 kHz*/    ,0x01 , 0x0F},} }, // PA enable
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8240 /*100 kHz*/    ,0x00 , 0x0C}, { 8303 /*100 kHz*/    ,0x00 , 0x0C}, { 8366 /*100 kHz*/    ,0x00 , 0x0C}, { 8429 /*100 kHz*/    ,0x00 , 0x0C}, { 8490 /*100 kHz*/    ,0x00 , 0x0C},} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8240 /*100 kHz*/    ,0x01 , 0x00}, { 8303 /*100 kHz*/    ,0x01 , 0x00}, { 8366 /*100 kHz*/    ,0x01 , 0x00}, { 8429 /*100 kHz*/    ,0x01 , 0x00}, { 8490 /*100 kHz*/    ,0x01 , 0x00},} }, // PA enable
    { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8240 /*100 kHz*/    ,0x02 , 0x00}, { 8303 /*100 kHz*/    ,0x02 , 0x00}, { 8366 /*100 kHz*/    ,0x02 , 0x00}, { 8429 /*100 kHz*/    ,0x02 , 0x00}, { 8490 /*100 kHz*/    ,0x02 , 0x00},} }, // Iref
    { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8240 /*100 kHz*/    ,0x03 , 0x00}, { 8303 /*100 kHz*/    ,0x03 , 0x00}, { 8366 /*100 kHz*/    ,0x03 , 0x00}, { 8429 /*100 kHz*/    ,0x03 , 0x00}, { 8490 /*100 kHz*/    ,0x03 , 0x00},} }, // Iref
    { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8240 /*100 kHz*/    ,0x01 , 0x00}, { 8303 /*100 kHz*/    ,0x01 , 0x00}, { 8366 /*100 kHz*/    ,0x01 , 0x00}, { 8429 /*100 kHz*/    ,0x01 , 0x00}, { 8490 /*100 kHz*/    ,0x01 , 0x00},} }, // PA disable
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 8240 /*100 kHz*/    ,0x1C , 0x38}, { 8303 /*100 kHz*/    ,0x1C , 0x38}, { 8366 /*100 kHz*/    ,0x1C , 0x38}, { 8429 /*100 kHz*/    ,0x1C , 0x38}, { 8490 /*100 kHz*/    ,0x1C , 0x38},} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 8240 /*100 kHz*/    ,0x00 , 0x0E}, { 8303 /*100 kHz*/    ,0x00 , 0x0E}, { 8366 /*100 kHz*/    ,0x00 , 0x0E}, { 8429 /*100 kHz*/    ,0x00 , 0x0E}, { 8490 /*100 kHz*/    ,0x00 , 0x0E},} },
+   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 8240 /*100 kHz*/    ,0x1C , 0x38}, { 8303 /*100 kHz*/    ,0x1C , 0x38}, { 8366 /*100 kHz*/    ,0x1C , 0x38}, { 8429 /*100 kHz*/    ,0x1C , 0x38}, { 8490 /*100 kHz*/    ,0x1C , 0x38},} }, // ASM PM_Trig: normal mode
+   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 8240 /*100 kHz*/    ,0x00 , 0x0D}, { 8303 /*100 kHz*/    ,0x00 , 0x0D}, { 8366 /*100 kHz*/    ,0x00 , 0x0D}, { 8429 /*100 kHz*/    ,0x00 , 0x0D}, { 8490 /*100 kHz*/    ,0x00 , 0x0D},} },
    { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
 };
 
 LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band7_MIPI_TX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 25000 /*100 kHz*/    ,0x1C , 0x38}, { 25175 /*100 kHz*/    ,0x1C , 0x38}, { 25350 /*100 kHz*/    ,0x1C , 0x38}, { 25525 /*100 kHz*/    ,0x1C , 0x38}, { 25700 /*100 kHz*/    ,0x1C , 0x38},} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 25000 /*100 kHz*/    ,0x00 , 0x46}, { 25175 /*100 kHz*/    ,0x00 , 0x46}, { 25350 /*100 kHz*/    ,0x00 , 0x46}, { 25525 /*100 kHz*/    ,0x00 , 0x46}, { 25700 /*100 kHz*/    ,0x00 , 0x46},} }, // PA band,PA Enable,PA Mode               
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 25000 /*100 kHz*/    ,0x01 , 0x00}, { 25175 /*100 kHz*/    ,0x01 , 0x00}, { 25350 /*100 kHz*/    ,0x01 , 0x00}, { 25525 /*100 kHz*/    ,0x01 , 0x00}, { 25700 /*100 kHz*/    ,0x01 , 0x00},} }, // PA bias current,stage2,1                 
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 25000 /*100 kHz*/    ,0x02 , 0x0B}, { 25175 /*100 kHz*/    ,0x02 , 0x0B}, { 25350 /*100 kHz*/    ,0x02 , 0x0B}, { 25525 /*100 kHz*/    ,0x02 , 0x0B}, { 25700 /*100 kHz*/    ,0x02 , 0x0B},} }, // PA switch                 
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 25000 /*100 kHz*/    ,0x03 , 0x00}, { 25175 /*100 kHz*/    ,0x03 , 0x00}, { 25350 /*100 kHz*/    ,0x03 , 0x00}, { 25525 /*100 kHz*/    ,0x03 , 0x00}, { 25700 /*100 kHz*/    ,0x03 , 0x00},} }, // PA boost bias                 
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 25000 /*100 kHz*/    ,0x00 , 0x00}, { 25175 /*100 kHz*/    ,0x00 , 0x00}, { 25350 /*100 kHz*/    ,0x00 , 0x00}, { 25525 /*100 kHz*/    ,0x00 , 0x00}, { 25700 /*100 kHz*/    ,0x00 , 0x00},} }, // PA disable                 
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 25000 /*100 kHz*/    ,0x1C , 0x38}, { 25175 /*100 kHz*/    ,0x1C , 0x38}, { 25350 /*100 kHz*/    ,0x1C , 0x38}, { 25525 /*100 kHz*/    ,0x1C , 0x38}, { 25700 /*100 kHz*/    ,0x1C , 0x38},} }, // ASM Initial                 
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 25000 /*100 kHz*/    ,0x00 , 0x06}, { 25175 /*100 kHz*/    ,0x00 , 0x06}, { 25350 /*100 kHz*/    ,0x00 , 0x06}, { 25525 /*100 kHz*/    ,0x00 , 0x06}, { 25700 /*100 kHz*/    ,0x00 , 0x06},} }, // ASM Path select                 
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 25000 /*100 kHz*/    ,0x1C , 0x38}, { 25175 /*100 kHz*/    ,0x1C , 0x38}, { 25350 /*100 kHz*/    ,0x1C , 0x38}, { 25525 /*100 kHz*/    ,0x1C , 0x38}, { 25700 /*100 kHz*/    ,0x1C , 0x38},} }, // PA On PM_Trig: normal mode
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 25000 /*100 kHz*/    ,0x00 , 0x14}, { 25175 /*100 kHz*/    ,0x00 , 0x14}, { 25350 /*100 kHz*/    ,0x00 , 0x14}, { 25525 /*100 kHz*/    ,0x00 , 0x14}, { 25700 /*100 kHz*/    ,0x00 , 0x14},} }, // PA band,PA Enable,PA Mode               
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 25000 /*100 kHz*/    ,0x01 , 0x00}, { 25175 /*100 kHz*/    ,0x01 , 0x00}, { 25350 /*100 kHz*/    ,0x01 , 0x00}, { 25525 /*100 kHz*/    ,0x01 , 0x00}, { 25700 /*100 kHz*/    ,0x01 , 0x00},} }, // PA bias current,stage2,1                 
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 25000 /*100 kHz*/    ,0x02 , 0x09}, { 25175 /*100 kHz*/    ,0x02 , 0x09}, { 25350 /*100 kHz*/    ,0x02 , 0x09}, { 25525 /*100 kHz*/    ,0x02 , 0x09}, { 25700 /*100 kHz*/    ,0x02 , 0x09},} }, // PA switch                 
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 25000 /*100 kHz*/    ,0x03 , 0x00}, { 25175 /*100 kHz*/    ,0x03 , 0x00}, { 25350 /*100 kHz*/    ,0x03 , 0x00}, { 25525 /*100 kHz*/    ,0x03 , 0x00}, { 25700 /*100 kHz*/    ,0x03 , 0x00},} }, // PA boost bias                 
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 25000 /*100 kHz*/    ,0x00 , 0x00}, { 25175 /*100 kHz*/    ,0x00 , 0x00}, { 25350 /*100 kHz*/    ,0x00 , 0x00}, { 25525 /*100 kHz*/    ,0x00 , 0x00}, { 25700 /*100 kHz*/    ,0x00 , 0x00},} }, // PA disable                 
+   { /* 6  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 25000 /*100 kHz*/    ,0x1C , 0x38}, { 25175 /*100 kHz*/    ,0x1C , 0x38}, { 25350 /*100 kHz*/    ,0x1C , 0x38}, { 25525 /*100 kHz*/    ,0x1C , 0x38}, { 25700 /*100 kHz*/    ,0x1C , 0x38},} }, // ASM Initial                 
+   { /* 7  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 25000 /*100 kHz*/    ,0x00 , 0x0D}, { 25175 /*100 kHz*/    ,0x00 , 0x0D}, { 25350 /*100 kHz*/    ,0x00 , 0x0D}, { 25525 /*100 kHz*/    ,0x00 , 0x0D}, { 25700 /*100 kHz*/    ,0x00 , 0x0D},} }, // ASM Path select                 
    { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },                              
 };
 
@@ -835,13 +834,13 @@ LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band8_MIPI_TX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
    { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8800 /*100 kHz*/    ,0x1C , 0x38}, { 8888 /*100 kHz*/    ,0x1C , 0x38}, { 8976 /*100 kHz*/    ,0x1C , 0x38}, { 9064 /*100 kHz*/    ,0x1C , 0x38}, { 9150 /*100 kHz*/    ,0x1C , 0x38},} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8800 /*100 kHz*/    ,0x00 , 0x0C}, { 8888 /*100 kHz*/    ,0x00 , 0x0C}, { 8976 /*100 kHz*/    ,0x00 , 0x0C}, { 9064 /*100 kHz*/    ,0x00 , 0x0C}, { 9150 /*100 kHz*/    ,0x00 , 0x0C},} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8800 /*100 kHz*/    ,0x01 , 0x0F}, { 8888 /*100 kHz*/    ,0x01 , 0x0F}, { 8976 /*100 kHz*/    ,0x01 , 0x0F}, { 9064 /*100 kHz*/    ,0x01 , 0x0F}, { 9150 /*100 kHz*/    ,0x01 , 0x0F},} }, // PA enable
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8800 /*100 kHz*/    ,0x00 , 0x1C}, { 8888 /*100 kHz*/    ,0x00 , 0x1C}, { 8976 /*100 kHz*/    ,0x00 , 0x1C}, { 9064 /*100 kHz*/    ,0x00 , 0x1C}, { 9150 /*100 kHz*/    ,0x00 , 0x1C},} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8800 /*100 kHz*/    ,0x01 , 0x00}, { 8888 /*100 kHz*/    ,0x01 , 0x00}, { 8976 /*100 kHz*/    ,0x01 , 0x00}, { 9064 /*100 kHz*/    ,0x01 , 0x00}, { 9150 /*100 kHz*/    ,0x01 , 0x00},} }, // PA enable
    { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8800 /*100 kHz*/    ,0x02 , 0x00}, { 8888 /*100 kHz*/    ,0x02 , 0x00}, { 8976 /*100 kHz*/    ,0x02 , 0x00}, { 9064 /*100 kHz*/    ,0x02 , 0x00}, { 9150 /*100 kHz*/    ,0x02 , 0x00},} }, // Iref
    { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8800 /*100 kHz*/    ,0x03 , 0x00}, { 8888 /*100 kHz*/    ,0x03 , 0x00}, { 8976 /*100 kHz*/    ,0x03 , 0x00}, { 9064 /*100 kHz*/    ,0x03 , 0x00}, { 9150 /*100 kHz*/    ,0x03 , 0x00},} }, // Iref
    { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 8800 /*100 kHz*/    ,0x01 , 0x00}, { 8888 /*100 kHz*/    ,0x01 , 0x00}, { 8976 /*100 kHz*/    ,0x01 , 0x00}, { 9064 /*100 kHz*/    ,0x01 , 0x00}, { 9150 /*100 kHz*/    ,0x01 , 0x00},} }, // PA disable
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 8800 /*100 kHz*/    ,0x1C , 0x38}, { 8888 /*100 kHz*/    ,0x1C , 0x38}, { 8976 /*100 kHz*/    ,0x1C , 0x38}, { 9064 /*100 kHz*/    ,0x1C , 0x38}, { 9150 /*100 kHz*/    ,0x1C , 0x38},} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 8800 /*100 kHz*/    ,0x00 , 0x0D}, { 8888 /*100 kHz*/    ,0x00 , 0x0D}, { 8976 /*100 kHz*/    ,0x00 , 0x0D}, { 9064 /*100 kHz*/    ,0x00 , 0x0D}, { 9150 /*100 kHz*/    ,0x00 , 0x0D},} },
+   { /* 6  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 8800 /*100 kHz*/    ,0x1C , 0x38}, { 8888 /*100 kHz*/    ,0x1C , 0x38}, { 8976 /*100 kHz*/    ,0x1C , 0x38}, { 9064 /*100 kHz*/    ,0x1C , 0x38}, { 9150 /*100 kHz*/    ,0x1C , 0x38},} }, // ASM PM_Trig: normal mode
+   { /* 7  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 8800 /*100 kHz*/    ,0x00 , 0x05}, { 8888 /*100 kHz*/    ,0x00 , 0x05}, { 8976 /*100 kHz*/    ,0x00 , 0x05}, { 9064 /*100 kHz*/    ,0x00 , 0x05}, { 9150 /*100 kHz*/    ,0x00 , 0x05},} },
    { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
 };
 LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band12_MIPI_TX_DATA[] =
@@ -931,57 +930,54 @@ LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band28_MIPI_TX_DATA[] =
 LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band38_MIPI_TX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 25700 /*100 kHz*/    ,0x1C , 0x38}, { 25825 /*100 kHz*/    ,0x1C , 0x38}, { 25950 /*100 kHz*/    ,0x1C , 0x38}, { 26075 /*100 kHz*/    ,0x1C , 0x38}, { 26200 /*100 kHz*/    ,0x1C , 0x38},} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 25700 /*100 kHz*/    ,0x00 , 0x1E}, { 25825 /*100 kHz*/    ,0x00 ,  0x1E}, { 25950 /*100 kHz*/    ,0x00 ,  0x1E}, { 26075 /*100 kHz*/    ,0x00 ,  0x1E}, { 26200 /*100 kHz*/    ,0x00 ,  0x1E},} }, // PA path sel               
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 25700  /*100 kHz*/    ,0x01 , 0x00}, { 25825 /*100 kHz*/    ,0x01 , 0x00}, { 25950 /*100 kHz*/    ,0x01 , 0x00}, { 26075 /*100 kHz*/    ,0x01 , 0x00}, { 26200 /*100 kHz*/    ,0x01 , 0x00},} }, // PA On PM_Trig: normal mode
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 25700  /*100 kHz*/    ,0x02 , 0x09}, { 25825 /*100 kHz*/    ,0x02 , 0x09}, { 25950 /*100 kHz*/    ,0x02 , 0x09}, { 26075 /*100 kHz*/    ,0x02 , 0x09}, { 26200 /*100 kHz*/    ,0x02 , 0x09},} }, // PA path sel               
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 25700 /*100 kHz*/    ,0x03 , 0x00}, { 25825 /*100 kHz*/    ,0x03 , 0x00}, { 25950 /*100 kHz*/    ,0x03 , 0x00}, { 26075 /*100 kHz*/    ,0x03 , 0x00}, { 26200 /*100 kHz*/    ,0x03 , 0x00},} }, // PA On PM_Trig: normal mode
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 25700 /*100 kHz*/    ,0x00 , 0x00}, { 25825 /*100 kHz*/    ,0x00 , 0x00}, { 25950 /*100 kHz*/    ,0x00 , 0x00}, { 26075 /*100 kHz*/    ,0x00 , 0x00}, { 26200 /*100 kHz*/    ,0x00 , 0x00},} }, // PA path sel               
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 25700 /*100 kHz*/    ,0x1C , 0x38}, { 25825 /*100 kHz*/    ,0x1C , 0x38}, { 25950 /*100 kHz*/    ,0x1C , 0x38}, { 26075 /*100 kHz*/    ,0x1C , 0x38}, { 26200 /*100 kHz*/    ,0x1C , 0x38},} }, // PA enable                 
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 25700 /*100 kHz*/    ,0x00 , 0x11}, { 25825 /*100 kHz*/    ,0x00 , 0x11}, { 25950 /*100 kHz*/    ,0x00 , 0x11}, { 26075 /*100 kHz*/    ,0x00 , 0x11}, { 26200 /*100 kHz*/    ,0x00 , 0x11},} }, // Iref                      
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },                              
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 25700 /*100 kHz*/    ,0x1C , 0x38}, { 25825 /*100 kHz*/    ,0x1C , 0x38}, { 25950 /*100 kHz*/    ,0x1C , 0x38}, { 26075 /*100 kHz*/    ,0x1C , 0x38}, { 26200 /*100 kHz*/    ,0x1C , 0x38},} }, // PA On PM_Trig: normal mode
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 25700 /*100 kHz*/    ,0x00 , 0x0C}, { 25825 /*100 kHz*/    ,0x00 , 0x0C}, { 25950 /*100 kHz*/    ,0x00 , 0x0C}, { 26075 /*100 kHz*/    ,0x00 , 0x0C}, { 26200 /*100 kHz*/    ,0x00 , 0x0C},} }, // PA path sel
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 25700 /*100 kHz*/    ,0x01 , 0x00}, { 25825 /*100 kHz*/    ,0x01 , 0x00}, { 25950 /*100 kHz*/    ,0x01 , 0x00}, { 26075 /*100 kHz*/    ,0x01 , 0x00}, { 26200 /*100 kHz*/    ,0x01 , 0x00},} }, // PA Iref 
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 25700 /*100 kHz*/    ,0x02 , 0x0B}, { 25825 /*100 kHz*/    ,0x02 , 0x0B}, { 25950 /*100 kHz*/    ,0x02 , 0x0B}, { 26075 /*100 kHz*/    ,0x02 , 0x0B}, { 26200 /*100 kHz*/    ,0x02 , 0x0B},} }, // PA Iref 
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 25700 /*100 kHz*/    ,0x03 , 0x00}, { 25825 /*100 kHz*/    ,0x03 , 0x00}, { 25950 /*100 kHz*/    ,0x03 , 0x00}, { 26075 /*100 kHz*/    ,0x03 , 0x00}, { 26200 /*100 kHz*/    ,0x03 , 0x00},} }, // PA 3P4T path 
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 25700 /*100 kHz*/    ,0x00 , 0x00}, { 25825 /*100 kHz*/    ,0x00 , 0x00}, { 25950 /*100 kHz*/    ,0x00 , 0x00}, { 26075 /*100 kHz*/    ,0x00 , 0x00}, { 26200 /*100 kHz*/    ,0x00 , 0x00},} }, // PA disable
+   { /* 6  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 25700 /*100 kHz*/    ,0x1C , 0x38}, { 25825 /*100 kHz*/    ,0x1C , 0x38}, { 25950 /*100 kHz*/    ,0x1C , 0x38}, { 26075 /*100 kHz*/    ,0x1C , 0x38}, { 26200 /*100 kHz*/    ,0x1C , 0x38},} }, // ASM PM_Trig: normal mode
+   { /* 7  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 25700 /*100 kHz*/    ,0x00 , 0x14}, { 25825 /*100 kHz*/    ,0x00 , 0x14}, { 25950 /*100 kHz*/    ,0x00 , 0x14}, { 26075 /*100 kHz*/    ,0x00 , 0x14}, { 26200 /*100 kHz*/    ,0x00 , 0x14},} }, // 
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
 };
 
-LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band39_MIPI_TX_DATA[LTE_MIPI_TX_DATA_NUM] =
+LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band39_MIPI_TX_DATA[] =
 {
-   //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 18800 /*100 kHz*/    ,0x1C , 0x38}, { 18900 /*100 kHz*/    ,0x1C , 0x38}, { 19000 /*100 kHz*/    ,0x1C , 0x38}, { 19100 /*100 kHz*/    ,0x1C , 0x38}, { 19200 /*100 kHz*/    ,0x1C , 0x38},} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 18800 /*100 kHz*/    ,0x00 , 0x0C}, { 18900 /*100 kHz*/    ,0x00 , 0x0C}, { 19000 /*100 kHz*/    ,0x00 , 0x0C}, { 19100 /*100 kHz*/    ,0x00 , 0x0C}, { 19200 /*100 kHz*/    ,0x00 , 0x0C},} }, // PA path sel
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 18800 /*100 kHz*/    ,0x01 , 0x1F}, { 18900 /*100 kHz*/    ,0x01 , 0x1F}, { 19000 /*100 kHz*/    ,0x01 , 0x1F}, { 19100 /*100 kHz*/    ,0x01 , 0x1F}, { 19200 /*100 kHz*/    ,0x01 , 0x1F},} }, // PA enable
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 18800 /*100 kHz*/    ,0x02 , 0x00}, { 18900 /*100 kHz*/    ,0x02 , 0x00}, { 19000 /*100 kHz*/    ,0x02 , 0x00}, { 19100 /*100 kHz*/    ,0x02 , 0x00}, { 19200 /*100 kHz*/    ,0x02 , 0x00},} }, // Iref
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 18800 /*100 kHz*/    ,0x03 , 0x00}, { 18900 /*100 kHz*/    ,0x03 , 0x00}, { 19000 /*100 kHz*/    ,0x03 , 0x00}, { 19100 /*100 kHz*/    ,0x03 , 0x00}, { 19200 /*100 kHz*/    ,0x03 , 0x00},} }, // Iref
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 18800 /*100 kHz*/    ,0x01 , 0x00}, { 18900 /*100 kHz*/    ,0x01 , 0x00}, { 19000 /*100 kHz*/    ,0x01 , 0x00}, { 19100 /*100 kHz*/    ,0x01 , 0x00}, { 19200 /*100 kHz*/    ,0x01 , 0x00},} }, // PA disable
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 18800 /*100 kHz*/    ,0x1C , 0x38}, { 18900 /*100 kHz*/    ,0x1C , 0x38}, { 19000 /*100 kHz*/    ,0x1C , 0x38}, { 19100 /*100 kHz*/    ,0x1C , 0x38}, { 19200 /*100 kHz*/    ,0x1C , 0x38},} }, // ASM PM_Trig: normal mode
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 18800 /*100 kHz*/    ,0x00 , 0x04}, { 18900 /*100 kHz*/    ,0x00 , 0x04}, { 19000 /*100 kHz*/    ,0x00 , 0x04}, { 19100 /*100 kHz*/    ,0x00 , 0x04}, { 19200 /*100 kHz*/    ,0x00 , 0x04},} },
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
+   //No.      elm type     , port_sel          , data_seq      , USID              ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
+   { /* 0  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 18800 /*100 kHz*/    ,0x1C , 0x38}, { 18900 /*100 kHz*/    ,0x1C , 0x38}, { 19000 /*100 kHz*/    ,0x1C , 0x38}, { 19100 /*100 kHz*/    ,0x1C , 0x38}, { 19200 /*100 kHz*/    ,0x1C , 0x38},} }, // PA On PM_Trig: normal mode
+   { /* 1  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 18800 /*100 kHz*/    ,0x00 , 0x0F}, { 18900 /*100 kHz*/    ,0x00 , 0x0F}, { 19000 /*100 kHz*/    ,0x00 , 0x0F}, { 19100 /*100 kHz*/    ,0x00 , 0x0F}, { 19200 /*100 kHz*/    ,0x00 , 0x0F},} }, // PA path sel
+   { /* 2  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 18800 /*100 kHz*/    ,0x01 , 0x00}, { 18900 /*100 kHz*/    ,0x01 , 0x00}, { 19000 /*100 kHz*/    ,0x01 , 0x00}, { 19100 /*100 kHz*/    ,0x01 , 0x00}, { 19200 /*100 kHz*/    ,0x01 , 0x00},} }, // PA enable
+   { /* 3  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 18800 /*100 kHz*/    ,0x00 , 0x00}, { 18900 /*100 kHz*/    ,0x00 , 0x00}, { 19000 /*100 kHz*/    ,0x00 , 0x00}, { 19100 /*100 kHz*/    ,0x00 , 0x00}, { 19200 /*100 kHz*/    ,0x00 , 0x00},} }, // Iref
+   { /* 4  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 18800 /*100 kHz*/    ,0x1C , 0x38}, { 18900 /*100 kHz*/    ,0x1C , 0x38}, { 19000 /*100 kHz*/    ,0x1C , 0x38}, { 19100 /*100 kHz*/    ,0x1C , 0x38}, { 19200 /*100 kHz*/    ,0x1C , 0x38},} }, // Iref
+   { /* 5  */ LTE_MIPI_NULL, 0                 , 0             , 0                 ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
 };
 
 LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band40_MIPI_TX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 23000 /*100 kHz*/    ,0x1C , 0x38}, { 23250 /*100 kHz*/    ,0x1C , 0x38}, { 23500 /*100 kHz*/    ,0x1C , 0x38}, { 23750 /*100 kHz*/    ,0x1C , 0x38}, { 24000 /*100 kHz*/    ,0x1C , 0x38},} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 23000 /*100 kHz*/    ,0x00 , 0x16}, { 23250 /*100 kHz*/    ,0x00 , 0x16}, { 23500 /*100 kHz*/    ,0x00 , 0x16}, { 23750 /*100 kHz*/    ,0x00 , 0x16}, { 24000 /*100 kHz*/    ,0x00 , 0x16},} }, // PA path sel               
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 23000 /*100 kHz*/    ,0x01 , 0x00}, { 23250 /*100 kHz*/    ,0x01 , 0x00}, { 23500 /*100 kHz*/    ,0x01 , 0x00}, { 23750 /*100 kHz*/    ,0x01 , 0x00}, { 24000 /*100 kHz*/    ,0x01 , 0x00},} }, // PA enable                 
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 23000 /*100 kHz*/    ,0x02 , 0x0A}, { 23250 /*100 kHz*/    ,0x02 , 0x0A}, { 23500 /*100 kHz*/    ,0x02 , 0x0A}, { 23750 /*100 kHz*/    ,0x02 , 0x0A}, { 24000 /*100 kHz*/    ,0x02 , 0x0A},} }, // Iref                      
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 23000 /*100 kHz*/    ,0x03 , 0x00}, { 23250 /*100 kHz*/    ,0x03 , 0x00}, { 23500 /*100 kHz*/    ,0x03 , 0x00}, { 23750 /*100 kHz*/    ,0x03 , 0x00}, { 24000 /*100 kHz*/    ,0x03 , 0x00},} }, // PA enable                 
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 23000 /*100 kHz*/    ,0x00 , 0x00}, { 23250 /*100 kHz*/    ,0x00 , 0x00}, { 23500 /*100 kHz*/    ,0x00 , 0x00}, { 23750 /*100 kHz*/    ,0x00 , 0x00}, { 24000 /*100 kHz*/    ,0x00 , 0x00},} }, // Iref                      
-   { /* 6  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1   , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 23000 /*100 kHz*/    ,0x1C , 0x38}, { 23250 /*100 kHz*/    ,0x1C , 0x38}, { 23500 /*100 kHz*/    ,0x1C , 0x38}, { 23750 /*100 kHz*/    ,0x1C , 0x38}, { 24000 /*100 kHz*/    ,0x1C , 0x38},} }, // PA enable                 
-   { /* 7  */ LTE_MIPI_ASM  , LTE_MIPI_PORT1   , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 23000 /*100 kHz*/    ,0x00 , 0x05}, { 23250 /*100 kHz*/    ,0x00 , 0x05}, { 23500 /*100 kHz*/    ,0x00 , 0x05}, { 23750 /*100 kHz*/    ,0x00 , 0x05}, { 24000 /*100 kHz*/    ,0x00 , 0x05},} }, // Iref                      
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },                              
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 23000 /*100 kHz*/    ,0x1C , 0x38}, { 23250 /*100 kHz*/    ,0x1C , 0x38}, { 23500 /*100 kHz*/    ,0x1C , 0x38}, { 23750 /*100 kHz*/    ,0x1C , 0x38}, { 24000 /*100 kHz*/    ,0x1C , 0x38},} }, // PA On PM_Trig: normal mode 
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 23000 /*100 kHz*/    ,0x00 , 0x1C}, { 23250 /*100 kHz*/    ,0x00 , 0x1C}, { 23500 /*100 kHz*/    ,0x00 , 0x1C}, { 23750 /*100 kHz*/    ,0x00 , 0x1C}, { 24000 /*100 kHz*/    ,0x00 , 0x1C},} }, // PA path sel                
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 23000 /*100 kHz*/    ,0x01 , 0x00}, { 23250 /*100 kHz*/    ,0x01 , 0x00}, { 23500 /*100 kHz*/    ,0x01 , 0x00}, { 23750 /*100 kHz*/    ,0x01 , 0x00}, { 24000 /*100 kHz*/    ,0x01 , 0x00},} }, // PA Iref                    
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 23000 /*100 kHz*/    ,0x02 , 0x0A}, { 23250 /*100 kHz*/    ,0x02 , 0x0A}, { 23500 /*100 kHz*/    ,0x02 , 0x0A}, { 23750 /*100 kHz*/    ,0x02 , 0x0A}, { 24000 /*100 kHz*/    ,0x02 , 0x0A},} }, // PA Iref                    
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 23000 /*100 kHz*/    ,0x03 , 0x00}, { 23250 /*100 kHz*/    ,0x03 , 0x00}, { 23500 /*100 kHz*/    ,0x03 , 0x00}, { 23750 /*100 kHz*/    ,0x03 , 0x00}, { 24000 /*100 kHz*/    ,0x03 , 0x00},} }, // PA 3P4T path               
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 23000 /*100 kHz*/    ,0x00 , 0x00}, { 23250 /*100 kHz*/    ,0x00 , 0x00}, { 23500 /*100 kHz*/    ,0x00 , 0x00}, { 23750 /*100 kHz*/    ,0x00 , 0x00}, { 24000 /*100 kHz*/    ,0x00 , 0x00},} }, // PA disable                 
+   { /* 6  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 23000 /*100 kHz*/    ,0x1C , 0x38}, { 23250 /*100 kHz*/    ,0x1C , 0x38}, { 23500 /*100 kHz*/    ,0x1C , 0x38}, { 23750 /*100 kHz*/    ,0x1C , 0x38}, { 24000 /*100 kHz*/    ,0x1C , 0x38},} }, // ASM PM_Trig: normal mode   
+   { /* 7  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 23000 /*100 kHz*/    ,0x00 , 0x08}, { 23250 /*100 kHz*/    ,0x00 , 0x08}, { 23500 /*100 kHz*/    ,0x00 , 0x08}, { 23750 /*100 kHz*/    ,0x00 , 0x08}, { 24000 /*100 kHz*/    ,0x00 , 0x08},} }, //                            
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
 };
 
 LTE_MIPI_DATA_SUBBAND_TABLE_T LTE_Band41_MIPI_TX_DATA[] =
 {
    //No.      elm type     , port_sel          , data_seq      , USID             ,{ { subband earfcn /*0*/ ,addr ,data }, { subband earfcn /*1*/ ,addr ,data }, { subband earfcn /*2*/ ,addr ,data }, { subband earfcn /*3*/ ,addr ,data }, { subband earfcn /*4*/ ,addr ,data } },
-   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 24960 /*100 kHz*/    ,0x1C , 0x38}, { 25601 /*100 kHz*/    ,0x1C , 0x38}, { 26300 /*100 kHz*/    ,0x1C , 0x38}, { 26301 /*100 kHz*/    ,0x1C , 0x38}, { 26900 /*100 kHz*/    ,0x1C , 0x38},} }, // PA On PM_Trig: normal mode
-   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 24960 /*100 kHz*/    ,0x00 , 0x0E}, { 25601 /*100 kHz*/    ,0x00 , 0x0E}, { 26300 /*100 kHz*/    ,0x00 , 0x0E}, { 26301 /*100 kHz*/    ,0x00 , 0x0E}, { 26900 /*100 kHz*/    ,0x00 , 0x0E},} }, // PA path sel               
-   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 24960 /*100 kHz*/    ,0x01 , 0x00}, { 25601 /*100 kHz*/    ,0x01 , 0x00}, { 26300 /*100 kHz*/    ,0x01 , 0x00}, { 26301 /*100 kHz*/    ,0x01 , 0x00}, { 26900 /*100 kHz*/    ,0x01 , 0x00},} }, // PA On PM_Trig: normal mode
-   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 24960 /*100 kHz*/    ,0x02 , 0x0B}, { 25601 /*100 kHz*/    ,0x02 , 0x09}, { 26300 /*100 kHz*/    ,0x02 , 0x09}, { 26301 /*100 kHz*/    ,0x02 , 0x09}, { 26900 /*100 kHz*/    ,0x02 , 0x09},} }, // PA path sel               
-   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 24960 /*100 kHz*/    ,0x03 , 0x00}, { 25601 /*100 kHz*/    ,0x03 , 0x00}, { 26300 /*100 kHz*/    ,0x03 , 0x00}, { 26301 /*100 kHz*/    ,0x03 , 0x00}, { 26900 /*100 kHz*/    ,0x03 , 0x00},} }, // PA On PM_Trig: normal mode
-   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 24960 /*100 kHz*/    ,0x00 , 0x00}, { 25601 /*100 kHz*/    ,0x00 , 0x00}, { 26300 /*100 kHz*/    ,0x00 , 0x00}, { 26301 /*100 kHz*/    ,0x00 , 0x00}, { 26900 /*100 kHz*/    ,0x00 , 0x00},} }, // PA path sel               
-   { /* 6  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 24960 /*100 kHz*/    ,0x1C , 0x38}, { 25601 /*100 kHz*/    ,0x1C , 0x38}, { 26300 /*100 kHz*/    ,0x1C , 0x38}, { 26301 /*100 kHz*/    ,0x1C , 0x38}, { 26900 /*100 kHz*/    ,0x1C , 0x38},} }, // PA enable                 
-   { /* 7  */ LTE_MIPI_ASM , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_ASM0   ,{ { 24960 /*100 kHz*/    ,0x00 , 0x06}, { 25601 /*100 kHz*/    ,0x00 , 0x11}, { 26300 /*100 kHz*/    ,0x00 , 0x11}, { 26301 /*100 kHz*/    ,0x00 , 0x11}, { 26900 /*100 kHz*/    ,0x00 , 0x11},} }, // Iref                      
-   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },                              
+   { /* 0  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 24960 /*100 kHz*/    ,0x1C , 0x38}, { 25445 /*100 kHz*/    ,0x1C , 0x38}, { 25930 /*100 kHz*/    ,0x1C , 0x38}, { 26415 /*100 kHz*/    ,0x1C , 0x38}, { 26900 /*100 kHz*/    ,0x1C , 0x38},} }, // PA On PM_Trig: normal mode 
+   { /* 1  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 24960 /*100 kHz*/    ,0x00 , 0x0C}, { 25445 /*100 kHz*/    ,0x00 , 0x0C}, { 25930 /*100 kHz*/    ,0x00 , 0x0C}, { 26415 /*100 kHz*/    ,0x00 , 0x0C}, { 26900 /*100 kHz*/    ,0x00 , 0x0C},} }, // PA path sel                
+   { /* 2  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 24960 /*100 kHz*/    ,0x01 , 0x00}, { 25445 /*100 kHz*/    ,0x01 , 0x00}, { 25930 /*100 kHz*/    ,0x01 , 0x00}, { 26415 /*100 kHz*/    ,0x01 , 0x00}, { 26900 /*100 kHz*/    ,0x01 , 0x00},} }, // PA Iref                    
+   { /* 3  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 24960 /*100 kHz*/    ,0x02 , 0x0B}, { 25445 /*100 kHz*/    ,0x02 , 0x0B}, { 25930 /*100 kHz*/    ,0x02 , 0x0B}, { 26415 /*100 kHz*/    ,0x02 , 0x0B}, { 26900 /*100 kHz*/    ,0x02 , 0x0B},} }, // PA Iref                    
+   { /* 4  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 24960 /*100 kHz*/    ,0x03 , 0x00}, { 25445 /*100 kHz*/    ,0x03 , 0x00}, { 25930 /*100 kHz*/    ,0x03 , 0x00}, { 26415 /*100 kHz*/    ,0x03 , 0x00}, { 26900 /*100 kHz*/    ,0x03 , 0x00},} }, // PA 3P4T path               
+   { /* 5  */ LTE_MIPI_PA  , LTE_MIPI_PORT0    , LTE_REG_W     , MIPI_USID_PA0    ,{ { 24960 /*100 kHz*/    ,0x00 , 0x00}, { 25445 /*100 kHz*/    ,0x00 , 0x00}, { 25930 /*100 kHz*/    ,0x00 , 0x00}, { 26415 /*100 kHz*/    ,0x00 , 0x00}, { 26900 /*100 kHz*/    ,0x00 , 0x00},} }, // PA disable                 
+   { /* 6  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 24960 /*100 kHz*/    ,0x1C , 0x38}, { 25445 /*100 kHz*/    ,0x1C , 0x38}, { 25930 /*100 kHz*/    ,0x1C , 0x38}, { 26415 /*100 kHz*/    ,0x1C , 0x38}, { 26900 /*100 kHz*/    ,0x1C , 0x38},} }, // ASM PM_Trig: normal mode   
+   { /* 7  */ LTE_MIPI_PA  , LTE_MIPI_PORT1    , LTE_REG_W     , MIPI_USID_PA1    ,{ { 24960 /*100 kHz*/    ,0x00 , 0x14}, { 25445 /*100 kHz*/    ,0x00 , 0x14}, { 25930 /*100 kHz*/    ,0x00 , 0x14}, { 26415 /*100 kHz*/    ,0x00 , 0x14}, { 26900 /*100 kHz*/    ,0x00 , 0x14},} }, //                            
+   { /* 8  */ LTE_MIPI_NULL, 0                 , 0             , 0                ,{ { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   }, { 0     /*100 kHz*/    ,0    , 0   },} },
 };
 
 kal_uint32  LTE_MIPI_TX_DATA_SIZE_TABLE[] =
@@ -1033,7 +1029,7 @@ LTE_MIPI_EVENT_TABLE_T LTE_Band1_MIPI_TPC_EVENT[] =
 {
    /* No.     elm type     , data idx       , evt_type           , evt_offset     */
    /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(10)  },
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(8)  },
    { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 
@@ -1045,11 +1041,11 @@ LTE_MIPI_EVENT_TABLE_T LTE_Band2_MIPI_TPC_EVENT[] =
    { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 
-LTE_MIPI_EVENT_TABLE_T LTE_Band3_MIPI_TPC_EVENT[] = 
+LTE_MIPI_EVENT_TABLE_T LTE_Band3_MIPI_TPC_EVENT[] =
 {
    /* No.     elm type     , data idx       , evt_type           , evt_offset     */
    /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(10)  },
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(8)  },
    { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 LTE_MIPI_EVENT_TABLE_T LTE_Band4_MIPI_TPC_EVENT[] = 
@@ -1072,7 +1068,7 @@ LTE_MIPI_EVENT_TABLE_T LTE_Band7_MIPI_TPC_EVENT[] =
 {
    /* No.     elm type     , data idx       , evt_type           , evt_offset     */
    /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(7)  },
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(8)  },
    { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 
@@ -1143,7 +1139,7 @@ LTE_MIPI_EVENT_TABLE_T LTE_Band39_MIPI_TPC_EVENT[] =
 {
    /* No.     elm type     , data idx       , evt_type           , evt_offset     */
    /*                        { start, stop },                      ( us )         */
-   { /* 0  */ LTE_MIPI_PA  , { 0    , 2    }, LTE_MIPI_TPC_SET   , US2OFFCNT(8)   },
+   { /* 0  */ LTE_MIPI_PA  , { 0    , 1    }, LTE_MIPI_TPC_SET   , US2OFFCNT(4)  },
    { /* 1  */ LTE_MIPI_NULL, { 0    , 0    }, LTE_MIPI_EVENT_NULL, 0              },
 };
 
@@ -1334,10 +1330,9 @@ LTE_MIPI_DATA_TABLE_T LTE_Band38_MIPI_TPC_DATA[] =
 LTE_MIPI_DATA_TABLE_T LTE_Band39_MIPI_TPC_DATA[] =
 {
    //No.     elm type       , port_sel         , data_seq    , USID                         , address                      , data
-   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
-   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
-   {/* 2  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT0   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA2}, // Data ref. by PA Section table idx 0
-   {/* 3  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0               },
+   {/* 0  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA0}, // PA On Band Select
+   {/* 1  */ LTE_MIPI_PA_SEC, LTE_MIPI_PORT1   , LTE_REG_W   , LTE_MIPI_PA_SECTION_USID     , LTE_MIPI_PA_SECTION_ADDRESS  , LTE_MIPI_PA_SECTION_DATA1}, // Data ref. by PA Section table idx 0
+   {/* 2  */ LTE_MIPI_NULL  , 0                , 0           , 0                            , 0                            , 0               },
 };
 
 LTE_MIPI_DATA_TABLE_T LTE_Band40_MIPI_TPC_DATA[] =
@@ -1503,15 +1498,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band1_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x57} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x58} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x9B} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBB} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBE} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xCF} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xDB} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xFD} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x56}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x25} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x35} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x55} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x66} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x79} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -1522,15 +1517,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band1_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x57} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x58} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x9B} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBB} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBE} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xCF} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xDB} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xFD} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x56}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x25} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x35} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x55} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x66} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x79} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -1539,18 +1534,18 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band1_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       19500,/*100kHz*/
       MIPI_USID_PA0,/*USID*/
       {
-         // PAEn=1
+      // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x57} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x58} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x9B} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBB} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBE} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xCF} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xDB} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xFD} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
-     }
+         {{ { 0x0 , 0x56}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x25} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x35} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x55} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x66} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x79} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+      }
    },
 
       /*8804 KHz*/
@@ -1560,15 +1555,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band1_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x57} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x58} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x9B} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBB} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBE} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xCF} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xDB} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xFD} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x56}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x25} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x35} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x55} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x66} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x79} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -1579,15 +1574,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band1_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x57} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x58} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x9B} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBB} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBE} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xCF} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xDB} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xFD} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x56}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x25} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x35} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x55} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x66} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x54}  , { 0x1 , 0x79} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 };
@@ -1794,15 +1789,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band3_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x57} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x58} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xA9} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x99} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xFA} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBB} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xCD} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x8B} , { 0x3 , 0x29} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x4E}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x34} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x54} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x76} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x79} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -1813,15 +1808,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band3_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x57} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x58} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xA9} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x99} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xFA} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBB} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xCD} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x8B} , { 0x3 , 0x29} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x4E}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x34} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x54} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x76} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x79} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -1832,15 +1827,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band3_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x57} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x58} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xA9} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x99} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xFA} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBB} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xCD} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x8B} , { 0x3 , 0x29} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x4E}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x34} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x54} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x76} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x79} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -1851,15 +1846,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band3_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x57} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x58} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xA9} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x99} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xFA} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBB} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xCD} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x8B} , { 0x3 , 0x29} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x4E}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x34} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x54} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x76} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x79} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -1870,15 +1865,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band3_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x57} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x58} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xA9} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x99} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xFA} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBB} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xCD} , { 0x3 , 0x24} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x8B} , { 0x3 , 0x29} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x4E}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x34} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x44} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x54} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x76} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x4C}  , { 0x1 , 0x79} , { 0x3 , 0x8B} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 };
@@ -1989,15 +1984,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band5_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x66} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x95} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xB8} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x7A} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBC} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xEB} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xFE} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBB} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x0E}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x34} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x44} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x54} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x64} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x74} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x7A} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -2008,15 +2003,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band5_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x66} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x95} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xB8} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x7A} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBC} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xEB} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xFE} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBB} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x0E}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x34} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x44} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x54} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x64} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x74} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x7A} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -2027,15 +2022,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band5_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x66} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x95} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xB8} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x7A} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBC} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xEB} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xFE} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBB} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x0E}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x34} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x44} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x54} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x64} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x74} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x7A} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -2046,15 +2041,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band5_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x66} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x95} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xB8} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x7A} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBC} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xEB} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xFE} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBB} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x0E}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x34} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x44} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x54} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x64} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x74} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x7A} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -2065,15 +2060,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band5_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x66} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x95} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xB8} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x7A} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBC} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xEB} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xFE} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xBB} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x0E}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x34} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x44} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x54} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x64} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x74} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x7A} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 };
@@ -2083,18 +2078,18 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band7_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
    /*8714 KHz*/
    {
       25000,/*100kHz*/
-      MIPI_USID_PA1,/*USID*/
+      MIPI_USID_PA0,/*USID*/
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x45} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x67} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x69} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x7B} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x46}  , { 0x1 , 0x14} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x24} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x34} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x35} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x36} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x56} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x67} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x7A} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
          {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
@@ -2102,18 +2097,18 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band7_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       /*8764 KHz*/
    {
       25175,/*100kHz*/
-      MIPI_USID_PA1,/*USID*/
+      MIPI_USID_PA0,/*USID*/
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x45} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x67} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x69} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x7B} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x46}  , { 0x1 , 0x14} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x24} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x34} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x35} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x36} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x56} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x67} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x7A} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
          {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
@@ -2121,18 +2116,18 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band7_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       /*8784 KHz*/
    {
       25350,/*100kHz*/
-      MIPI_USID_PA1,/*USID*/
+      MIPI_USID_PA0,/*USID*/
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x45} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x67} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x69} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x7B} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x46}  , { 0x1 , 0x14} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x24} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x34} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x35} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x36} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x56} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x67} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x7A} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
          {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
@@ -2140,18 +2135,18 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band7_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       /*8804 KHz*/
    {
       25525,/*100kHz*/
-      MIPI_USID_PA1,/*USID*/
+      MIPI_USID_PA0,/*USID*/
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x45} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x67} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x69} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x7B} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x46}  , { 0x1 , 0x14} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x24} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x34} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x35} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x36} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x56} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x67} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x7A} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
          {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
@@ -2159,18 +2154,18 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band7_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       /*8916 KHz*/
    {
       25700,/*100kHz*/
-      MIPI_USID_PA1,/*USID*/
+      MIPI_USID_PA0,/*USID*/
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x45} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x67} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x69} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x44}  , { 0x1 , 0x7B} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x46}  , { 0x1 , 0x14} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x24} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x34} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x35} , { 0x3 , 0x90} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x36} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x56} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x67} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x44}  , { 0x1 , 0x7A} , { 0x3 , 0x95} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
          {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
@@ -2185,15 +2180,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band8_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x66} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x95} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x9A} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x77} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x7C} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x79} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCE} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCE} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x1E}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x34} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x36} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x56} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x67} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x7B} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -2204,15 +2199,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band8_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x66} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x95} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x9A} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x77} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x7C} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x79} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCE} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCE} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x1E}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x34} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x36} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x56} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x67} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x7B} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -2223,15 +2218,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band8_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x66} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x95} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x9A} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x77} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x7C} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x79} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCE} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCE} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x1E}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x34} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x36} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x56} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x67} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x7B} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -2242,15 +2237,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band8_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x66} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x95} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x9A} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x77} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x7C} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x79} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCE} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCE} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x1E}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x34} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x36} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x56} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x67} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x7B} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
@@ -2261,15 +2256,15 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band8_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x66} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x95} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x9A} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x77} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x7C} , { 0x3 , 0x14} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0x79} , { 0x3 , 0x15} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCE} , { 0x3 , 0x10} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x0F}  , { 0x2 , 0xCE} , { 0x3 , 0x11} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x1E}  , { 0x1 , 0x14} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x34} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x36} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x56} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x67} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1 , 0x7B} , { 0x3 , 0x89} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 };
@@ -2958,95 +2953,95 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band38_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NU
    /*8714 KHz*/
    {
       25700,/*100kHz*/
-      MIPI_USID_PA1,/*USID*/
+      MIPI_USID_PA0,/*USID*/
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x36} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x77} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x7B} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x0E}  , { 0x1 , 0x24} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x25} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x35} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x36} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x56} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x67} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x79} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x7A} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0}}},//SRS
       }
    },
 
       /*8764 KHz*/
    {
       25825,/*100kHz*/
-      MIPI_USID_PA1,/*USID*/
+      MIPI_USID_PA0,/*USID*/
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x36} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x77} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x7B} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x0E}  , { 0x1 , 0x24} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x25} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x35} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x36} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x56} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x67} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x79} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x7A} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0}}},//SRS
       }
    },
 
       /*8784 KHz*/
    {
       25950,/*100kHz*/
-      MIPI_USID_PA1,/*USID*/
-     {
-        // PAEn=1
+      MIPI_USID_PA0,/*USID*/
+      {
+         // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x36} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x77} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x7B} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x0E}  , { 0x1 , 0x24} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x25} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x35} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x36} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x56} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x67} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x79} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x7A} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0}}},//SRS
       }
    },
 
       /*8804 KHz*/
-  {
-     26075,/*100kHz*/
-      MIPI_USID_PA1,/*USID*/
- {
+   {
+      26075,/*100kHz*/
+      MIPI_USID_PA0,/*USID*/
+      {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x36} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x77} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x7B} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x0E}  , { 0x1 , 0x24} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x25} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x35} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x36} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x56} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x67} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x79} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x7A} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0}}},//SRS
       }
    },
 
       /*8916 KHz*/
-  {
-         26200,/*100kHz*/
-      MIPI_USID_PA1,/*USID*/
- {
+   {
+      26200,/*100kHz*/
+      MIPI_USID_PA0,/*USID*/
+      {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x0 , 0x1C}  , { 0x1 , 0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x24} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x35} , { 0x3 , 0x80} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x36} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x77} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x1C}  , { 0x1 ,  0x7B} , { 0x3 , 0x87} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x0E}  , { 0x1 , 0x24} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x25} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x35} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x36} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x56} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x67} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x79} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x7A} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0}}},//SRS
       }
    },
 };
@@ -3056,192 +3051,193 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band39_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NU
    /*8714 KHz*/
    {
       18800,/*100kHz*/
-      MIPI_USID_PA0,/*USID*/
+      MIPI_USID_PA1,/*USID*/
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x66} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x78} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x99} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xB7} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xDB} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xEC} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xE9} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBC} , { 0x3 , 0x25} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x2F}  , { 0x1 , 0x1A} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x19} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x19} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x19} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x19} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x1C} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x1C} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x1C} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
       /*8764 KHz*/
    {
       18900,/*100kHz*/
-      MIPI_USID_PA0,/*USID*/
+      MIPI_USID_PA1,/*USID*/
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x66} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x78} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x99} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xB7} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xDB} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xEC} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xE9} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBC} , { 0x3 , 0x25} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x2F}  , { 0x1 , 0x1A} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x19} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x19} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x19} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x19} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x1C} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x1C} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x1C} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
       /*8784 KHz*/
    {
       19000,/*100kHz*/
-      MIPI_USID_PA0,/*USID*/
+      MIPI_USID_PA1,/*USID*/
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x66} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x78} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x99} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xB7} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xDB} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xEC} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xE9} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBC} , { 0x3 , 0x25} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x2F}  , { 0x1 , 0x1A} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x19} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x19} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x19} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x19} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x1C} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x1C} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x1C} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
       /*8804 KHz*/
    {
       19100,/*100kHz*/
-      MIPI_USID_PA0,/*USID*/
+      MIPI_USID_PA1,/*USID*/
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x66} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x78} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x99} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xB7} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xDB} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xEC} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xE9} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBC} , { 0x3 , 0x25} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x2F}  , { 0x1 , 0x1A} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x19} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x19} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x19} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x19} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x1C} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x1C} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x1C} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 
       /*8916 KHz*/
    {
       19200,/*100kHz*/
-      MIPI_USID_PA0,/*USID*/
+      MIPI_USID_PA1,/*USID*/
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x66} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x78} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0x99} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xB7} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xDB} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xEC} , { 0x3 , 0x20} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xE9} , { 0x3 , 0x21} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x1F}  , { 0x2 , 0xBC} , { 0x3 , 0x25} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
-         {{ { 0x1 , 0x00}  , { 0x2 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x2F}  , { 0x1 , 0x1A} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x19} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x19} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x19} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x19} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x1C} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x1C} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0F}  , { 0x1 , 0x1C} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0} , { 0x0 , 0x0}}},//SRS
       }
    },
 };
+
 LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band40_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NUM_PER_DATA] =
 {
    /*8714 KHz*/
    {
       23000,/*100kHz*/
-      MIPI_USID_PA1,/*USID*/
+      MIPI_USID_PA0,/*USID*/
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , {0x0 , 0x00 } , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x33} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x55} , { 0x3 , 0x89} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x56} , { 0x3 , 0x89} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x79} , { 0x3 , 0x89} , {0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x1E}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0x34} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0x54} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0x75} , { 0x3 , 0x88} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0x96} , { 0x3 , 0x88} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0xB9} , { 0x3 , 0x88} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0xB9} , { 0x3 , 0x88} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0}}},//SRS
       }
    },
 
       /*8764 KHz*/
    {
       23250,/*100kHz*/
-      MIPI_USID_PA1,/*USID*/
+      MIPI_USID_PA0,/*USID*/
       {
-          // PAEn=1
+         // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , {0x0 , 0x00 } , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x33} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x55} , { 0x3 , 0x89} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x56} , { 0x3 , 0x89} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x79} , { 0x3 , 0x89} , {0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x1E}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0x34} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0x54} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0x75} , { 0x3 , 0x88} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0x96} , { 0x3 , 0x88} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0xB9} , { 0x3 , 0x88} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0xB9} , { 0x3 , 0x88} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0}}},//SRS
       }
    },
 
       /*8784 KHz*/
    {
       23500,/*100kHz*/
-      MIPI_USID_PA1,/*USID*/
+      MIPI_USID_PA0,/*USID*/
       {
-          // PAEn=1
+         // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , {0x0 , 0x00 } , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x33} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x55} , { 0x3 , 0x89} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x56} , { 0x3 , 0x89} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x79} , { 0x3 , 0x89} , {0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x1E}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0x34} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0x54} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0x75} , { 0x3 , 0x88} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0x96} , { 0x3 , 0x88} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0xB9} , { 0x3 , 0x88} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0xB9} , { 0x3 , 0x88} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0}}},//SRS
       }
    },
 
       /*8804 KHz*/
    {
       23750,/*100kHz*/
-      MIPI_USID_PA1,/*USID*/
+      MIPI_USID_PA0,/*USID*/
       {
-          // PAEn=1
+         // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , {0x0 , 0x00 } , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x33} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x55} , { 0x3 , 0x89} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x56} , { 0x3 , 0x89} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x79} , { 0x3 , 0x89} , {0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x1E}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0x34} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0x54} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0x75} , { 0x3 , 0x88} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0x96} , { 0x3 , 0x88} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0xB9} , { 0x3 , 0x88} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0xB9} , { 0x3 , 0x88} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0}}},//SRS
       }
    },
 
       /*8916 KHz*/
    {
       24000,/*100kHz*/
-      MIPI_USID_PA1,/*USID*/
+      MIPI_USID_PA0,/*USID*/
       {
-          // PAEn=1
+         // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x23} , { 0x3 , 0x80} , {0x0 , 0x00 } , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x33} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x55} , { 0x3 , 0x89} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x56} , { 0x3 , 0x89} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x14}  , { 0x1 , 0x79} , { 0x3 , 0x89} , {0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x1E}  , { 0x1 , 0x13} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0x23} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0x34} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0x54} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0x75} , { 0x3 , 0x88} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0x96} , { 0x3 , 0x88} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0xB9} , { 0x3 , 0x88} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x1C}  , { 0x1,  0xB9} , { 0x3 , 0x88} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0}}},//SRS
       }
    },
 };
@@ -3251,95 +3247,95 @@ LTE_MIPI_TPC_SECTION_TABLE_T LTE_Band41_MIPI_PA_SECTION_DATA[LTE_MIPI_SUBBAND_NU
    /*8714 KHz*/
    {
       24960,/*100kHz*/
-      MIPI_USID_PA1,/*USID*/
+      MIPI_USID_PA0,/*USID*/
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x15} , {0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x15} , { 0x3 , 0x80} , {0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x35} , { 0x3 , 0x88} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x67} , { 0x3 , 0x88} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x8A} , { 0x3 , 0x88} , {0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x0 , 0x00} , {0x0 , 0x00} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x0E}  , { 0x1 , 0x24} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x25} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x35} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x36} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x56} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x67} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x79} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x7A} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0}}},//SRS
       }
    },
 
       /*8764 KHz*/
    {
       25445,/*100kHz*/
-      MIPI_USID_PA1,/*USID*/
+      MIPI_USID_PA0,/*USID*/
       {
-        // PAEn=1
+         // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x15} , {0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x15} , { 0x3 , 0x80} , {0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x35} , { 0x3 , 0x88} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x67} , { 0x3 , 0x88} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x8A} , { 0x3 , 0x88} , {0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x0 , 0x00} , {0x0 , 0x00} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x0E}  , { 0x1 , 0x24} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x25} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x35} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x36} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x56} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x67} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x79} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x7A} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0}}},//SRS
       }
    },
 
       /*8784 KHz*/
    {
-      25800,/*100kHz*/
-      MIPI_USID_PA1,/*USID*/
+      25930,/*100kHz*/
+      MIPI_USID_PA0,/*USID*/
       {
-        // PAEn=1
+         // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x24} , {0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x24} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x24} , { 0x3 , 0x80} , {0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x37} , { 0x3 , 0x87} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x59} , { 0x3 , 0x87} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x7B} , { 0x3 , 0x87} , {0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x0 , 0x00} , {0x0 , 0x00} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x0E}  , { 0x1 , 0x24} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x25} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x35} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x36} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x56} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x67} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x79} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x7A} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0}}},//SRS
       }
    },
 
       /*8804 KHz*/
    {
-      26050,/*100kHz*/
-      MIPI_USID_PA1,/*USID*/
+      26415,/*100kHz*/
+      MIPI_USID_PA0,/*USID*/
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x15} , {0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x15} , { 0x3 , 0x80} , {0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x37} , { 0x3 , 0x86} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x67} , { 0x3 , 0x86} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x6C} , { 0x3 , 0x86} , {0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x0 , 0x00} , {0x0 , 0x00} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x0E}  , { 0x1 , 0x24} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x25} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x35} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x36} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x56} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x67} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x79} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x7A} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0}}},//SRS
       }
    },
 
       /*8916 KHz*/
    {
       26900,/*100kHz*/
-      MIPI_USID_PA1,/*USID*/
+      MIPI_USID_PA0,/*USID*/
       {
          // PAEn=1
          //PA_SEC_DATA0, PA_SEC_DATA1, PA_SEC_DATA2,...
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x15} , {0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x15} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x15} , { 0x3 , 0x80} , {0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x35} , { 0x3 , 0x80} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x37} , {0x3 , 0x86} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x67} , { 0x3 , 0x86} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x0C}  , { 0x1 , 0x6C} , { 0x3 , 0x86} , {0x0 , 0x00} , { 0x0 , 0x0}}},
-         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x0 , 0x00} , {0x0 , 0x00} , { 0x0 , 0x0}}},//SRS
+         {{ { 0x0 , 0x0E}  , { 0x1 , 0x24} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x25} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x35} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x36} , { 0x3 , 0x90} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x56} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x67} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x79} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x0C}  , { 0x1 , 0x7A} , { 0x3 , 0x94} , { 0x0 , 0x00} , { 0x0 , 0x0}}},
+         {{ { 0x0 , 0x00}  , { 0x1 , 0x00} , { 0x3 , 0x00} , { 0x0 , 0x00} , { 0x0 , 0x0}}},//SRS
       }
    },
 };
diff --git a/lwtg/custom/modem/el1_rf/MT6735_LTE_MT6169_CUSTOM/lte_custom_mipi.h b/lwtg/custom/modem/el1_rf/MT6735_LTE_MT6169_CUSTOM/lte_custom_mipi.h
index e8317a6..b623e09 100644
--- a/lwtg/custom/modem/el1_rf/MT6735_LTE_MT6169_CUSTOM/lte_custom_mipi.h
+++ b/lwtg/custom/modem/el1_rf/MT6735_LTE_MT6169_CUSTOM/lte_custom_mipi.h
@@ -70,7 +70,7 @@
 /////////////////////////
 // define MIPI bypass feature enable
 /////////////////////////
-#define IS_MIPI_BYPASS_FEATURE_ENABLE  1
+#define IS_MIPI_BYPASS_FEATURE_ENABLE  0
 
 
 ///////////////////////////////////////////////////////////////////
@@ -106,7 +106,7 @@
 
 /*MIPI ASM     */
 /*TDD TX ON    */
-#define  LTE_TDD_MIPI_ASM_TX_ON0   US2OFFCNT(13)
+#define  LTE_TDD_MIPI_ASM_TX_ON0   US2OFFCNT(6)
 #define  LTE_TDD_MIPI_ASM_TX_ON1   0
 
 /*MIPI ASM     */
@@ -116,7 +116,7 @@
 
 /*MIPI PA     */
 /*FDD TX ON    */
-#define  LTE_FDD_MIPI_PA_TX_ON0    US2OFFCNT(12)
+#define  LTE_FDD_MIPI_PA_TX_ON0    US2OFFCNT(10)
 #define  LTE_FDD_MIPI_PA_TX_ON1    US2OFFCNT(9)
 #define  LTE_FDD_MIPI_PA_TX_ON2    0
 
@@ -127,7 +127,7 @@
 
 /*MIPI PA     */
 /*TDD TX ON    */
-#define  LTE_TDD_MIPI_PA_TX_ON0    US2OFFCNT(13)
+#define  LTE_TDD_MIPI_PA_TX_ON0    US2OFFCNT(10)
 #define  LTE_TDD_MIPI_PA_TX_ON1    US2OFFCNT(9)
 #define  LTE_TDD_MIPI_PA_TX_ON2    0
 
@@ -138,9 +138,9 @@
 
 
 /*** MIPI BYPASS Feature ***/
-#define  LTE_MIPI_BYPASS_BAND_INDICATOR1          LTE_Band38
-#define  LTE_MIPI_BYPASS_BAND_INDICATOR2          LTE_Band40
-#define  LTE_MIPI_BYPASS_BAND_INDICATOR3          LTE_Band41
+#define  LTE_MIPI_BYPASS_BAND_INDICATOR1          LTE_BandNone
+#define  LTE_MIPI_BYPASS_BAND_INDICATOR2          LTE_BandNone
+#define  LTE_MIPI_BYPASS_BAND_INDICATOR3          LTE_BandNone
 #define  LTE_MIPI_BYPASS_BAND_INDICATOR4          LTE_BandNone
 #define  LTE_MIPI_BYPASS_BAND_INDICATOR5          LTE_BandNone
 
diff --git a/lwtg/custom/modem/el1_rf/MT6735_LTE_MT6169_CUSTOM/lte_custom_rf.h b/lwtg/custom/modem/el1_rf/MT6735_LTE_MT6169_CUSTOM/lte_custom_rf.h
index cb003a3..6ced5fd 100644
--- a/lwtg/custom/modem/el1_rf/MT6735_LTE_MT6169_CUSTOM/lte_custom_rf.h
+++ b/lwtg/custom/modem/el1_rf/MT6735_LTE_MT6169_CUSTOM/lte_custom_rf.h
@@ -98,26 +98,26 @@
 /*MT6169*/#define    LTE_PDATA_OFF            0x00000000
 /*MT6169*/
 /*MT6169*///* ------------- PDATA_BAND1 Start --------------------*/
-/*MT6169*/#define    PDATA_LTE_Band1_PR1      0x00000005	
-/*MT6169*/#define    PDATA_LTE_Band1_PR2      0x00000005
+/*MT6169*/#define    PDATA_LTE_Band1_PR1      0x00010000
+/*MT6169*/#define    PDATA_LTE_Band1_PR2      0x00010000
 /*MT6169*/#define    PDATA_LTE_Band1_PR3      LTE_PDATA_OFF
 /*MT6169*/
-/*MT6169*/#define    PDATA_LTE_Band1_PT1      0x00000001	
-/*MT6169*/#define    PDATA_LTE_Band1_PT2      0x00000001	
+/*MT6169*/#define    PDATA_LTE_Band1_PT1      0x00010000	
+/*MT6169*/#define    PDATA_LTE_Band1_PT2      0x00010000	
 /*MT6169*/#define    PDATA_LTE_Band1_PT3      LTE_PDATA_OFF
 /*MT6169*/
 /*MT6169*///* ------------- PDATA_BAND3 Start --------------------*/
-/*MT6169*/#define    PDATA_LTE_Band3_PR1      0x00000080	
-/*MT6169*/#define    PDATA_LTE_Band3_PR2      0x00000080	
+/*MT6169*/#define    PDATA_LTE_Band3_PR1      0x01010300	
+/*MT6169*/#define    PDATA_LTE_Band3_PR2      0x01010300	
 /*MT6169*/#define    PDATA_LTE_Band3_PR3      LTE_PDATA_OFF
 /*MT6169*/                         
-/*MT6169*/#define    PDATA_LTE_Band3_PT1      0x00000000	
-/*MT6169*/#define    PDATA_LTE_Band3_PT2      0x00000000	
+/*MT6169*/#define    PDATA_LTE_Band3_PT1      0x00010000	
+/*MT6169*/#define    PDATA_LTE_Band3_PT2      0x00010000	
 /*MT6169*/#define    PDATA_LTE_Band3_PT3      LTE_PDATA_OFF
 /*MT6169*/
 /*MT6169*///* ------------- PDATA_BAND5 Start --------------------*/
-/*MT6169*/#define    PDATA_LTE_Band5_PR1      0x00000000	
-/*MT6169*/#define    PDATA_LTE_Band5_PR2      0x00000000	
+/*MT6169*/#define    PDATA_LTE_Band5_PR1      0x00002000	
+/*MT6169*/#define    PDATA_LTE_Band5_PR2      0x00002000	
 /*MT6169*/#define    PDATA_LTE_Band5_PR3      LTE_PDATA_OFF
 /*MT6169*/                         
 /*MT6169*/#define    PDATA_LTE_Band5_PT1      0x00000000	
@@ -125,8 +125,8 @@
 /*MT6169*/#define    PDATA_LTE_Band5_PT3      LTE_PDATA_OFF
 /*MT6169*/
 /*MT6169*///* ------------- PDATA_BAND7 Start --------------------*/
-/*MT6169*/#define    PDATA_LTE_Band7_PR1      0x00000100	
-/*MT6169*/#define    PDATA_LTE_Band7_PR2      0x00000100	
+/*MT6169*/#define    PDATA_LTE_Band7_PR1      0x0000000C	
+/*MT6169*/#define    PDATA_LTE_Band7_PR2      0x0000000C	
 /*MT6169*/#define    PDATA_LTE_Band7_PR3      LTE_PDATA_OFF
 /*MT6169*/
 /*MT6169*/#define    PDATA_LTE_Band7_PT1      0x00000000	
@@ -134,8 +134,8 @@
 /*MT6169*/#define    PDATA_LTE_Band7_PT3      LTE_PDATA_OFF
 /*MT6169*/
 /*MT6169*///* ------------- PDATA_BAND8 Start --------------------*/
-/*MT6169*/#define    PDATA_LTE_Band8_PR1     0x00004000	
-/*MT6169*/#define    PDATA_LTE_Band8_PR2     0x00004000	
+/*MT6169*/#define    PDATA_LTE_Band8_PR1     0x00002800	
+/*MT6169*/#define    PDATA_LTE_Band8_PR2     0x00002800	
 /*MT6169*/#define    PDATA_LTE_Band8_PR3     LTE_PDATA_OFF
 /*MT6169*/                          
 /*MT6169*/#define    PDATA_LTE_Band8_PT1     0x00000000	
@@ -152,62 +152,62 @@
 /*MT6169*/#define    PDATA_LTE_Band27_PT3     LTE_PDATA_OFF
 /*MT6169*/
 /*MT6169*///* ------------- PDATA_BAND28 Start --------------------*/
-/*MT6169*/#define    PDATA_LTE_Band28_PR1     0x00000825	
-/*MT6169*/#define    PDATA_LTE_Band28_PR2     0x00000825	
+/*MT6169*/#define    PDATA_LTE_Band28_PR1     0x00000000	
+/*MT6169*/#define    PDATA_LTE_Band28_PR2     0x00000000	
 /*MT6169*/#define    PDATA_LTE_Band28_PR3     LTE_PDATA_OFF
 /*MT6169*/                          
-/*MT6169*/#define    PDATA_LTE_Band28_PT1     0x00000021	
-/*MT6169*/#define    PDATA_LTE_Band28_PT2     0x00000021	
+/*MT6169*/#define    PDATA_LTE_Band28_PT1     0x00000000	
+/*MT6169*/#define    PDATA_LTE_Band28_PT2     0x00000000	
 /*MT6169*/#define    PDATA_LTE_Band28_PT3     LTE_PDATA_OFF
 /*MT6169*/
 /*MT6169*///* ------------- PDATA_BAND28_2 Start --------------------*/
-/*MT6169*/#define    PDATA_LTE_Band28_2_PR1     0x00000821	
-/*MT6169*/#define    PDATA_LTE_Band28_2_PR2     0x00000821	
+/*MT6169*/#define    PDATA_LTE_Band28_2_PR1     0x00000000	
+/*MT6169*/#define    PDATA_LTE_Band28_2_PR2     0x00000000	
 /*MT6169*/#define    PDATA_LTE_Band28_2_PR3     LTE_PDATA_OFF
 /*MT6169*/                          
-/*MT6169*/#define    PDATA_LTE_Band28_2_PT1     0x00000021	
-/*MT6169*/#define    PDATA_LTE_Band28_2_PT2     0x00000021	
+/*MT6169*/#define    PDATA_LTE_Band28_2_PT1     0x00000000	
+/*MT6169*/#define    PDATA_LTE_Band28_2_PT2     0x00000000	
 /*MT6169*/#define    PDATA_LTE_Band28_2_PT3     LTE_PDATA_OFF
 /*MT6169*/
 /*MT6169*///* ------------- PDATA_BAND38 Start --------------------*/
-/*MT6169*/#define    PDATA_LTE_Band38_PR1     0x00000200	
-/*MT6169*/#define    PDATA_LTE_Band38_PR2     0x00000200	
+/*MT6169*/#define    PDATA_LTE_Band38_PR1     0x00010200	
+/*MT6169*/#define    PDATA_LTE_Band38_PR2     0x00010200		
 /*MT6169*/#define    PDATA_LTE_Band38_PR3     LTE_PDATA_OFF
 /*MT6169*/
-/*MT6169*/#define    PDATA_LTE_Band38_PT1     0x00000000	
-/*MT6169*/#define    PDATA_LTE_Band38_PT2     0x00000000	
+/*MT6169*/#define    PDATA_LTE_Band38_PT1     0x00010000	
+/*MT6169*/#define    PDATA_LTE_Band38_PT2     0x00010000	
 /*MT6169*/#define    PDATA_LTE_Band38_PT3     LTE_PDATA_OFF
 /*MT6169*/
 /*MT6169*///* ------------- PDATA_BAND39 Start --------------------*/
-/*MT6169*/#define    PDATA_LTE_Band39_PR1     0x00000281	
-/*MT6169*/#define    PDATA_LTE_Band39_PR2     0x00000281	
+/*MT6169*/#define    PDATA_LTE_Band39_PR1     0x00010100
+/*MT6169*/#define    PDATA_LTE_Band39_PR2     0x00010100
 /*MT6169*/#define    PDATA_LTE_Band39_PR3     LTE_PDATA_OFF
 /*MT6169*/
-/*MT6169*/#define    PDATA_LTE_Band39_PT1     0x00000001	
-/*MT6169*/#define    PDATA_LTE_Band39_PT2     0x00000001	
+/*MT6169*/#define    PDATA_LTE_Band39_PT1     0x00010000	
+/*MT6169*/#define    PDATA_LTE_Band39_PT2     0x00010000	
 /*MT6169*/#define    PDATA_LTE_Band39_PT3     LTE_PDATA_OFF
 /*MT6169*/
 /*MT6169*///* ------------- PDATA_BAND40 Start --------------------*/
-/*MT6169*/#define    PDATA_LTE_Band40_PR1     0x0000034C	
-/*MT6169*/#define    PDATA_LTE_Band40_PR2     0x0000034C	
+/*MT6169*/#define    PDATA_LTE_Band40_PR1     0x00010080	
+/*MT6169*/#define    PDATA_LTE_Band40_PR2     0x00010080	
 /*MT6169*/#define    PDATA_LTE_Band40_PR3     LTE_PDATA_OFF
 /*MT6169*/
-/*MT6169*/#define    PDATA_LTE_Band40_PT1     0x00000000	
-/*MT6169*/#define    PDATA_LTE_Band40_PT2     0x00000000	
+/*MT6169*/#define    PDATA_LTE_Band40_PT1     0x00010000	
+/*MT6169*/#define    PDATA_LTE_Band40_PT2     0x00010000	
 /*MT6169*/#define    PDATA_LTE_Band40_PT3     LTE_PDATA_OFF
 /*MT6169*/
 /*MT6169*///* ------------- PDATA_BAND41 Start --------------------*/
-/*MT6169*/#define    PDATA_LTE_Band41_PR1     0x00000200	
-/*MT6169*/#define    PDATA_LTE_Band41_PR2     0x00000200	
+/*MT6169*/#define    PDATA_LTE_Band41_PR1     0x00010200	
+/*MT6169*/#define    PDATA_LTE_Band41_PR2     0x00010200	
 /*MT6169*/#define    PDATA_LTE_Band41_PR3     LTE_PDATA_OFF
 /*MT6169*/
-/*MT6169*/#define    PDATA_LTE_Band41_PT1     0x00000000	
-/*MT6169*/#define    PDATA_LTE_Band41_PT2     0x00000000	
+/*MT6169*/#define    PDATA_LTE_Band41_PT1     0x00010000	
+/*MT6169*/#define    PDATA_LTE_Band41_PT2     0x00010000	
 /*MT6169*/#define    PDATA_LTE_Band41_PT3     LTE_PDATA_OFF
 /*MT6169*/
 /*MT6169*///* ------------- PDATA_BAND41_2 Start --------------------*/
-/*MT6169*/#define    PDATA_LTE_Band41_2_PR1     0x00000200	
-/*MT6169*/#define    PDATA_LTE_Band41_2_PR2     0x00000200	
+/*MT6169*/#define    PDATA_LTE_Band41_2_PR1     0x00000018	
+/*MT6169*/#define    PDATA_LTE_Band41_2_PR2     0x00000018	
 /*MT6169*/#define    PDATA_LTE_Band41_2_PR3     LTE_PDATA_OFF
 /*MT6169*/
 /*MT6169*/#define    PDATA_LTE_Band41_2_PT1     0x00000000	
@@ -220,11 +220,11 @@
 /*MT6169*//*  MB1,MB2 => freq: 1475MHz ~ 2170MHz                  */
 /*MT6169*//*  LB1-LB3 => freq: 734MHz ~ 960MHz                    */
 /*MT6169*//*------------------------------------------------------*/
-/*MT6169*/#define    LTE_Band1_RX_IO_SEL          RX_IO_HB3	
-/*MT6169*/#define    LTE_Band3_RX_IO_SEL          RX_IO_HB3
-/*MT6169*/#define    LTE_Band5_RX_IO_SEL          RX_IO_LB2	
+/*MT6169*/#define    LTE_Band1_RX_IO_SEL          RX_IO_MB1	
+/*MT6169*/#define    LTE_Band3_RX_IO_SEL          RX_IO_MB1
+/*MT6169*/#define    LTE_Band5_RX_IO_SEL          RX_IO_LB3	
 /*MT6169*/#define    LTE_Band7_RX_IO_SEL          RX_IO_HB2
-/*MT6169*/#define    LTE_Band8_RX_IO_SEL          RX_IO_LB1
+/*MT6169*/#define    LTE_Band8_RX_IO_SEL          RX_IO_LB2
 /*MT6169*/#define    LTE_Band27_RX_IO_SEL         RX_IO_LB3
 /*MT6169*/#define    LTE_Band28_RX_IO_SEL         RX_IO_LB3
 /*MT6169*/#define    LTE_Band28_2_RX_IO_SEL       RX_IO_LB3
@@ -232,22 +232,22 @@
 /*MT6169*/#define    LTE_Band39_RX_IO_SEL         RX_IO_MB2
 /*MT6169*/#define    LTE_Band40_RX_IO_SEL         RX_IO_HB1
 /*MT6169*/#define    LTE_Band41_RX_IO_SEL         RX_IO_HB1
-/*MT6169*/#define    LTE_Band41_2_RX_IO_SEL       RX_IO_HB2
+/*MT6169*/#define    LTE_Band41_2_RX_IO_SEL       RX_IO_HB1
 
 /*MT6169*/
-/*MT6169*/#define    LTE_Band1_RXD_IO_SEL         RXD_IO_HB1
-/*MT6169*/#define    LTE_Band3_RXD_IO_SEL         RXD_IO_MB1
-/*MT6169*/#define    LTE_Band5_RXD_IO_SEL         RXD_IO_LB1
+/*MT6169*/#define    LTE_Band1_RXD_IO_SEL         RXD_IO_MB1
+/*MT6169*/#define    LTE_Band3_RXD_IO_SEL         RXD_IO_HB1
+/*MT6169*/#define    LTE_Band5_RXD_IO_SEL         RXD_IO_LB2
 /*MT6169*/#define    LTE_Band7_RXD_IO_SEL         RXD_IO_HB2
 /*MT6169*/#define    LTE_Band8_RXD_IO_SEL         RXD_IO_LB3
 /*MT6169*/#define    LTE_Band27_RXD_IO_SEL        RXD_IO_LB2
 /*MT6169*/#define    LTE_Band28_RXD_IO_SEL        RXD_IO_LB2
 /*MT6169*/#define    LTE_Band28_2_RXD_IO_SEL      RXD_IO_LB2
-/*MT6169*/#define    LTE_Band38_RXD_IO_SEL        RXD_IO_HB3
+/*MT6169*/#define    LTE_Band38_RXD_IO_SEL        RXD_IO_HB2
 /*MT6169*/#define    LTE_Band39_RXD_IO_SEL        RXD_IO_MB2
 /*MT6169*/#define    LTE_Band40_RXD_IO_SEL        RXD_IO_HB3
-/*MT6169*/#define    LTE_Band41_RXD_IO_SEL        RXD_IO_HB3
-/*MT6169*/#define    LTE_Band41_2_RXD_IO_SEL      RXD_IO_HB3
+/*MT6169*/#define    LTE_Band41_RXD_IO_SEL        RXD_IO_HB2
+/*MT6169*/#define    LTE_Band41_2_RXD_IO_SEL      RXD_IO_HB2
 
 /*MT6169*/
 /*MT6169*//*------------------------------------------------------*/
@@ -256,19 +256,19 @@
 /*MT6169*//*  MB1,MB2 => freq: 1400MHz ~ 2025MHz                  */
 /*MT6169*//*  LB1-LB4 => freq: 699MHz ~ 915MHz                    */
 /*MT6169*//*------------------------------------------------------*/
-/*MT6169*/#define    LTE_Band1_TX_IO_SEL          TX_IO_MB2
-/*MT6169*/#define    LTE_Band3_TX_IO_SEL          TX_IO_MB2
-/*MT6169*/#define    LTE_Band5_TX_IO_SEL          TX_IO_LB2
+/*MT6169*/#define    LTE_Band1_TX_IO_SEL          TX_IO_MB1
+/*MT6169*/#define    LTE_Band3_TX_IO_SEL          TX_IO_MB1
+/*MT6169*/#define    LTE_Band5_TX_IO_SEL          TX_IO_LB4
 /*MT6169*/#define    LTE_Band7_TX_IO_SEL          TX_IO_HB1
-/*MT6169*/#define    LTE_Band8_TX_IO_SEL          TX_IO_LB2
+/*MT6169*/#define    LTE_Band8_TX_IO_SEL          TX_IO_LB4
 /*MT6169*/#define    LTE_Band27_TX_IO_SEL         TX_IO_LB2
 /*MT6169*/#define    LTE_Band28_TX_IO_SEL         TX_IO_LB2
 /*MT6169*/#define    LTE_Band28_2_TX_IO_SEL       TX_IO_LB2
-/*MT6169*/#define    LTE_Band38_TX_IO_SEL         TX_IO_HB1
+/*MT6169*/#define    LTE_Band38_TX_IO_SEL         TX_IO_HB2
 /*MT6169*/#define    LTE_Band39_TX_IO_SEL         TX_IO_MB2	
-/*MT6169*/#define    LTE_Band40_TX_IO_SEL         TX_IO_HB1
-/*MT6169*/#define    LTE_Band41_TX_IO_SEL         TX_IO_HB1
-/*MT6169*/#define    LTE_Band41_2_TX_IO_SEL       TX_IO_HB1
+/*MT6169*/#define    LTE_Band40_TX_IO_SEL         TX_IO_HB2
+/*MT6169*/#define    LTE_Band41_TX_IO_SEL         TX_IO_HB2
+/*MT6169*/#define    LTE_Band41_2_TX_IO_SEL       TX_IO_HB2
 /*MT6169*/
 /*MT6169*//*------------------------------------------------------*/
 /*MT6169*//*  BAND_INDICATOR1 ~ BAND_INDICATOR14                  */
@@ -276,9 +276,9 @@
 /*MT6169*/#define    BAND_INDICATOR1              LTE_Band1
 /*MT6169*/#define    BAND_INDICATOR2              LTE_Band3
 /*MT6169*/#define    BAND_INDICATOR3              LTE_Band5
-/*MT6169*/#define    BAND_INDICATOR4              LTE_Band7
-/*MT6169*/#define    BAND_INDICATOR5              LTE_Band8
-/*MT6169*/#define    BAND_INDICATOR6              LTE_Band28
+/*MT6169*/#define    BAND_INDICATOR4              LTE_Band8
+/*MT6169*/#define    BAND_INDICATOR5              LTE_BandNone
+/*MT6169*/#define    BAND_INDICATOR6              LTE_BandNone
 /*MT6169*/#define    BAND_INDICATOR7              LTE_Band38
 /*MT6169*/#define    BAND_INDICATOR8              LTE_Band39
 /*MT6169*/#define    BAND_INDICATOR9              LTE_Band40
@@ -288,20 +288,26 @@
 /*MT6169*/#define    BAND_INDICATOR13             LTE_BandNone
 /*MT6169*/#define    BAND_INDICATOR14             LTE_BandNone
 /*MT6169*/
+/*MT6169*//*-------------------------------------*/
+/*MT6169*//*         4G reuse 2G PA config       */
+/*MT6169*//*-------------------------------------*/
+/*MT6169*/#define LTE_Band39_VPA_SOURCE    VPA_SOURCE_HW_V_BATTERY
+/*MT6169*/
+/*MT6169*//*-------------------------------------*/
 /*MT6169*/#if defined(__CDMA2000_RAT__)
 /*MT6169*//*------------------------------------------------------*/
 /*MT6169*//*  BAND_INDICATOR1 ~ BAND_INDICATOR14 for SVLTE        */
 /*MT6169*//*------------------------------------------------------*/
-/*MT6169*/#define    BAND_SVLTE_INDICATOR1        LTE_Band1
-/*MT6169*/#define    BAND_SVLTE_INDICATOR2        LTE_Band3
-/*MT6169*/#define    BAND_SVLTE_INDICATOR3        LTE_Band5
-/*MT6169*/#define    BAND_SVLTE_INDICATOR4        LTE_Band7
+/*MT6169*/#define    BAND_SVLTE_INDICATOR1        LTE_BandNone
+/*MT6169*/#define    BAND_SVLTE_INDICATOR2        LTE_BandNone
+/*MT6169*/#define    BAND_SVLTE_INDICATOR3        LTE_BandNone
+/*MT6169*/#define    BAND_SVLTE_INDICATOR4        LTE_BandNone
 /*MT6169*/#define    BAND_SVLTE_INDICATOR5        LTE_BandNone
 /*MT6169*/#define    BAND_SVLTE_INDICATOR6        LTE_BandNone
-/*MT6169*/#define    BAND_SVLTE_INDICATOR7        LTE_Band38
-/*MT6169*/#define    BAND_SVLTE_INDICATOR8        LTE_Band39
-/*MT6169*/#define    BAND_SVLTE_INDICATOR9        LTE_Band40
-/*MT6169*/#define    BAND_SVLTE_INDICATOR10       LTE_Band41
+/*MT6169*/#define    BAND_SVLTE_INDICATOR7        LTE_BandNone
+/*MT6169*/#define    BAND_SVLTE_INDICATOR8        LTE_BandNone
+/*MT6169*/#define    BAND_SVLTE_INDICATOR9        LTE_BandNone
+/*MT6169*/#define    BAND_SVLTE_INDICATOR10       LTE_BandNone
 /*MT6169*/#define    BAND_SVLTE_INDICATOR11       LTE_BandNone
 /*MT6169*/#define    BAND_SVLTE_INDICATOR12       LTE_BandNone
 /*MT6169*/#define    BAND_SVLTE_INDICATOR13       LTE_BandNone
@@ -395,13 +401,6 @@
 /*MT6169*/#define LTE_Band20_DELTA_TC0     0x0000
 /*MT6169*/#define LTE_Band20_DELTA_TC1     0x0000
 /*MT6169*/
-/*MT6169*///* ------------- MPR_BAND26 Start --------------------*/
-/*MT6169*/#define LTE_Band26_MPR_QPSK1      0x0100 // 0x0100
-/*MT6169*/#define LTE_Band26_MPR_16QAM0     0x0100 // 0x0100
-/*MT6169*/#define LTE_Band26_MPR_16QAM1     0x0200 // 0x0200
-/*MT6169*/#define LTE_Band26_DELTA_TC0      0x0000 // 0x0180
-/*MT6169*/#define LTE_Band26_DELTA_TC1      0x0000 // 0x0180
-/*MT6169*/
 /*MT6169*///* ------------- MPR_BAND27 Start --------------------*/
 /*MT6169*/#define LTE_Band27_MPR_QPSK1      0x0100
 /*MT6169*/#define LTE_Band27_MPR_16QAM0     0x0100
@@ -581,29 +580,29 @@
 /*MT6169*/// 3. Since there are only TWO sub-bands, BAND_SPLIT_INDICATOR1_DL_END3 should be 0
 /*MT6169*/// 4. The way to define the UL frequency is the same as the way DL does
 /*MT6169*///
-/*MT6169*/#define BAND_SPLIT_INDICATOR1         LTE_Band28
-/*MT6169*/#define BAND_SPLIT_INDICATOR1_NUM     2     // the num of part of splitting band
-/*MT6169*/#define BAND_SPLIT_INDICATOR1_DL_END1 7806  // the end DL frequency of the 1st part of splitting band PLUS 0.1MHz, unit: 100KHz, set to 0 if no part is split
-/*MT6169*/#define BAND_SPLIT_INDICATOR1_DL_END2 8030  // the end DL frequency of the 2nd part of splitting band PLUS 0.1MHz, unit: 100KHz, set to 0 if no part is split
-/*MT6169*/#define BAND_SPLIT_INDICATOR1_DL_END3 0     // the end DL frequency of the 3rd part of splitting band PLUS 0.1MHz, unit: 100KHz, set to 0 if no part is split or only two parts are split
-/*MT6169*/#define BAND_SPLIT_INDICATOR1_UL_END1 7256  // the end UL frequency of the 1st part of splitting band PLUS 0.1MHz, unit: 100KHz, set to 0 if no part is split
-/*MT6169*/#define BAND_SPLIT_INDICATOR1_UL_END2 7480  // the end UL frequency of the 2nd part of splitting band PLUS 0.1MHz, unit: 100KHz, set to 0 if no part is split
-/*MT6169*/#define BAND_SPLIT_INDICATOR1_UL_END3 0     // the end UL frequency of the 3rd part of splitting band PLUS 0.1MHz, unit: 100KHz, set to 0 if no part is split or only two parts are split
-/*MT6169*/#define BAND_INDICATOR1_POWER_COMP    0     // It is the real HW power difference between bypass path and filter path, Unit: S(6,8) dB
-/*MT6169*/                                            // If bypass > filter by 1.5dB, the value is  384 (= 1.5*256)
-/*MT6169*/                                            // If bypass < filter by 0.5dB, the value is -128 (=-0.5*256)
-/*MT6169*/#define BAND_INDICATOR1_COUPLER_COMP  0     // It is the expected power difference between bypass path and filter path, Unit: S(6,8) dB
-/*MT6169*/                                            // If bypass > filter by 0.5dB, the value is  128 (= 0.5*256)
-/*MT6169*/                                            // If bypass < filter by 1.5dB, the value is -384 (=-1.5*256)
-/*MT6169*/
-/*MT6169*/#define BAND_SPLIT_INDICATOR2         LTE_Band41
-/*MT6169*/#define BAND_SPLIT_INDICATOR2_NUM     2   // the num of part of splitting band
-/*MT6169*/#define BAND_SPLIT_INDICATOR2_DL_END1 26301   // the end DL frequency of the 1st part of splitting band PLUS 0.1MHz, unit: 100KHz, set to 0 if no part is split
-/*MT6169*/#define BAND_SPLIT_INDICATOR2_DL_END2 26900   // the end DL frequency of the 2nd part of splitting band PLUS 0.1MHz, unit: 100KHz, set to 0 if no part is split
-/*MT6169*/#define BAND_SPLIT_INDICATOR2_DL_END3 0   // the end DL frequency of the 3rd part of splitting band PLUS 0.1MHz, unit: 100KHz, set to 0 if no part is split or only two parts are split
-/*MT6169*/#define BAND_SPLIT_INDICATOR2_UL_END1 26301   // the end UL frequency of the 1st part of splitting band PLUS 0.1MHz, unit: 100KHz, set to 0 if no part is split
-/*MT6169*/#define BAND_SPLIT_INDICATOR2_UL_END2 26900   // the end UL frequency of the 2nd part of splitting band PLUS 0.1MHz, unit: 100KHz, set to 0 if no part is split
-/*MT6169*/#define BAND_SPLIT_INDICATOR2_UL_END3 0   // the end UL frequency of the 3rd part of splitting band PLUS 0.1MHz, unit: 100KHz, set to 0 if no part is split or only two parts are split
+/*MT6169*/#define BAND_SPLIT_INDICATOR1         LTE_BandNone
+/*MT6169*/#define BAND_SPLIT_INDICATOR1_NUM     0 // the num of part of splitting band
+/*MT6169*/#define BAND_SPLIT_INDICATOR1_DL_END1 0 // the end DL frequency of the 1st part of splitting band PLUS 0.1MHz, unit: 100KHz, set to 0 if no part is split
+/*MT6169*/#define BAND_SPLIT_INDICATOR1_DL_END2 0 // the end DL frequency of the 2nd part of splitting band PLUS 0.1MHz, unit: 100KHz, set to 0 if no part is split
+/*MT6169*/#define BAND_SPLIT_INDICATOR1_DL_END3 0 // the end DL frequency of the 3rd part of splitting band PLUS 0.1MHz, unit: 100KHz, set to 0 if no part is split or only two parts are split
+/*MT6169*/#define BAND_SPLIT_INDICATOR1_UL_END1 0 // the end UL frequency of the 1st part of splitting band PLUS 0.1MHz, unit: 100KHz, set to 0 if no part is split
+/*MT6169*/#define BAND_SPLIT_INDICATOR1_UL_END2 0 // the end UL frequency of the 2nd part of splitting band PLUS 0.1MHz, unit: 100KHz, set to 0 if no part is split
+/*MT6169*/#define BAND_SPLIT_INDICATOR1_UL_END3 0 // the end UL frequency of the 3rd part of splitting band PLUS 0.1MHz, unit: 100KHz, set to 0 if no part is split or only two parts are split
+/*MT6169*/#define BAND_INDICATOR1_POWER_COMP    512 // It is the real HW power difference between bypass path and filter path, Unit: S(6,8) dB
+/*MT6169*/                                        // If bypass > filter by 1.5dB, the value is  384 (= 1.5*256)
+/*MT6169*/                                        // If bypass < filter by 0.5dB, the value is -128 (=-0.5*256)
+/*MT6169*/#define BAND_INDICATOR1_COUPLER_COMP  0 // It is the expected power difference between bypass path and filter path, Unit: S(6,8) dB
+/*MT6169*/                                        // If bypass > filter by 0.5dB, the value is  128 (= 0.5*256)
+/*MT6169*/                                        // If bypass < filter by 1.5dB, the value is -384 (=-1.5*256)
+/*MT6169*/
+/*MT6169*/#define BAND_SPLIT_INDICATOR2         LTE_BandNone
+/*MT6169*/#define BAND_SPLIT_INDICATOR2_NUM     0 // the num of part of splitting band
+/*MT6169*/#define BAND_SPLIT_INDICATOR2_DL_END1 0 // the end DL frequency of the 1st part of splitting band PLUS 0.1MHz, unit: 100KHz, set to 0 if no part is split
+/*MT6169*/#define BAND_SPLIT_INDICATOR2_DL_END2 0 // the end DL frequency of the 2nd part of splitting band PLUS 0.1MHz, unit: 100KHz, set to 0 if no part is split
+/*MT6169*/#define BAND_SPLIT_INDICATOR2_DL_END3 0 // the end DL frequency of the 3rd part of splitting band PLUS 0.1MHz, unit: 100KHz, set to 0 if no part is split or only two parts are split
+/*MT6169*/#define BAND_SPLIT_INDICATOR2_UL_END1 0 // the end UL frequency of the 1st part of splitting band PLUS 0.1MHz, unit: 100KHz, set to 0 if no part is split
+/*MT6169*/#define BAND_SPLIT_INDICATOR2_UL_END2 0 // the end UL frequency of the 2nd part of splitting band PLUS 0.1MHz, unit: 100KHz, set to 0 if no part is split
+/*MT6169*/#define BAND_SPLIT_INDICATOR2_UL_END3 0 // the end UL frequency of the 3rd part of splitting band PLUS 0.1MHz, unit: 100KHz, set to 0 if no part is split or only two parts are split
 /*MT6169*/#define BAND_INDICATOR2_POWER_COMP    512 // It is the real HW power difference between bypass path and filter path, Unit: S(6,8) dB
 /*MT6169*/                                          // If bypass > filter by 1.5dB, the value is  384 (= 1.5*256)
 /*MT6169*/                                          // If bypass < filter by 0.5dB, the value is -128 (=-0.5*256)
@@ -805,20 +804,20 @@
 /*MT6169*/
 /*MT6169*/#if defined(__TAS_FOR_C2K_ONOFF_SUPPORT__)
 /*MT6169*/#define LTE_TAS_ENA                   0                //1/0: enable/disable the transmit antenna selection control
-/*MT6169*/#define LTE_TAS_FOR_C2K_ENA           0                //1/0: enable/disable the TAS feature for C2K
+/*MT6169*/#define LTE_TAS_FOR_C2K_ENA           1                //1/0: enable/disable the TAS feature for C2K
 /*MT6169*/#else
 /*MT6169*/   #if defined(__TAS_SUPPORT__)
 /*MT6169*/#define LTE_TAS_ENA                   1                //1/0: enable/disable the transmit antenna selection control
-/*MT6169*/#define LTE_TAS_FOR_C2K_ENA           0                //1/0: enable/disable the TAS feature for C2K
+/*MT6169*/#define LTE_TAS_FOR_C2K_ENA           1                //1/0: enable/disable the TAS feature for C2K
 /*MT6169*/   #else
 /*MT6169*/#define LTE_TAS_ENA                   0                //1/0: enable/disable the transmit antenna selection control
-/*MT6169*/#define LTE_TAS_FOR_C2K_ENA           0                //1/0: enable/disable the TAS feature for C2K
+/*MT6169*/#define LTE_TAS_FOR_C2K_ENA           1                //1/0: enable/disable the TAS feature for C2K
 /*MT6169*/   #endif
 /*MT6169*/#endif
 /*MT6169*/#define LTE_TAS_WITH_TEST_SIM_ENA     0                //1/0: enable/disable the transmit antenna selection control when the test sim is inserted
 /*MT6169*/
 /*MT6169*/#define LTE_TAS_PIN_NULL              -1               //Do not modify this definition
-/*MT6169*/#define LTE_TAS_PIN1                  LTE_TAS_PIN_NULL //the 1st BPI pin number for the transmit antenna selection control
+/*MT6169*/#define LTE_TAS_PIN1                  12 //the 1st BPI pin number for the transmit antenna selection control
 /*MT6169*/#define LTE_TAS_PIN2                  LTE_TAS_PIN_NULL //the 2nd BPI pin number for the transmit antenna selection control
 /*MT6169*/#define LTE_TAS_PIN3                  LTE_TAS_PIN_NULL //the 3rd BPI pin number for the transmit antenna selection control
 /*MT6169*/
@@ -853,7 +852,7 @@
 /*MT6169*///                                         var3: the value (1 or 0) for the 3rd transmit antenna selection BPI pin (LTE_TAS_PIN3)
 /*MT6169*/
 /*MT6169*///* ------------- PDATA_BAND1_TAS Start ----------------*/
-/*MT6169*/#define PDATA_LTE_Band1_TAS1          LTE_TAS_BPI_PIN_GEN(0, 0, 0)
+/*MT6169*/#define PDATA_LTE_Band1_TAS1          LTE_TAS_BPI_PIN_GEN(1, 0, 0)
 /*MT6169*/#define PDATA_LTE_Band1_TAS2          LTE_TAS_BPI_PIN_GEN(0, 0, 0)
 /*MT6169*/#define PDATA_LTE_Band1_TAS3          LTE_TAS_BPI_PIN_GEN(0, 0, 0)
 /*MT6169*/#define PDATA_LTE_Band1_TAS4          LTE_TAS_BPI_PIN_GEN(0, 0, 0)
@@ -861,8 +860,24 @@
 /*MT6169*/#define PDATA_LTE_Band1_TAS6          LTE_TAS_BPI_PIN_GEN(0, 0, 0)
 /*MT6169*/#define PDATA_LTE_Band1_TAS7          LTE_TAS_BPI_PIN_GEN(0, 0, 0)
 /*MT6169*/
+/*MT6169*///* ------------- PDATA_BAND3_TAS Start ----------------*/
+/*MT6169*/#define PDATA_LTE_Band3_TAS1          LTE_TAS_BPI_PIN_GEN(1, 0, 0)
+/*MT6169*/#define PDATA_LTE_Band3_TAS2          LTE_TAS_BPI_PIN_GEN(0, 0, 0)
+/*MT6169*/#define PDATA_LTE_Band3_TAS3          LTE_TAS_BPI_PIN_GEN(0, 0, 0)
+/*MT6169*/#define PDATA_LTE_Band3_TAS4          LTE_TAS_BPI_PIN_GEN(0, 0, 0)
+/*MT6169*/#define PDATA_LTE_Band3_TAS5          LTE_TAS_BPI_PIN_GEN(0, 0, 0)
+/*MT6169*/#define PDATA_LTE_Band3_TAS6          LTE_TAS_BPI_PIN_GEN(0, 0, 0)
+/*MT6169*/#define PDATA_LTE_Band3_TAS7          LTE_TAS_BPI_PIN_GEN(0, 0, 0)
+/*MT6169*///* ------------- PDATA_BAND7_TAS Start ----------------*/
+/*MT6169*/#define PDATA_LTE_Band7_TAS1          LTE_TAS_BPI_PIN_GEN(1, 0, 0)
+/*MT6169*/#define PDATA_LTE_Band7_TAS2          LTE_TAS_BPI_PIN_GEN(0, 0, 0)
+/*MT6169*/#define PDATA_LTE_Band7_TAS3          LTE_TAS_BPI_PIN_GEN(0, 0, 0)
+/*MT6169*/#define PDATA_LTE_Band7_TAS4          LTE_TAS_BPI_PIN_GEN(0, 0, 0)
+/*MT6169*/#define PDATA_LTE_Band7_TAS5          LTE_TAS_BPI_PIN_GEN(0, 0, 0)
+/*MT6169*/#define PDATA_LTE_Band7_TAS6          LTE_TAS_BPI_PIN_GEN(0, 0, 0)
+/*MT6169*/#define PDATA_LTE_Band7_TAS7          LTE_TAS_BPI_PIN_GEN(0, 0, 0)
 /*MT6169*///* ------------- PDATA_BAND38_TAS Start ---------------*/
-/*MT6169*/#define PDATA_LTE_Band38_TAS1         LTE_TAS_BPI_PIN_GEN(0, 0, 0)
+/*MT6169*/#define PDATA_LTE_Band38_TAS1         LTE_TAS_BPI_PIN_GEN(1, 0, 0)
 /*MT6169*/#define PDATA_LTE_Band38_TAS2         LTE_TAS_BPI_PIN_GEN(0, 0, 0)
 /*MT6169*/#define PDATA_LTE_Band38_TAS3         LTE_TAS_BPI_PIN_GEN(0, 0, 0)
 /*MT6169*/#define PDATA_LTE_Band38_TAS4         LTE_TAS_BPI_PIN_GEN(0, 0, 0)
@@ -870,5 +885,32 @@
 /*MT6169*/#define PDATA_LTE_Band38_TAS6         LTE_TAS_BPI_PIN_GEN(0, 0, 0)
 /*MT6169*/#define PDATA_LTE_Band38_TAS7         LTE_TAS_BPI_PIN_GEN(0, 0, 0)
 /*MT6169*/
+/*MT6169*///* ------------- PDATA_BAND39_TAS Start ---------------*/
+/*MT6169*/#define PDATA_LTE_Band39_TAS1         LTE_TAS_BPI_PIN_GEN(1, 0, 0)
+/*MT6169*/#define PDATA_LTE_Band39_TAS2         LTE_TAS_BPI_PIN_GEN(0, 0, 0)
+/*MT6169*/#define PDATA_LTE_Band39_TAS3         LTE_TAS_BPI_PIN_GEN(0, 0, 0)
+/*MT6169*/#define PDATA_LTE_Band39_TAS4         LTE_TAS_BPI_PIN_GEN(0, 0, 0)
+/*MT6169*/#define PDATA_LTE_Band39_TAS5         LTE_TAS_BPI_PIN_GEN(0, 0, 0)
+/*MT6169*/#define PDATA_LTE_Band39_TAS6         LTE_TAS_BPI_PIN_GEN(0, 0, 0)
+/*MT6169*/#define PDATA_LTE_Band39_TAS7         LTE_TAS_BPI_PIN_GEN(0, 0, 0)
+/*MT6169*/
+/*MT6169*///* ------------- PDATA_BAND40_TAS Start ---------------*/
+/*MT6169*/#define PDATA_LTE_Band40_TAS1         LTE_TAS_BPI_PIN_GEN(1, 0, 0)
+/*MT6169*/#define PDATA_LTE_Band40_TAS2         LTE_TAS_BPI_PIN_GEN(0, 0, 0)
+/*MT6169*/#define PDATA_LTE_Band40_TAS3         LTE_TAS_BPI_PIN_GEN(0, 0, 0)
+/*MT6169*/#define PDATA_LTE_Band40_TAS4         LTE_TAS_BPI_PIN_GEN(0, 0, 0)
+/*MT6169*/#define PDATA_LTE_Band40_TAS5         LTE_TAS_BPI_PIN_GEN(0, 0, 0)
+/*MT6169*/#define PDATA_LTE_Band40_TAS6         LTE_TAS_BPI_PIN_GEN(0, 0, 0)
+/*MT6169*/#define PDATA_LTE_Band40_TAS7         LTE_TAS_BPI_PIN_GEN(0, 0, 0)
+/*MT6169*/
+/*MT6169*///* ------------- PDATA_BAND41_TAS Start ---------------*/
+/*MT6169*/#define PDATA_LTE_Band41_TAS1         LTE_TAS_BPI_PIN_GEN(1, 0, 0)
+/*MT6169*/#define PDATA_LTE_Band41_TAS2         LTE_TAS_BPI_PIN_GEN(0, 0, 0)
+/*MT6169*/#define PDATA_LTE_Band41_TAS3         LTE_TAS_BPI_PIN_GEN(0, 0, 0)
+/*MT6169*/#define PDATA_LTE_Band41_TAS4         LTE_TAS_BPI_PIN_GEN(0, 0, 0)
+/*MT6169*/#define PDATA_LTE_Band41_TAS5         LTE_TAS_BPI_PIN_GEN(0, 0, 0)
+/*MT6169*/#define PDATA_LTE_Band41_TAS6         LTE_TAS_BPI_PIN_GEN(0, 0, 0)
+/*MT6169*/#define PDATA_LTE_Band41_TAS7         LTE_TAS_BPI_PIN_GEN(0, 0, 0)
+/*MT6169*/
 /*============================================================================== */
 #endif
diff --git a/lwtg/custom/modem/l1_rf/MT6735_2G_MT6169_CUSTOM/l1d_custom_mipi.c b/lwtg/custom/modem/l1_rf/MT6735_2G_MT6169_CUSTOM/l1d_custom_mipi.c
index 01c1c85..4060f7b 100644
--- a/lwtg/custom/modem/l1_rf/MT6735_2G_MT6169_CUSTOM/l1d_custom_mipi.c
+++ b/lwtg/custom/modem/l1_rf/MT6735_2G_MT6169_CUSTOM/l1d_custom_mipi.c
@@ -65,11 +65,11 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_GSM850=
       },
       /* GGE_MIPI_CTRL_TABLE_GSM850.mipi_rx_ctrl_table.mipi_rxctrl_data[] */
       {  	/*    No.    elm type  ,  port select    	   ,  data format      	        ,usid		      ,{  { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data },   */
-         {  /*  0 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    251           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    251           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    251           , 0x00, 0x0E }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    251           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    251           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  0 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 ,{  {    251           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 ,{  {    251           , 0x00, 0x18 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 ,{  {    251           , 0x00, 0x0D }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 ,{  {    251           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 ,{  {    251           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  5 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0,{  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  6 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0,{  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  7 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0,{  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
@@ -99,31 +99,30 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_GSM850=
    },
    {  
       /* GGE_MIPI_CTRL_TABLE_GSM850.mipi_tx_ctrl_table.mipi_txctrl_event[] */
-      {  /*            element       data idx       event type       ,  event timing  */
-         /*    No.      type   ,  { start, stop },                         ( QB )     */
-         {  /*  0 */  GGE_MIPI_PA  ,  {   0  ,  0   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON0   },
-         {  /*  1 */  GGE_MIPI_PA  ,  {   1  ,  1   },  GGE_MIPI_TRX_OFF     ,   QB_MIPI_TX_OFF0  },
-         {  /*  2 */  GGE_MIPI_ASM ,  {   2  ,  3   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON1   },
-         {  /*  3 */  GGE_MIPI_ASM ,  {   4  ,  4   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON2   },
-         {  /*  4 */  GGE_MIPI_ASM ,  {   5  ,  6   },  GGE_MIPI_TRX_OFF     ,   QB_MIPI_TX_OFF1  },
+      {  /*                element       data idx          event type       ,  event timing      */
+         /*    No.          type   ,  { start, stop },                         ( QB )            */
+         {  /*  0 */  GGE_MIPI_ASM ,  {   0  ,  1   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON1   },
+         {  /*  1 */  GGE_MIPI_ASM ,  {   2  ,  3   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON2   },
+         {  /*  2 */  GGE_MIPI_ASM ,  {   4  ,  5   },  GGE_MIPI_TRX_OFF     ,   QB_MIPI_TX_OFF1  },
+         {  /*  3 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
+         {  /*  4 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  5 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  6 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  7 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  8 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  9 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /* 10 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
-         {  /* 11 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
-         {  /* 12 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
       },
       /* GGE_MIPI_CTRL_TABLE_GSM850.mipi_tx_ctrl_table.mipi_txctrl_data[] */
       {     /* No.       elm type  ,  port select        ,  data format                 ,usid		   , {  { subband arfcn    , addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data },   */
-         {  /*  0 */  GGE_MIPI_PA  ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA0  , {  {    251           , 0x01, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  1 */  GGE_MIPI_PA  ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA0  , {  {    251           , 0x01, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    251           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    251           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    251           , 0x00, 0x0A }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  5 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    251           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  6 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    251           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  0 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 , {  {    251           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 , {  {    251           , 0x00, 0x18 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 , {  {    251           , 0x01, 0x86 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 , {  {    251           , 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, GGE_MIPI_PA_G8 }, }  },
+         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 , {  {    251           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 , {  {    251           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  5 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  6 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  7 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  8 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  9 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
@@ -145,16 +144,14 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_GSM850=
          {  /* 25 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /* 26 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /* 27 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /* 28 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /* 29 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
       },
       /* GGE_MIPI_CTRL_TABLE_GSM850.mipi_tx_ctrl_table.mipi_txctrl_pa_data */
       {  /* GMSK Data */
          /* subband0 data , subband1 data , subband2 data , subband3 data , subband4 data  */
-         {    0x23        ,   0x23        ,   0x23        ,   0x23        ,   0x23           },
+         {    0x0A        ,   0x0A        ,   0x0A        ,   0x0A        ,   0x0A           },
          /* 8PSK Data */
          /* subband0 data , subband1 data , subband2 data , subband3 data , subband4 data  */
-         {    0x27        ,   0x27        ,   0x27        ,   0x27        ,   0x27           },
+         {    0x0B        ,   0x0B        ,   0x0B        ,   0x0B        ,   0x0B           },
       },
    },
    {
@@ -228,11 +225,11 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_GSM900=
       },
       /* GGE_MIPI_CTRL_TABLE_GSM900.mipi_rx_ctrl_table.mipi_rxctrl_data[] */
       {  	/*    No.    elm type  ,  port select    	   ,  data format      	        ,usid		      ,{  { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data },   */
-         {  /*  0 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    124           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    124           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    124           , 0x00, 0x0D }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    124           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    124           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  0 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 ,{  {    124           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 ,{  {    124           , 0x00, 0x18 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 ,{  {    124           , 0x00, 0x02 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 ,{  {    124           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 ,{  {    124           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  5 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0,{  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  6 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0,{  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  7 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0,{  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
@@ -264,29 +261,28 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_GSM900=
       /* GGE_MIPI_CTRL_TABLE_GSM900.mipi_tx_ctrl_table.mipi_txctrl_event[] */
       {  /*            element       data idx       event type       ,  event timing  */
          /*    No.      type   ,  { start, stop },                         ( QB )     */
-         {  /*  0 */  GGE_MIPI_PA  ,  {   0  ,  0   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON0   },
-         {  /*  1 */  GGE_MIPI_PA  ,  {   1  ,  1   },  GGE_MIPI_TRX_OFF     ,   QB_MIPI_TX_OFF0  },
-         {  /*  2 */  GGE_MIPI_ASM ,  {   2  ,  3   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON1   },
-         {  /*  3 */  GGE_MIPI_ASM ,  {   4  ,  4   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON2   },
-         {  /*  4 */  GGE_MIPI_ASM ,  {   5  ,  6   },  GGE_MIPI_TRX_OFF     ,   QB_MIPI_TX_OFF1  },
+         {  /*  0 */  GGE_MIPI_ASM ,  {   0  ,  1   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON1   },
+         {  /*  1 */  GGE_MIPI_ASM ,  {   2  ,  3   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON2   },
+         {  /*  2 */  GGE_MIPI_ASM ,  {   4  ,  5   },  GGE_MIPI_TRX_OFF     ,   QB_MIPI_TX_OFF1  },
+         {  /*  3 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
+         {  /*  4 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  5 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  6 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  7 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  8 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  9 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /* 10 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
-         {  /* 11 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
-         {  /* 12 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
       },
       /* GGE_MIPI_CTRL_TABLE_GSM900.mipi_tx_ctrl_table.mipi_txctrl_data[] */
       {     /* No.       elm type  ,  port select        ,  data format                 ,usid		  , {  { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data },   */
-         {  /*  0 */  GGE_MIPI_PA  ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA0  , {  {    124           , 0x01, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  1 */  GGE_MIPI_PA  ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA0  , {  {    124           , 0x01, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    124           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    124           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    124           , 0x00, 0x0A }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  5 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    124           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  6 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    124           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  0 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 , {  {    124           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 , {  {    124           , 0x00, 0x18 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 , {  {    124           , 0x01, 0x86 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 , {  {    124           , 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, GGE_MIPI_PA_G8 }, }  },
+         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 , {  {    124           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 , {  {    124           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  5 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  6 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  7 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  8 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  9 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
@@ -308,16 +304,14 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_GSM900=
          {  /* 25 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /* 26 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /* 27 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /* 28 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /* 29 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
       },
       /* GGE_MIPI_CTRL_TABLE_GSM900.mipi_tx_ctrl_table.mipi_txctrl_pa_data */
       {  /* GMSK Data */
          /* subband0 data , subband1 data , subband2 data , subband3 data , subband4 data  */
-         {    0x23        ,   0x23        ,   0x23        ,   0x23        ,   0x23           },
+         {    0x0A        ,   0x0A        ,   0x0A        ,   0x0A        ,   0x0A           },
          /* 8PSK Data */
          /* subband0 data , subband1 data , subband2 data , subband3 data , subband4 data  */
-         {    0x27        ,   0x27        ,   0x27        ,   0x27        ,   0x27           },
+         {    0x0B        ,   0x0B        ,   0x0B        ,   0x0B        ,   0x0B           },
       }
    },
    {
@@ -554,11 +548,11 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_DCS1800=
       },
       /* GGE_MIPI_CTRL_TABLE_DCS1800.mipi_rx_ctrl_table.mipi_rxctrl_data[] */
       {  	/*    No.    elm type  ,  port select    	   ,  data format      	        ,usid		      ,{  { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data },   */
-         {  /*  0 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    885           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    885           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    885           , 0x00, 0x01 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    885           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    885           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  0 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 ,{  {    885           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 ,{  {    885           , 0x00, 0x18 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 ,{  {    885           , 0x00, 0x18 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 ,{  {    885           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 ,{  {    885           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  5 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0,{  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  6 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0,{  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  7 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0,{  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
@@ -588,31 +582,30 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_DCS1800=
    },
    {
       /* GGE_MIPI_CTRL_TABLE_DCS1800.mipi_tx_ctrl_table.mipi_txctrl_event[] */
-      {  /*            element       data idx       event type       ,  event timing  */
-         /*    No.      type   ,  { start, stop },                         ( QB )     */
-         {  /*  0 */  GGE_MIPI_PA  ,  {   0  ,  0   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON0   },
-         {  /*  1 */  GGE_MIPI_PA  ,  {   1  ,  1   },  GGE_MIPI_TRX_OFF     ,   QB_MIPI_TX_OFF0  },
-         {  /*  2 */  GGE_MIPI_ASM ,  {   2  ,  3   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON1   },
-         {  /*  3 */  GGE_MIPI_ASM ,  {   4  ,  4   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON2   },
-         {  /*  4 */  GGE_MIPI_ASM ,  {   5  ,  6   },  GGE_MIPI_TRX_OFF     ,   QB_MIPI_TX_OFF1  },
+      {  /*                element       data idx          event type       ,  event timing      */
+         /*    No.          type   ,  { start, stop },                         ( QB )            */
+         {  /*  0 */  GGE_MIPI_ASM ,  {   0  ,  1   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON1   },
+         {  /*  1 */  GGE_MIPI_ASM ,  {   2  ,  3   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON2   },
+         {  /*  2 */  GGE_MIPI_ASM ,  {   4  ,  5   },  GGE_MIPI_TRX_OFF     ,   QB_MIPI_TX_OFF1  },
+         {  /*  3 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
+         {  /*  4 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  5 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  6 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  7 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  8 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  9 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /* 10 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
-         {  /* 11 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
-         {  /* 12 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
       },
       /* GGE_MIPI_CTRL_TABLE_DCS1800.mipi_tx_ctrl_table.mipi_txctrl_data[] */
       {     /* No.       elm type  ,  port select        ,  data format                 ,usid		  , {  { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data },   */
-         {  /*  0 */  GGE_MIPI_PA  ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA0  , {  {    885           , 0x01, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  1 */  GGE_MIPI_PA  ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA0  , {  {    885           , 0x01, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    885           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    885           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    885           , 0x00, 0x08 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  5 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    885           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  6 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    885           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  0 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 , {  {    885           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 , {  {    885           , 0x00, 0x18 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 , {  {    885           , 0x01, 0x4E }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 , {  {    885           , 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, GGE_MIPI_PA_G8 }, }  },
+         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 , {  {    885           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 , {  {    885           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  5 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  6 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  7 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  8 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  9 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
@@ -634,16 +627,14 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_DCS1800=
          {  /* 25 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /* 26 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /* 27 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /* 28 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /* 29 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
       },
       /* GGE_MIPI_CTRL_TABLE_DCS1800.mipi_tx_ctrl_table.mipi_txctrl_pa_data */
       {  /* GMSK Data */
          /* subband0 data , subband1 data , subband2 data , subband3 data , subband4 data  */
-         {    0x33        ,   0x33        ,   0x33        ,   0x33        ,   0x33           },
+         {    0x0E        ,   0x0E        ,   0x0E        ,   0x0E        ,   0x0E           },
          /* 8PSK Data */
          /* subband0 data , subband1 data , subband2 data , subband3 data , subband4 data  */
-         {    0x37        ,   0x37        ,   0x37        ,   0x37        ,   0x37           },
+         {    0x0F        ,   0x0F        ,   0x0F        ,   0x0F        ,   0x0F           },
       }
    },
    {
@@ -718,11 +709,11 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_PCS1900=
       },
       /* GGE_MIPI_CTRL_TABLE_PCS1900.mipi_rx_ctrl_table.mipi_rxctrl_data[] */
       {  	/*    No.    elm type  ,  port select    	   ,  data format      	        ,usid		      ,{  { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data },   */
-         {  /*  0 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    810           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    810           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    810           , 0x00, 0x10 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    810           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 ,{  {    810           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  0 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 ,{  {    810           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 ,{  {    810           , 0x00, 0x18 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 ,{  {    810           , 0x00, 0x09 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 ,{  {    810           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 ,{  {    810           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  5 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0,{  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  6 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0,{  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  7 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0,{  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
@@ -752,31 +743,30 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_PCS1900=
    },
    {
       /* GGE_MIPI_CTRL_TABLE_PCS1900.mipi_tx_ctrl_table.mipi_txctrl_event[] */
-      {  /*            element       data idx       event type       ,  event timing  */
-         /*    No.      type   ,  { start, stop },                         ( QB )     */
-         {  /*  0 */  GGE_MIPI_PA  ,  {   0  ,  0   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON0   },
-         {  /*  1 */  GGE_MIPI_PA  ,  {   1  ,  1   },  GGE_MIPI_TRX_OFF     ,   QB_MIPI_TX_OFF0  },
-         {  /*  2 */  GGE_MIPI_ASM ,  {   2  ,  3   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON1   },
-         {  /*  3 */  GGE_MIPI_ASM ,  {   4  ,  4   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON2   },
-         {  /*  4 */  GGE_MIPI_ASM ,  {   5  ,  6   },  GGE_MIPI_TRX_OFF     ,   QB_MIPI_TX_OFF1  },
+      {  /*                element       data idx          event type       ,  event timing      */
+         /*    No.          type   ,  { start, stop },                         ( QB )            */
+         {  /*  0 */  GGE_MIPI_ASM ,  {   0  ,  1   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON1   },
+         {  /*  1 */  GGE_MIPI_ASM ,  {   2  ,  3   },  GGE_MIPI_TRX_ON      ,   QB_MIPI_TX_ON2   },
+         {  /*  2 */  GGE_MIPI_ASM ,  {   4  ,  5   },  GGE_MIPI_TRX_OFF     ,   QB_MIPI_TX_OFF1  },
+         {  /*  3 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
+         {  /*  4 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  5 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  6 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  7 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  8 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /*  9 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
          {  /* 10 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
-         {  /* 11 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
-         {  /* 12 */  GGE_MIPI_NULL,  {   0  ,  0   },  GGE_MIPI_EVENT_NULL  ,        0           },
       },
       /* GGE_MIPI_CTRL_TABLE_PCS1900.mipi_tx_ctrl_table.mipi_txctrl_data[] */
-      {     /* No.       elm type  ,  port select        ,  data format                 ,usid		  , {  { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data },   */
-         {  /*  0 */  GGE_MIPI_PA  ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA0  , {  {    810           , 0x01, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  1 */  GGE_MIPI_PA  ,  GGE_MIPI_PORT0     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA0  , {  {    810           , 0x01, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    810           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    810           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    810           , 0x00, 0x08 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  5 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    810           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /*  6 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_ASM0 , {  {    810           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+      {     /* No.       elm type  ,  port select        ,  data format               ,usid           , {  { subband arfcn    , addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data }, { subband arfcn, addr, data },   */
+         {  /*  0 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 , {  {    810           , 0x1C, 0x38 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 , {  {    810           , 0x00, 0x18 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  1 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 , {  {    810           , 0x01, 0x4E }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  2 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 , {  {    810           , 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, GGE_MIPI_PA_G8 }, {    GGE_NULL_ARFCN, 0x00, GGE_MIPI_PA_G8 }, }  },
+         {  /*  3 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 , {  {    810           , 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  4 */  GGE_MIPI_ASM ,  GGE_MIPI_PORT1     ,  GGE_MIPI_REG_W            ,MIPI_USID_PA1 , {  {    810           , 0x1C, 0xB8 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  5 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
+         {  /*  6 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  7 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  8 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /*  9 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
@@ -798,16 +788,14 @@ sGGE_MIPI_CTRL_TABLE_BAND GGE_MIPI_CTRL_TABLE_PCS1900=
          {  /* 25 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /* 26 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
          {  /* 27 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /* 28 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
-         {  /* 29 */  GGE_MIPI_NULL,  GGE_MIPI_DATA_NULL ,  GGE_MIPI_REG_W_NULL       ,MIPI_USID_INIT0, {  {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, {    GGE_NULL_ARFCN, 0x00, 0x00 }, }  },
       },
       /* GGE_MIPI_CTRL_TABLE_PCS1900.mipi_tx_ctrl_table.mipi_txctrl_pa_data */
       {  /* GMSK Data */
          /* subband0 data , subband1 data , subband2 data , subband3 data , subband4 data  */
-         {    0x33        ,   0x33        ,   0x33        ,   0x33        ,   0x33           },
+         {    0x0E        ,   0x0E        ,   0x0E        ,   0x0E        ,   0x0E           },
          /* 8PSK Data */
          /* subband0 data , subband1 data , subband2 data , subband3 data , subband4 data  */
-         {    0x37        ,   0x37        ,   0x37        ,   0x37        ,   0x37           },
+         {    0x0F        ,   0x0F        ,   0x0F        ,   0x0F        ,   0x0F           },
       }       
    },
    {
diff --git a/lwtg/custom/modem/l1_rf/MT6735_2G_MT6169_CUSTOM/l1d_custom_rf.h b/lwtg/custom/modem/l1_rf/MT6735_2G_MT6169_CUSTOM/l1d_custom_rf.h
index 61b4b20..7bfe5d6 100644
--- a/lwtg/custom/modem/l1_rf/MT6735_2G_MT6169_CUSTOM/l1d_custom_rf.h
+++ b/lwtg/custom/modem/l1_rf/MT6735_2G_MT6169_CUSTOM/l1d_custom_rf.h
@@ -107,50 +107,50 @@
 /*MT6169*/
 /*MT6169*/ #if IS_2G_MIPI_ENABLE
 /*MT6169*/ #define  PDATA_8PSK              0x00000000                              /*MIPI ENABLE*/
-/*MT6169*/ #define  PDATA_GSM850_PR1       (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
-/*MT6169*/ #define  PDATA_GSM850_PR2       (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
+/*MT6169*/ #define  PDATA_GSM850_PR1       (0x00010000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
+/*MT6169*/ #define  PDATA_GSM850_PR2       (0x00010000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_GSM850_PR3       (0x00000000                             )/*MIPI ENABLE*/
-/*MT6169*/ #define  PDATA_GSM_PR1          (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
-/*MT6169*/ #define  PDATA_GSM_PR2          (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
+/*MT6169*/ #define  PDATA_GSM_PR1          (0x00010000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
+/*MT6169*/ #define  PDATA_GSM_PR2          (0x00010000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_GSM_PR3          (0x00000000                             )/*MIPI ENABLE*/
-/*MT6169*/ #define  PDATA_DCS_PR1          (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
-/*MT6169*/ #define  PDATA_DCS_PR2          (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
+/*MT6169*/ #define  PDATA_DCS_PR1          (0x01010000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
+/*MT6169*/ #define  PDATA_DCS_PR2          (0x01010000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_DCS_PR3          (0x00000000                             )/*MIPI ENABLE*/
-/*MT6169*/ #define  PDATA_PCS_PR1          (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
-/*MT6169*/ #define  PDATA_PCS_PR2          (0x00000001           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
+/*MT6169*/ #define  PDATA_PCS_PR1          (0x00010000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
+/*MT6169*/ #define  PDATA_PCS_PR2          (0x00010000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_PCS_PR3          (0x00000000                             )/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_GSM850_PT1       (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
-/*MT6169*/ #define  PDATA_GSM850_PT2       (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
-/*MT6169*/ #define  PDATA_GSM850_PT2B      (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
+/*MT6169*/ #define  PDATA_GSM850_PT2       (0x00010000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
+/*MT6169*/ #define  PDATA_GSM850_PT2B      (0x00010000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_GSM850_PT3       (0x00000000                             )/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_GSM850_PT2M1_G8  (0x00000000|PDATA_8PSK|PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_GSM850_PT2M2_G8  (0x00000000|PDATA_8PSK|PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_GSM850_PT2M1_8G  (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_GSM850_PT2M2_8G  (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_GSM_PT1          (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
-/*MT6169*/ #define  PDATA_GSM_PT2          (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
-/*MT6169*/ #define  PDATA_GSM_PT2B         (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
+/*MT6169*/ #define  PDATA_GSM_PT2          (0x00010000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
+/*MT6169*/ #define  PDATA_GSM_PT2B         (0x00010000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_GSM_PT3          (0x00000000                             )/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_GSM_PT2M1_G8     (0x00000000|PDATA_8PSK|PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_GSM_PT2M2_G8     (0x00000000|PDATA_8PSK|PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_GSM_PT2M1_8G     (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_GSM_PT2M2_8G     (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_DCS_PT1          (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
-/*MT6169*/ #define  PDATA_DCS_PT2          (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
-/*MT6169*/ #define  PDATA_DCS_PT2B         (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
+/*MT6169*/ #define  PDATA_DCS_PT2          (0x00010000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
+/*MT6169*/ #define  PDATA_DCS_PT2B         (0x00010000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_DCS_PT3          (0x00000000                             )/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_DCS_PT2M1_G8     (0x00000000|PDATA_8PSK|PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_DCS_PT2M2_G8     (0x00000000|PDATA_8PSK|PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_DCS_PT2M1_8G     (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_DCS_PT2M2_8G     (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_PCS_PT1          (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
-/*MT6169*/ #define  PDATA_PCS_PT2          (0x00000001           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
-/*MT6169*/ #define  PDATA_PCS_PT2B         (0x00000001           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
+/*MT6169*/ #define  PDATA_PCS_PT2          (0x00010000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
+/*MT6169*/ #define  PDATA_PCS_PT2B         (0x00010000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_PCS_PT3          (0x00000000                             )/*MIPI ENABLE*/
-/*MT6169*/ #define  PDATA_PCS_PT2M1_G8     (0x00000001|PDATA_8PSK|PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
-/*MT6169*/ #define  PDATA_PCS_PT2M2_G8     (0x00000001|PDATA_8PSK|PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
-/*MT6169*/ #define  PDATA_PCS_PT2M1_8G     (0x00000001           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
-/*MT6169*/ #define  PDATA_PCS_PT2M2_8G     (0x00000001           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
+/*MT6169*/ #define  PDATA_PCS_PT2M1_G8     (0x00000000|PDATA_8PSK|PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
+/*MT6169*/ #define  PDATA_PCS_PT2M2_G8     (0x00000000|PDATA_8PSK|PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
+/*MT6169*/ #define  PDATA_PCS_PT2M1_8G     (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
+/*MT6169*/ #define  PDATA_PCS_PT2M2_8G     (0x00000000           |PDATA_GSM_ERR_DET)/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_INIT             (0x00000000                             )/*MIPI ENABLE*/
 /*MT6169*/ #define  PDATA_IDLE             (0x00000000                             )/*MIPI ENABLE*/
 /*MT6169*/ #else
@@ -262,14 +262,14 @@
 /*MT6169*/
 /*MT6169*/ #if IS_2G_MIPI_ENABLE
 /*MT6169*/ #define GSM850_PATH_SEL IORX_LB2/*MIPI ENABLE*/
-/*MT6169*/ #define GSM_PATH_SEL    IORX_LB1/*MIPI ENABLE*/
-/*MT6169*/ #define DCS_PATH_SEL    IORX_HB3/*MIPI ENABLE*/
-/*MT6169*/ #define PCS_PATH_SEL    IORX_MB1/*MIPI ENABLE*/
+/*MT6169*/ #define GSM_PATH_SEL    IORX_LB3/*MIPI ENABLE*/
+/*MT6169*/ #define DCS_PATH_SEL    IORX_MB1/*MIPI ENABLE*/
+/*MT6169*/ #define PCS_PATH_SEL    IORX_HB3/*MIPI ENABLE*/
 /*MT6169*/ #else
-/*MT6169*/ #define GSM850_PATH_SEL IORX_LB1/*MIPI DISABLE*/
+/*MT6169*/ #define GSM850_PATH_SEL IORX_LB3/*MIPI DISABLE*/
 /*MT6169*/ #define GSM_PATH_SEL    IORX_LB2/*MIPI DISABLE*/
-/*MT6169*/ #define DCS_PATH_SEL    IORX_MB1/*MIPI DISABLE*/
-/*MT6169*/ #define PCS_PATH_SEL    IORX_HB1/*MIPI DISABLE*/
+/*MT6169*/ #define DCS_PATH_SEL    IORX_HB1/*MIPI DISABLE*/
+/*MT6169*/ #define PCS_PATH_SEL    IORX_MB1/*MIPI DISABLE*/
 /*MT6169*/ #endif
 /*MT6169*/
 /*MT6169*/ /**************************************/
@@ -288,8 +288,8 @@
 /*MT6169*/ #if IS_2G_MIPI_ENABLE
 /*MT6169*/ #define GSM850_PORT_SEL IOTX_LB3/*MIPI ENABLE*/
 /*MT6169*/ #define GSM_PORT_SEL    IOTX_LB3/*MIPI ENABLE*/
-/*MT6169*/ #define DCS_PORT_SEL    IOTX_MB1/*MIPI ENABLE*/
-/*MT6169*/ #define PCS_PORT_SEL    IOTX_MB1/*MIPI ENABLE*/
+/*MT6169*/ #define DCS_PORT_SEL    IOTX_MB2/*MIPI ENABLE*/
+/*MT6169*/ #define PCS_PORT_SEL    IOTX_MB2/*MIPI ENABLE*/
 /*MT6169*/ #else
 /*MT6169*/ #define GSM850_PORT_SEL IOTX_LB3/*MIPI DISABLE*/
 /*MT6169*/ #define GSM_PORT_SEL    IOTX_LB3/*MIPI DISABLE*/
@@ -321,7 +321,7 @@
 /*MT6169*/ #define CLK1_EN                         1 /* CLK1 is enabled for BB */
 /*MT6169*/ #define CLK2_EN                         0
 /*MT6169*/ #define CLK3_EN                         0
-/*MT6169*/ #define CLK4_EN                         0
+/*MT6169*/ #define CLK4_EN                         1
 /*MT6169*/
 /*MT6169*/ /*----------------------------------------------*/
 /*MT6169*/ /*   TX power rollback parameter                */
@@ -585,10 +585,10 @@
 /*MT6169*/ #define L1D_EN_TAS_WITH_TEST_SIM           0              /* 0: off   1: enable TS feature with Test SIM                                */
 /*MT6169*/ #define L1D_EN_BAND                        0xF            /* b0:band 850,b1:band 900,b2:band 1800,b3:band 1900                          */
 /*MT6169*/ #define L1D_ANT_SEL_INIT                   0              /* Default antenna                                                            */
-/*MT6169*/ #define L1D_EN_TAS_FOR_C2K                 0              /* 0: off   1: enable TAS for C2K feature                                     */
+/*MT6169*/ #define L1D_EN_TAS_FOR_C2K                 1              /* 0: off   1: enable TAS for C2K feature                                     */
 /*MT6169*/
 /*MT6169*/ #define L1D_TAS_PIN_NULL                  -1                 // Do not modify this define
-/*MT6169*/ #define L1D_TAS_PIN1                       0                 // the 1st BPI pin number for the antenna swap control
+/*MT6169*/ #define L1D_TAS_PIN1                       12                 // the 1st BPI pin number for the antenna swap control
 /*MT6169*/ #define L1D_TAS_PIN2                       L1D_TAS_PIN_NULL  // the 2nd BPI pin number for the antenna swap control
 /*MT6169*/ #define L1D_TAS_PIN3                       L1D_TAS_PIN_NULL  // the 3rd BPI pin number for the antenna swap control
 /*MT6169*/
diff --git a/lwtg/custom/modem/mml1_rf/MT6735_MMRF_CUSTOM/mml1_custom_mipi.c b/lwtg/custom/modem/mml1_rf/MT6735_MMRF_CUSTOM/mml1_custom_mipi.c
index 36c571f..1b3a83b 100644
--- a/lwtg/custom/modem/mml1_rf/MT6735_MMRF_CUSTOM/mml1_custom_mipi.c
+++ b/lwtg/custom/modem/mml1_rf/MT6735_MMRF_CUSTOM/mml1_custom_mipi.c
@@ -105,7 +105,7 @@ MML1_MIPI_INITIAL_CW_T MML1_MIPI_INITIAL_CW_set1[MML1_MIPI_MAX_INITIAL_CW_NUM] =
 MML1_MIPI_USID_CHANGE_T MML1_MIPI_USID_CHANGE_TABLE[MML1_MIPI_MAX_USID_CHANGE_NUM] =
 {
    // USID change type   , port_sel        , current USID , PRODUCT_ID , MANUFACTORY_ID   new USID
-   {USID_REG_W           , MML1_MIPI_PORT0 , 0xF          , 0x85        , 0x1A5        , 0xE     },
+   {USID_REG_W           , MML1_MIPI_PORT1 , 0xF          , 0x85        , 0x338        , 0xE     },
    {USID_NULL,0,0,0,0,0},
    {USID_NULL,0,0,0,0,0},
    {USID_NULL,0,0,0,0,0},
@@ -122,7 +122,7 @@ MML1_MIPI_USID_CHANGE_T MML1_MIPI_USID_CHANGE_TABLE[MML1_MIPI_MAX_USID_CHANGE_NU
 MML1_MIPI_USID_CHANGE_T MML1_MIPI_USID_CHANGE_TABLE_ReMap_set0[MML1_MIPI_MAX_USID_CHANGE_NUM] =
 {
    // USID change type   , port_sel        , current USID , PRODUCT_ID , MANUFACTORY_ID   new USID
-   {USID_REG_W           , MML1_MIPI_PORT0 , 0xF          , 0x85        , 0x1A5        , 0xE     },
+   {USID_REG_W           , MML1_MIPI_PORT1 , 0xF          , 0x8E        , 0x1A5        , 0xE     },
    {USID_NULL,0,0,0,0,0},
    {USID_NULL,0,0,0,0,0},
    {USID_NULL,0,0,0,0,0},
@@ -137,7 +137,7 @@ MML1_MIPI_USID_CHANGE_T MML1_MIPI_USID_CHANGE_TABLE_ReMap_set0[MML1_MIPI_MAX_USI
 MML1_MIPI_USID_CHANGE_T MML1_MIPI_USID_CHANGE_TABLE_set0[MML1_MIPI_MAX_USID_CHANGE_NUM] =
 {
    // USID change type   , port_sel        , current USID , PRODUCT_ID , MANUFACTORY_ID   new USID
-   {USID_REG_W           , MML1_MIPI_PORT0 , 0xF          , 0x85        , 0x1A5        , 0xE     },
+   {USID_REG_W           , MML1_MIPI_PORT1 , 0xF          , 0x8E        , 0x1A5        , 0xE     },
    {USID_NULL,0,0,0,0,0},
    {USID_NULL,0,0,0,0,0},
    {USID_NULL,0,0,0,0,0},
diff --git a/lwtg/custom/modem/tl1_rf/MT6735_MT6169_UMTS_TDD_CUSTOM/tl1d_custom_mipi.h b/lwtg/custom/modem/tl1_rf/MT6735_MT6169_UMTS_TDD_CUSTOM/tl1d_custom_mipi.h
index 8eb04b7..780153b 100644
--- a/lwtg/custom/modem/tl1_rf/MT6735_MT6169_UMTS_TDD_CUSTOM/tl1d_custom_mipi.h
+++ b/lwtg/custom/modem/tl1_rf/MT6735_MT6169_UMTS_TDD_CUSTOM/tl1d_custom_mipi.h
@@ -37,13 +37,13 @@
 /*--------------------------------------------------------*/
 /*   MIPI Module                                          */
 /*--------------------------------------------------------*/
-/*MT6169*/   #define  MIPI_PA       0xf         //PA slave id
+/*MT6169*/   #define  MIPI_PA       0xe         //PA slave id
 /*MT6169*/   #define  MIPI_ASM      0xb         //ASM slave id
 /*MT6169*/   #define  DATA_NULL     0xffff
 /*MT6169*/   #define  DEVICE_NULL     0xf0f0
 /*MT6169*/   #define  PA_SEL_FLAG        0xf000      //PA mode selection PA MODEPA
-/*MT6169*/   #define  PA_REG_NUM_B34         4           //RegNum
-/*MT6169*/   #define  PA_REG_NUM_B39         4           //RegNum
+/*MT6169*/   #define  PA_REG_NUM_B34         3           //RegNum
+/*MT6169*/   #define  PA_REG_NUM_B39         3           //RegNum
 
 /*--------------------------------------------------------*/
 /*   MIPI Port                                            */
@@ -207,15 +207,15 @@ T_MIPI_CUSTOMIZATION_STRUCT AST_TL1_RFFE_PARAMETER_DEFAULT[] ={
 			{
 				/*            module       start    stop*/
 				{  /*  0 */  MIPI_PA   ,     0  ,     0 },
-				{  /*  1 */  MIPI_ASM  ,     1  ,     2 },
+				{  /*  1 */  DATA_NULL ,     0  ,     0 },
 				{  /*  2 */  DATA_NULL ,     0  ,     0 },
 				{  /*  3 */  DATA_NULL ,     0  ,     0 }
 			},
 			//Tx Off Event
 			{
 				/*            module       start    stop*/
-				{  /*  0 */  MIPI_ASM  ,     0  ,     1 },
-				{  /*  1 */  MIPI_PA   ,     2  ,     3 },
+				{  /*  0 */  MIPI_PA  ,      0  ,     2 },
+				{  /*  1 */  DATA_NULL ,     0  ,     0 },
 				{  /*  2 */  DATA_NULL ,     0  ,     0 },
 				{  /*  3 */  DATA_NULL ,     0  ,     0 }
 			}		
@@ -225,8 +225,8 @@ T_MIPI_CUSTOMIZATION_STRUCT AST_TL1_RFFE_PARAMETER_DEFAULT[] ={
 			//Rx On Data
 			{
 				/*            module      |     port          ,     band34 low 16bit    ,   band34 high 16bit   ,   band39 low 16bit   ,    band39 high 16bit  */
-				{  /*  0 */  MIPI_ASM     | (MIPI_PORT1<<15),                0x3800,                0x0B5C,                0x3800,                0x0B5C},
-				{  /*  1 */  MIPI_ASM     | (MIPI_PORT1<<15),                0x0C00,                0x0B40,                0x0B00,                0x0B40},
+				{  /*  0 */  MIPI_ASM     | (MIPI_PORT1<<15),                0x3800,                0x0E5C,                0x3800,                0x0E5C},
+				{  /*  1 */  MIPI_ASM     | (MIPI_PORT1<<15),                0x0500,                0x0E40,                0x0100,                0x0E40},
 				{  /*  2 */  DATA_NULL    |          (0<<15),                     0,                     0,                     0,                     0},
 				{  /*  3 */  DATA_NULL    |          (0<<15),                     0,                     0,                     0,                     0},
 				{  /*  4 */  DATA_NULL    |          (0<<15),                     0,                     0,                     0,                     0},
@@ -241,8 +241,8 @@ T_MIPI_CUSTOMIZATION_STRUCT AST_TL1_RFFE_PARAMETER_DEFAULT[] ={
 			//Rx Off Data
 			{
 				/*            module      |     port          ,     band34 low 16bit    ,   band34 high 16bit   ,   band39 low 16bit   ,    band39 high 16bit  */
-				{  /*  0 */  MIPI_ASM     | (MIPI_PORT1<<15),                0x0000,                0x0B40,                0x0000,                0x0B40},
-				{  /*  1 */  MIPI_ASM     | (MIPI_PORT1<<15),                0x3800,                0x0B5C,                0x3800,                0x0B5C},
+				{  /*  0 */  MIPI_ASM     | (MIPI_PORT1<<15),                0x0000,                0x0E40,                0x0000,                0x0E40},
+				{  /*  1 */  MIPI_ASM     | (MIPI_PORT1<<15),                0xB800,                0x0E5C,                0xB800,                0x0E5C},
 				{  /*  2 */  DATA_NULL    |          (0<<15),                     0,                     0,                     0,                     0},
 				{  /*  3 */  DATA_NULL    |          (0<<15),                     0,                     0,                     0,                     0},
 				{  /*  4 */  DATA_NULL    |          (0<<15),                     0,                     0,                     0,                     0},
@@ -257,9 +257,9 @@ T_MIPI_CUSTOMIZATION_STRUCT AST_TL1_RFFE_PARAMETER_DEFAULT[] ={
 			//Tx On Data
 			{
 				/*            module      |     port          ,     band34 low 16bit    ,   band34 high 16bit   ,   band39 low 16bit   ,    band39 high 16bit  */
-				{  /*  0 */  MIPI_PA      | (MIPI_PORT0<<15),        PA_REG_NUM_B34,           PA_SEL_FLAG,        PA_REG_NUM_B39,           PA_SEL_FLAG},
-				{  /*  1 */  MIPI_ASM     | (MIPI_PORT1<<15),                0x3800,                0x0B5C,                0x3800,                0x0B5C},
-				{  /*  2 */  MIPI_ASM     | (MIPI_PORT1<<15),                0x0400,                0x0B40,                0x0400,                0x0B40},
+				{  /*  0 */  MIPI_PA      | (MIPI_PORT1<<15),        PA_REG_NUM_B34,           PA_SEL_FLAG,        PA_REG_NUM_B39,           PA_SEL_FLAG},
+				{  /*  1 */  DATA_NULL    |          (0<<15),                     0,                     0,                     0,                     0},
+				{  /*  2 */  DATA_NULL    |          (0<<15),                     0,                     0,                     0,                     0},
 				{  /*  3 */  DATA_NULL    |          (0<<15),                     0,                     0,                     0,                     0},
 				{  /*  4 */  DATA_NULL    |          (0<<15),                     0,                     0,                     0,                     0},
 				{  /*  5 */  DATA_NULL    |          (0<<15),                     0,                     0,                     0,                     0},
@@ -273,10 +273,10 @@ T_MIPI_CUSTOMIZATION_STRUCT AST_TL1_RFFE_PARAMETER_DEFAULT[] ={
   		//Tx Off Data
 			{ 
 				/*            module      |     port          ,     band34 low 16bit    ,   band34 high 16bit   ,   band39 low 16bit   ,    band39 high 16bit  */
-				{  /*  0 */  MIPI_ASM     | (MIPI_PORT1<<15),                0x0000,                0x0B40,                0x0000,                0x0B40},
-				{  /*  2 */  MIPI_ASM     | (MIPI_PORT1<<15),                0x3800,                0x0B5C,                0x3800,                0x0B5C},
-				{  /*  1 */  MIPI_PA      | (MIPI_PORT0<<15),                0x0000,                0x0F40,                0x0000,                0x0F40},
-				{  /*  3 */  MIPI_PA      | (MIPI_PORT0<<15),                0x0000,                0x0F41,                0x0000,                0x0F41},
+				{  /*  0 */  MIPI_PA      | (MIPI_PORT1<<15),                0xB800,                0x0E5C,                0xB800,                0x0E5C},
+				{  /*  1 */  MIPI_PA      | (MIPI_PORT1<<15),                0x0000,                0x0E40,                0x0000,                0x0E40},
+				{  /*  2 */  MIPI_PA      | (MIPI_PORT1<<15),                0x0000,                0x0E41,                0x0000,                0x0E41},
+				{  /*  3 */  DATA_NULL    |          (0<<15),                     0,                     0,                     0,                     0},
 				{  /*  4 */  DATA_NULL    |          (0<<15),                     0,                     0,                     0,                     0},
 				{  /*  5 */  DATA_NULL    |          (0<<15),                     0,                     0,                     0,                     0},
 				{  /*  6 */  DATA_NULL    |          (0<<15),                     0,                     0,                     0,                     0},
@@ -291,28 +291,24 @@ T_MIPI_CUSTOMIZATION_STRUCT AST_TL1_RFFE_PARAMETER_DEFAULT[] ={
 	{		  
 			{
 				/*            module      |     port          ,     band34 low 16bit    ,   band34 high 16bit   ,   band39 low 16bit   ,    band39 high 16bit  */
-				{  /*  0 */  MIPI_PA      | (MIPI_PORT0<<15),	               0x0C00,                0x0F40,                0x0C00,                0x0F40},//FOR PA HIGH MODE
-				{  /*  1 */  MIPI_PA      | (MIPI_PORT0<<15),	               0x1F00,                0x0F41,                0x1F00,                0x0F41},//FOR PA HIGH MODE
-				{  /*  2 */  MIPI_PA      | (MIPI_PORT0<<15),	               0xDD00,                0x0F42,                0xDB00,                0x0F42},//FOR PA HIGH MODE
-				{  /*  3 */  MIPI_PA      | (MIPI_PORT0<<15),	               0x2500,                0x0F43,                0x2500,                0x0F43},//FOR PA HIGH MODE
-				{  /*  4 */  DATA_NULL    |          (0<<15),                     0,                     0,                     0,                     0}//FOR PA HIGH MODE
-				
+				{  /*  0 */  MIPI_PA      | (MIPI_PORT1<<15),	               0x3800,                0x0E5C,                0x3800,                0x0E5C},//FOR PA HIGH MODE
+				{  /*  1 */  MIPI_PA      | (MIPI_PORT1<<15),	               0x4E00,                0x0E41,                0x4E00,                0x0E41},//FOR PA HIGH MODE
+				{  /*  2 */  MIPI_PA      | (MIPI_PORT1<<15),	               0x0F00,                0x0E40,                0x0F00,                0x0E40},//FOR PA HIGH MODE
+				{  /*  3 */  DATA_NULL    |          (0<<15),                     0,                     0,                     0,                     0}				
 		  },
 			{
 				/*            module      |     port          ,     band34 low 16bit    ,   band34 high 16bit   ,   band39 low 16bit   ,    band39 high 16bit  */
-				{  /*  0 */  MIPI_PA      | (MIPI_PORT0<<15),	               0x0C00,                0x0F40,                0x0C00,                0x0F40},//FOR PA MIDDLE MODE
-				{  /*  1 */  MIPI_PA      | (MIPI_PORT0<<15),	               0x1F00,                0x0F41,                0x1F00,                0x0F41},//FOR PA MIDDLE MODE
-				{  /*  2 */  MIPI_PA      | (MIPI_PORT0<<15),	               0x5800,                0x0F42,                0x8800,                0x0F42},//FOR PA MIDDLE MODE
-				{  /*  3 */  MIPI_PA      | (MIPI_PORT0<<15),	               0x2400,                0x0F43,                0x2000,                0x0F43},//FOR PA MIDDLE MODE
-				{  /*  4 */  DATA_NULL    |          (0<<15),                     0,                     0,                     0,                     0}//FOR PA MIDDLE MODE
+				{  /*  0 */  MIPI_PA      | (MIPI_PORT1<<15),	               0x3800,                0x0E5C,                0x3800,                0x0E5C},//FOR PA MIDDLE MODE
+				{  /*  1 */  MIPI_PA      | (MIPI_PORT1<<15),	               0x2B00,                0x0E41,                0x2B00,                0x0E41},//FOR PA MIDDLE MODE
+				{  /*  2 */  MIPI_PA      | (MIPI_PORT1<<15),	               0x0F00,                0x0E40,                0x0F00,                0x0E40},//FOR PA MIDDLE MODE
+		    	{  /*  3 */  DATA_NULL    |          (0<<15),                     0,                     0,                     0,                     0}			
 			},
 			{
 				/*            module      |     port          ,     band34 low 16bit    ,   band34 high 16bit   ,   band39 low 16bit   ,    band39 high 16bit  */
-				{  /*  0 */  MIPI_PA      | (MIPI_PORT0<<15),	               0x0C00,                0x0F40,                0x0C00,                0x0F40},//FOR PA LOW MODE
-				{  /*  1 */  MIPI_PA      | (MIPI_PORT0<<15),	               0x1F00,                0x0F41,                0x1F00,                0x0F41},//FOR PA LOW MODE
-				{  /*  2 */  MIPI_PA      | (MIPI_PORT0<<15),	               0xC600,                0x0F42,                0xC600,                0x0F42},//FOR PA LOW MODE
-				{  /*  3 */  MIPI_PA      | (MIPI_PORT0<<15),	               0x0000,                0x0F43,                0x0000,                0x0F43},//FOR PA LOW MODE
-				{  /*  4 */  DATA_NULL    |          (0<<15),                     0,                     0,                     0,                     0}//FOR PA LOW MODE
+				{  /*  0 */  MIPI_PA      | (MIPI_PORT1<<15),	               0x3800,                0x0E5C,                0x3800,                0x0E5C},//FOR PA LOW MODE
+				{  /*  1 */  MIPI_PA      | (MIPI_PORT1<<15),	               0x2B00,                0x0E41,                0x2B00,                0x0E41},//FOR PA LOW MODE
+				{  /*  2 */  MIPI_PA      | (MIPI_PORT1<<15),	               0x0F00,                0x0E40,                0x0F00,                0x0E40},//FOR PA LOW MODE
+				{  /*  3 */  DATA_NULL    |          (0<<15),                     0,                     0,                     0,                     0}				
 			}	
 	}
 }};
diff --git a/lwtg/custom/modem/tl1_rf/MT6735_MT6169_UMTS_TDD_CUSTOM/tl1d_custom_rf.h b/lwtg/custom/modem/tl1_rf/MT6735_MT6169_UMTS_TDD_CUSTOM/tl1d_custom_rf.h
index d533ce8..7162ea0 100644
--- a/lwtg/custom/modem/tl1_rf/MT6735_MT6169_UMTS_TDD_CUSTOM/tl1d_custom_rf.h
+++ b/lwtg/custom/modem/tl1_rf/MT6735_MT6169_UMTS_TDD_CUSTOM/tl1d_custom_rf.h
@@ -203,9 +203,9 @@ T_TAS_SETTING_STRUCT   tTasSetting;
 #ifdef __TAS_SUPPORT__
 #define TAS_TEST_SIM_ENABLE         0 // TDS TAS Test Sim Enable Flag, [0 - Disable	1 - Enable]
 
-#define TDS_BAND34_SUPPORT_TAS		1 // Band34 Support TAS Flag, [0 - Not Support, 1 - Support]
-#define TDS_BAND39_SUPPORT_TAS		1 // Band39 Support TAS Flag, [0 - Not Support, 1 - Support]
-#define TDS_BAND40_SUPPORT_TAS		1 // Band40 Support TAS Flag, [0 - Not Support, 1 - Support]
+#define TDS_BAND34_SUPPORT_TAS		0 // Band34 Support TAS Flag, [0 - Not Support, 1 - Support]
+#define TDS_BAND39_SUPPORT_TAS		0 // Band39 Support TAS Flag, [0 - Not Support, 1 - Support]
+#define TDS_BAND40_SUPPORT_TAS		0 // Band40 Support TAS Flag, [0 - Not Support, 1 - Support]
 
 #define TDS_FORCE_TX_ANT_SWITCH		0 // TAS Force Tx Antenna Select Enable, [0 - Disable	1 - Enable]
 
@@ -229,9 +229,9 @@ typedef enum
 #else
 #define SKY77590
 #endif
-//#define INTERNAL_SW  1   //0 internal sw disable     1: internal sw enable
-// SKY77621 use PMIC 6328 as vpa supply.so on denali disable DFE VPA 
-#define INTERNAL_SW  0   //0 internal sw disable     1: internal sw enable
+#define INTERNAL_SW  1   //0 internal sw disable     1: internal sw enable
+//#define RF9810
+//#define INTERNAL_SW  0   //0 internal sw disable     1: internal sw enable
 #endif
 
 /*don't modify the name and value*/
@@ -311,29 +311,29 @@ kal_int16 const TD_GSM_COCRYSTAL[]={
   /////////////////////DBB_BPI_AREA1 begin (fix for TX Control )/////////////////////////////
 		// V1	       V2	        V3		        	 RFconflict 								
 #ifdef __TAS_SUPPORT__
-     (1<<ANT0_BPI_NUM) + (1<<0) + (1<<28),          //TX_CTRL_BITMASK   data[1]	  
-     (0<<ANT0_BPI_NUM) + (0<<0) + (1<<28),          //TX_2G34 PA_HGAIN  data[2]	  
-     (0<<ANT0_BPI_NUM) + (0<<0) + (1<<28),          //TX_2G34 PA_MGAIN  data[3]	  
-     (0<<ANT0_BPI_NUM) + (0<<0) + (1<<28),          //TX_2G34 PA_LGAIN  data[4]	  
-     (0<<ANT0_BPI_NUM) + (1<<0) + (1<<28),          //TX_2G01 PA_HGAIN  data[5]	  
-     (0<<ANT0_BPI_NUM) + (1<<0) + (1<<28),          //TX_2G01 PA_MGAIN  data[6]	  
-     (0<<ANT0_BPI_NUM) + (1<<0) + (1<<28),          //TX_2G01 PA_LGAIN  data[7]	  
-     (0<<ANT0_BPI_NUM) + (1<<0) + (1<<28),          //TX_1G90 PA_HGAIN  data[8]	  
-     (0<<ANT0_BPI_NUM) + (1<<0) + (1<<28),          //TX_1G90 PA_MGAIN  data[9]	  
-     (0<<ANT0_BPI_NUM) + (1<<0) + (1<<28),          //TX_1G90 PA_LGAIN  data[10]      
-     (0<<ANT0_BPI_NUM) + (0<<0) + (0<<28),          //TX_DISABLE	      data[11]    
+     (1<<16) + (1<<28),          //TX_CTRL_BITMASK   data[1]	  
+     (1<<16) + (1<<28),          //TX_2G34 PA_HGAIN  data[2]	  
+     (1<<16) + (1<<28),          //TX_2G34 PA_MGAIN  data[3]	  
+     (1<<16) + (1<<28),          //TX_2G34 PA_LGAIN  data[4]	  
+     (1<<16) + (1<<28),          //TX_2G01 PA_HGAIN  data[5]	  
+     (1<<16) + (1<<28),          //TX_2G01 PA_MGAIN  data[6]	  
+     (1<<16) + (1<<28),          //TX_2G01 PA_LGAIN  data[7]	  
+     (1<<16) + (1<<28),          //TX_1G90 PA_HGAIN  data[8]	  
+     (1<<16) + (1<<28),          //TX_1G90 PA_MGAIN  data[9]	  
+     (1<<16) + (1<<28),          //TX_1G90 PA_LGAIN  data[10]      
+     (0<<16) + (0<<28),          //TX_DISABLE	     data[11]    
 #else									
-     (1<<0) + (1<<28),          //TX_CTRL_BITMASK   data[1]	
-     (0<<0) + (1<<28),          //TX_2G34 PA_HGAIN  data[2]	
-     (0<<0) + (1<<28),          //TX_2G34 PA_MGAIN  data[3]	
-     (0<<0) + (1<<28),          //TX_2G34 PA_LGAIN  data[4]	
-     (1<<0) + (1<<28),          //TX_2G01 PA_HGAIN  data[5]	
-     (1<<0) + (1<<28),          //TX_2G01 PA_MGAIN  data[6]	
-     (1<<0) + (1<<28),          //TX_2G01 PA_LGAIN  data[7]	
-     (1<<0) + (1<<28),          //TX_1G90 PA_HGAIN  data[8]	
-     (1<<0) + (1<<28),          //TX_1G90 PA_MGAIN  data[9]	
-     (1<<0) + (1<<28),          //TX_1G90 PA_LGAIN  data[10] 
-     (0<<0) + (0<<28),          //TX_DISABLE	      data[11]
+     (1<<16),          //TX_CTRL_BITMASK   data[1]	
+     (1<<16),          //TX_2G34 PA_HGAIN  data[2]	
+     (1<<16),          //TX_2G34 PA_MGAIN  data[3]	
+     (1<<16),          //TX_2G34 PA_LGAIN  data[4]	
+     (1<<16),          //TX_2G01 PA_HGAIN  data[5]	
+     (1<<16),          //TX_2G01 PA_MGAIN  data[6]	
+     (1<<16),          //TX_2G01 PA_LGAIN  data[7]	
+     (1<<16),          //TX_1G90 PA_HGAIN  data[8]	
+     (1<<16),          //TX_1G90 PA_MGAIN  data[9]	
+     (1<<16),          //TX_1G90 PA_LGAIN  data[10] 
+     (0<<16),          //TX_DISABLE	      data[11]
 #endif     
 	/////////////////////DBB_BPI_AREA1 end///////////////////////////////////////////////////
 	  },
@@ -342,17 +342,17 @@ kal_int16 const TD_GSM_COCRYSTAL[]={
 	/////////////////////DBB_BPI_AREA2 begin (fix for RX Control)///////////////////////////
 		// V1	       V2	        V3		    		  RFconflict										
 #ifdef __TAS_SUPPORT__
-     (1<<ANT0_BPI_NUM) + (1<<0) + (1<<28),           //RX_CTRL_BITMASK   data[12]
-     (0<<ANT0_BPI_NUM) + (0<<0) + (1<<28),           //RX_2G34           data[13]	
-     (0<<ANT0_BPI_NUM) + (1<<0) + (1<<28),           //RX_2G01           data[14]	
-     (0<<ANT0_BPI_NUM) + (1<<0) + (1<<28),           //RX_1G90           data[15]	
-     (0<<ANT0_BPI_NUM) + (0<<0) + (0<<28),           //RX_DISABLE        data[16]
+     (1<<16) + (1<<28),           //RX_CTRL_BITMASK   data[12]
+     (1<<16) + (1<<28),           //RX_2G34           data[13]	
+     (1<<16) + (1<<28),           //RX_2G01           data[14]	
+     (1<<16) + (1<<28),           //RX_1G90           data[15]	
+     (0<<16) + (0<<28),           //RX_DISABLE        data[16]
 #else										
-     (1<<0) + (1<<28),           //RX_CTRL_BITMASK   data[12]	
-     (0<<0) + (1<<28),           //RX_2G34           data[13]	
-     (1<<0) + (1<<28),           //RX_2G01           data[14]	
-     (1<<0) + (1<<28),           //RX_1G90           data[15]	
-     (0<<0) + (0<<28),           //RX_DISABLE        data[16]
+     (1<<16) + (1<<28),           //RX_CTRL_BITMASK   data[12]	
+     (1<<16) + (1<<28),           //RX_2G34           data[13]	
+     (1<<16) + (1<<28),           //RX_2G01           data[14]	
+     (1<<16) + (1<<28),           //RX_1G90           data[15]	
+     (0<<16) + (0<<28),           //RX_DISABLE        data[16]
 #endif     
 	 /////////////////////DBB_BPI_AREA2 end///////////////////////////////////////////////////
     },
@@ -361,28 +361,28 @@ kal_int16 const TD_GSM_COCRYSTAL[]={
    {	
   /////////////////////DBB_BPI_AREA1 begin (fix for TX Control )/////////////////////////////
 		//MODE	  BS1	   BS2		  VC1		VC2 	 RFconflict 								
-     (1<<ANT1_BPI_NUM) + (1<<0) + (1<<28),          //TX_CTRL_BITMASK   data[1]	  
-     (1<<ANT1_BPI_NUM) + (0<<0) + (1<<28),          //TX_2G34 PA_HGAIN  data[2]	  
-     (1<<ANT1_BPI_NUM) + (0<<0) + (1<<28),          //TX_2G34 PA_MGAIN  data[3]	  
-     (1<<ANT1_BPI_NUM) + (0<<0) + (1<<28),          //TX_2G34 PA_LGAIN  data[4]	  
-     (1<<ANT1_BPI_NUM) + (1<<0) + (1<<28),          //TX_2G01 PA_HGAIN  data[5]	  
-     (1<<ANT1_BPI_NUM) + (1<<0) + (1<<28),          //TX_2G01 PA_MGAIN  data[6]	  
-     (1<<ANT1_BPI_NUM) + (1<<0) + (1<<28),          //TX_2G01 PA_LGAIN  data[7]	  
-     (1<<ANT1_BPI_NUM) + (1<<0) + (1<<28),          //TX_1G90 PA_HGAIN  data[8]	  
-     (1<<ANT1_BPI_NUM) + (1<<0) + (1<<28),          //TX_1G90 PA_MGAIN  data[9]	  
-     (1<<ANT1_BPI_NUM) + (1<<0) + (1<<28),          //TX_1G90 PA_LGAIN  data[10]   
-     (0<<ANT1_BPI_NUM) + (0<<0) + (0<<28),          //TX_DISABLE	      data[11]
+     (1<<16) + (1<<28),          //TX_CTRL_BITMASK   data[1]	  
+     (1<<16) + (1<<28),         //TX_2G34 PA_HGAIN  data[2]	  
+     (1<<16) + (1<<28),          //TX_2G34 PA_MGAIN  data[3]	  
+     (1<<16) + (1<<28),          //TX_2G34 PA_LGAIN  data[4]	  
+     (1<<16) + (1<<28),          //TX_2G01 PA_HGAIN  data[5]	  
+     (1<<16) + (1<<28),          //TX_2G01 PA_MGAIN  data[6]	  
+     (1<<16) + (1<<28),          //TX_2G01 PA_LGAIN  data[7]	  
+     (1<<16) + (1<<28),          //TX_1G90 PA_HGAIN  data[8]	  
+     (1<<16) + (1<<28),          //TX_1G90 PA_MGAIN  data[9]	  
+     (1<<16) + (1<<28),          //TX_1G90 PA_LGAIN  data[10]   
+     (0<<16) + (0<<28),          //TX_DISABLE	      data[11]
 	/////////////////////DBB_BPI_AREA1 end///////////////////////////////////////////////////
 	  },
 	  
 		{
 	/////////////////////DBB_BPI_AREA2 begin (fix for RX Control)///////////////////////////
 		//MODE	  BS1	   BS2		  VC1	  VC2		  RFconflict										
-     (1<<ANT1_BPI_NUM) + (1<<0) + (1<<28),           //RX_CTRL_BITMASK   data[12]	
-     (1<<ANT1_BPI_NUM) + (0<<0) + (1<<28),           //RX_2G34           data[13]	
-     (1<<ANT1_BPI_NUM) + (1<<0) + (1<<28),           //RX_2G01           data[14]	
-     (1<<ANT1_BPI_NUM) + (1<<0) + (1<<28),           //RX_1G90           data[15]	
-     (0<<ANT1_BPI_NUM) + (0<<0) + (0<<28),           //RX_DISABLE        data[16]
+     (1<<16) + (1<<28),           //RX_CTRL_BITMASK   data[12]	
+     (1<<16) + (1<<28),           //RX_2G34           data[13]	
+     (1<<16) + (1<<28),           //RX_2G01           data[14]	
+     (1<<16) + (1<<28),           //RX_1G90           data[15]	
+     (0<<16) + (0<<28),           //RX_DISABLE        data[16]
 	 /////////////////////DBB_BPI_AREA2 end///////////////////////////////////////////////////
     },
 #endif
@@ -390,11 +390,11 @@ kal_int16 const TD_GSM_COCRYSTAL[]={
     {
   /////////////////////DBB_BPI_AREA3 begin/////////////////////////////////////////////////   
 	  //TXEN	 VEN																		   
-     (0<<0),                      //PA_BITMASK        data[17]  
-     (0<<0),                      //PA_ENABLE_2G34    data[18]  
-     (0<<0),                      //PA_ENABLE_2G01    data[19]  
-     (0<<0),                      //PA_ENABLE_1G90    data[20]  
-     (0<<0)	                      //PA_DISABLE        data[21]  
+     (1<<16) + (1<<28),                      //PA_BITMASK        data[17]  
+     (1<<16) + (1<<28),                      //PA_ENABLE_2G34    data[18]  
+     (1<<16) + (1<<28),                      //PA_ENABLE_2G01    data[19]  
+     (1<<16) + (1<<28),                      //PA_ENABLE_1G90    data[20]  
+     (0<<16) + (0<<28),                      //PA_DISABLE        data[21]  
   /////////////////////DBB_BPI_AREA3 end///////////////////////////////////////////////////
     },
 
@@ -440,7 +440,7 @@ kal_int16 const TD_GSM_COCRYSTAL[]={
      RF_TX_HB2,  //Tx2G34
      RF_RX_MB2,  //Rx2G01
      RF_RX_MB2,  //Rx1G90
-     RF_RX_HB3   //Rx2G34
+     RF_RX_MB2   //Rx2G34
  },
 
 //T_IQ_SWAP_CFG_STRUCT
@@ -624,12 +624,12 @@ kal_int16 const TD_GSM_COCRYSTAL[]={
  },
 //T_RF_PORT_SEL
  {
-     RF_TX_HB1,  //Tx2G01
-     RF_TX_HB1,  //Tx1G90
-     RF_TX_HB2,  //Tx2G34
+     RF_TX_MB2,  //Tx2G01
+     RF_TX_MB2,  //Tx1G90
+     RF_TX_MB2,  //Tx2G34
      RF_RX_MB2,  //Rx2G01
      RF_RX_MB2,  //Rx1G90
-     RF_RX_HB2   //Rx2G34
+     RF_RX_MB2   //Rx2G34
  },
 
 //T_IQ_SWAP_CFG_STRUCT
diff --git a/lwtg/custom/modem/ul1_rf/MT6735_UMTS_FDD_MT6169_CUSTOM/ul1d_custom_mipi.c b/lwtg/custom/modem/ul1_rf/MT6735_UMTS_FDD_MT6169_CUSTOM/ul1d_custom_mipi.c
index ae10d51..2c8baf5 100644
--- a/lwtg/custom/modem/ul1_rf/MT6735_UMTS_FDD_MT6169_CUSTOM/ul1d_custom_mipi.c
+++ b/lwtg/custom/modem/ul1_rf/MT6735_UMTS_FDD_MT6169_CUSTOM/ul1d_custom_mipi.c
@@ -125,7 +125,7 @@ UL1_MIPI_EVENT_TABLE_T UMTS_MIPI_RX_EVENT_UMTSBand1[UL1_MIPI_RX_EVENT_NUM] =
 {
    /* No.     elm type , data idx       , evt_type       , evt_offset     */
    /*                    { start, stop },                  ( us )         */
-   { /* 0  */ MIPI_ASM,  { 0    , 1    }, MIPI_TRX_ON, US2CHIPCNT(200)    },
+   { /* 0  */ MIPI_PA,  { 0    , 2    }, MIPI_TRX_ON, US2CHIPCNT(200)     },
    { /* 1  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
    { /* 2  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
    { /* 3  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
@@ -155,10 +155,10 @@ UL1_MIPI_EVENT_TABLE_T UMTS_MIPI_RX_EVENT_UMTSBand1_set0[UL1_MIPI_RX_EVENT_NUM]
 {
    /* No.     elm type , data idx       , evt_type       , evt_offset     */
    /*                    { start, stop },                  ( us )         */
-   { /* 0  */ MIPI_NULL ,{ 0    , 0    }, MIPI_EVENT_NULL, 0              },
-   { /* 1  */ MIPI_NULL ,{ 0    , 0    }, MIPI_EVENT_NULL, 0              },
-   { /* 2  */ MIPI_NULL ,{ 0    , 0    }, MIPI_EVENT_NULL, 0              },
-   { /* 3  */ MIPI_NULL ,{ 0    , 0    }, MIPI_EVENT_NULL, 0              },
+   { /* 0  */ MIPI_ASM,  { 0    , 1    }, MIPI_TRX_ON, US2CHIPCNT(200)     },
+   { /* 1  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
+   { /* 2  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
+   { /* 3  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
    { /* 4  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
    { /* 5  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
    { /* 6  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
@@ -215,7 +215,7 @@ UL1_MIPI_EVENT_TABLE_T UMTS_MIPI_RX_EVENT_UMTSBand2[UL1_MIPI_RX_EVENT_NUM] =
 {
    /* No.     elm type , data idx       , evt_type       , evt_offset     */
    /*                    { start, stop },                  ( us )         */
-   { /* 0  */ MIPI_ASM,  { 0    , 1    }, MIPI_TRX_ON, US2CHIPCNT(200)    },
+   { /* 0  */ MIPI_PA,  { 0    , 2    }, MIPI_TRX_ON, US2CHIPCNT(200)     },
    { /* 1  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
    { /* 2  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
    { /* 3  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
@@ -309,7 +309,7 @@ UL1_MIPI_EVENT_TABLE_T UMTS_MIPI_RX_EVENT_UMTSBand5[UL1_MIPI_RX_EVENT_NUM] =
 {
    /* No.     elm type , data idx       , evt_type       , evt_offset     */
    /*                    { start, stop },                  ( us )         */
-   { /* 0  */ MIPI_ASM,  { 0    , 1    }, MIPI_TRX_ON, US2CHIPCNT(200)    },
+   { /* 0  */ MIPI_PA,  { 0    , 2    }, MIPI_TRX_ON, US2CHIPCNT(200)     },
    { /* 1  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
    { /* 2  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
    { /* 3  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
@@ -399,7 +399,7 @@ UL1_MIPI_EVENT_TABLE_T UMTS_MIPI_RX_EVENT_UMTSBand8[UL1_MIPI_RX_EVENT_NUM] =
 {
    /* No.     elm type , data idx       , evt_type       , evt_offset     */
    /*                    { start, stop },                  ( us )         */
-   { /* 0  */ MIPI_ASM,  { 0    , 1    }, MIPI_TRX_ON, US2CHIPCNT(200)    },
+   { /* 0  */ MIPI_PA,   { 0    , 2    }, MIPI_TRX_ON, US2CHIPCNT(200)    },
    { /* 1  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
    { /* 2  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
    { /* 3  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
@@ -554,9 +554,9 @@ UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_RX_DATA_UMTSBandNone[UL1_MIPI_RX_DATA_NU
 UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_RX_DATA_UMTSBand1[UL1_MIPI_RX_DATA_NUM] = 
 {
    //No.      elm type , port_sel      ,  data_seq  , user id,         { { sub 0 ,addr, data }},{ sub 1 ,addr, data }},{ sub 2 ,addr, data}}, { sub 3, addr, data  }}, { sub 4, addr data  } }},
-   { /* 0  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0, { { 21124 ,{0x1C, 0x38}}, { 21262 ,{0x1C, 0x38}}, { 21400 ,{0x1C, 0x38}}, { 21538  ,{0x1C, 0x38}}, { 21676 ,{0x1C, 0x38}}} },
-   { /* 1  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0, { { 21124 ,{0x00, 0x02}}, { 21262 ,{0x00, 0x02}}, { 21400 ,{0x00, 0x02}}, { 21538  ,{0x00, 0x02}}, { 21676 ,{0x00, 0x02}}} },
-   { /* 2  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0,{ { 21124 ,{0x0,  0x0}},  { 21262 ,{0x0,  0x0}},   { 21400 ,{0x0, 0x0}},   { 21538  ,{0x0, 0x0}},   { 21676 ,{0x0,  0x0}}} },
+   { /* 0  */ MIPI_PA,   UL1_MIPI_PORT1,  REG_W     , MIPI_USID_PA1,  { { 21124 ,{0x1C, 0x38}}, { 21262 ,{0x1C, 0x38}},  { 21400 ,{0x1C, 0x38}}, { 21538  ,{0x1C, 0x38}}, { 21676 ,{0x1C, 0x38}}} },
+   { /* 1  */ MIPI_PA,   UL1_MIPI_PORT1,  REG_W     , MIPI_USID_PA1,  { { 21124 ,{0x00, 0x03}}, { 21262 ,{0x00, 0x03}},  { 21400 ,{0x00, 0x03}}, { 21538  ,{0x00, 0x03}}, { 21676 ,{0x00, 0x03}}} },
+   { /* 2  */ MIPI_PA,   UL1_MIPI_PORT1,  REG_W     , MIPI_USID_PA1,  { { 21124 ,{0x01, 0x00}}, { 21262 ,{0x01, 0x00}},  { 21400 ,{0x01, 0x00}}, { 21538  ,{0x01, 0x00}}, { 21676 ,{0x01, 0x00}}} },
    { /* 3  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0,{ { 21124 ,{0x0,  0x0}},  { 21262 ,{0x0,  0x0}},   { 21400 ,{0x0, 0x0}},   { 21538  ,{0x0, 0x0}},   { 21676 ,{0x0,  0x0}}} },
    { /* 4  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0,{ { 21124 ,{0x0,  0x0}},  { 21262 ,{0x0,  0x0}},   { 21400 ,{0x0, 0x0}},   { 21538  ,{0x0, 0x0}},   { 21676 ,{0x0,  0x0}}} },
    { /* 5  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0,{ { 21124 ,{0x0,  0x0}},  { 21262 ,{0x0,  0x0}},   { 21400 ,{0x0, 0x0}},   { 21538  ,{0x0, 0x0}},   { 21676 ,{0x0,  0x0}}} },
@@ -656,9 +656,9 @@ UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_RX_DATA_UMTSBand1_set1[UL1_MIPI_RX_DATA_
 UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_RX_DATA_UMTSBand2[UL1_MIPI_RX_DATA_NUM] = 
 {
    //No.      elm type , port_sel      ,  data_seq  , user id,         { { sub 0 ,addr, data }},{ sub 1 ,addr, data }},{ sub 2 ,addr, data}}, { sub 3, addr, data  }}, { sub 4, addr data  } }},
-   { /* 0  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0,  { { 19324 ,{0x1C, 0x38}}, { 19462 ,{0x1C, 0x38}}, { 19600 ,{0x1C, 0x38}}, { 19738  ,{0x1C, 0x38}}, { 19876 ,{0x1C, 0x38}}} },
-   { /* 1  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0,  { { 19324 ,{0x00, 0x10}}, { 19462 ,{0x00, 0x10}}, { 19600 ,{0x00, 0x10}}, { 19738  ,{0x00, 0x10}}, { 19876 ,{0x00, 0x10}}} },
-   { /* 2  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 19324 ,{0x0, 0x0}},   { 19462 ,{0x0, 0x0}},   { 19600 ,{0x0, 0x0}},   { 19738  ,{0x0, 0x0}},   { 19876 ,{0x0,  0x0}} } },
+   { /* 0  */ MIPI_PA,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_PA1,    { { 19324 ,{0x1C, 0x38}}, { 19462 ,{0x1C, 0x38}}, { 19600 ,{0x1C, 0x38}}, { 19738  ,{0x1C, 0x38}}, { 19876 ,{0x1C, 0x38}}} },
+   { /* 1  */ MIPI_PA,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_PA1,    { { 19324 ,{0x00, 0x09}}, { 19462 ,{0x00, 0x09}}, { 19600 ,{0x00, 0x09}}, { 19738  ,{0x00, 0x09}}, { 19876 ,{0x00, 0x09}}} },
+   { /* 2  */ MIPI_PA,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_PA1,    { { 19324 ,{0x01, 0x00}}, { 19462 ,{0x01, 0x00}}, { 19600 ,{0x01, 0x00}}, { 19738  ,{0x01, 0x00}}, { 19876 ,{0x01, 0x00}}} },
    { /* 3  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 19324 ,{0x0, 0x0}},   { 19462 ,{0x0, 0x0}},   { 19600 ,{0x0, 0x0}},   { 19738  ,{0x0, 0x0}},   { 19876 ,{0x0,  0x0}} } },
    { /* 4  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 19324 ,{0x0, 0x0}},   { 19462 ,{0x0, 0x0}},   { 19600 ,{0x0, 0x0}},   { 19738  ,{0x0, 0x0}},   { 19876 ,{0x0,  0x0}} } },
    { /* 5  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 19324 ,{0x0, 0x0}},   { 19462 ,{0x0, 0x0}},   { 19600 ,{0x0, 0x0}},   { 19738  ,{0x0, 0x0}},   { 19876 ,{0x0,  0x0}} } },
@@ -762,9 +762,9 @@ UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_RX_DATA_UMTSBand4[UL1_MIPI_RX_DATA_NUM]
 UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_RX_DATA_UMTSBand5[UL1_MIPI_RX_DATA_NUM] = 
 {
    //No.      elm type , port_sel      ,  data_seq  , user id,         { { sub 0 ,addr, data }},{ sub 1 ,addr, data }},{ sub 2 ,addr, data}}, { sub 3, addr, data  }}, { sub 4, addr data  } }},
-   { /* 0  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0,  { { 8714 ,{0x1C, 0x38}}, { 8764 ,{0x1C, 0x38}},   { 8815 ,{0x1C, 0x38}},  { 8865  ,{0x1C, 0x38}},   { 8916 ,{0x1C, 0x38}} }},
-   { /* 1  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0,  { { 8714 ,{0x00, 0x0E}}, { 8764 ,{0x00, 0x0E}},   { 8815 ,{0x00, 0x0E}},  { 8865  ,{0x00, 0x0E}},   { 8916 ,{0x00, 0x0E}} }},
-   { /* 2  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 8714 ,{0x0, 0x0}},   { 8764 ,{0x0, 0x0}},     { 8815 ,{0x0, 0x0}},    { 8865  ,{0x0, 0x0}},     { 8916 ,{0x0,   0x0}} }},
+   { /* 0  */ MIPI_PA,   UL1_MIPI_PORT1,  REG_W     , MIPI_USID_PA1,   { { 8714 ,{0x1C, 0x38}}, { 8764 ,{0x1C, 0x38}},   { 8815 ,{0x1C, 0x38}},  { 8865  ,{0x1C, 0x38}},   { 8916 ,{0x1C, 0x38}}} },
+   { /* 1  */ MIPI_PA,   UL1_MIPI_PORT1,  REG_W     , MIPI_USID_PA1,   { { 8714 ,{0x00, 0x0D}}, { 8764 ,{0x00, 0x0D}},   { 8815 ,{0x00, 0x0D}},  { 8865  ,{0x00, 0x0D}},   { 8916 ,{0x00, 0x0D}}} },
+   { /* 2  */ MIPI_PA,   UL1_MIPI_PORT1,  REG_W     , MIPI_USID_PA1,   { { 8714 ,{0x01, 0x00}}, { 8764 ,{0x01, 0x00}},   { 8815 ,{0x01, 0x00}},  { 8865  ,{0x01, 0x00}},   { 8916 ,{0x01, 0x00}}} },
    { /* 3  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 8714 ,{0x0, 0x0}},   { 8764 ,{0x0, 0x0}},     { 8815 ,{0x0, 0x0}},    { 8865  ,{0x0, 0x0}},     { 8916 ,{0x0,   0x0}} }},
    { /* 4  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 8714 ,{0x0, 0x0}},   { 8764 ,{0x0, 0x0}},     { 8815 ,{0x0, 0x0}},    { 8865  ,{0x0, 0x0}},     { 8916 ,{0x0,   0x0}} }},
    { /* 5  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 8714 ,{0x0, 0x0}},   { 8764 ,{0x0, 0x0}},     { 8815 ,{0x0, 0x0}},    { 8865  ,{0x0, 0x0}},     { 8916 ,{0x0,   0x0}} }},
@@ -861,9 +861,9 @@ UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_RX_DATA_UMTSBand5_set1[UL1_MIPI_RX_DATA_
 UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_RX_DATA_UMTSBand8[UL1_MIPI_RX_DATA_NUM] = 
 {
    //No.      elm type , port_sel      ,  data_seq  , user id,         { { sub 0 ,addr, data }},{ sub 1 ,addr, data }},{ sub 2 ,addr, data}}, { sub 3, addr, data  }}, { sub 4, addr data  } }},
-   { /* 0  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0, { { 9274 ,{0x1C, 0x38}}, { 9349 ,{0x1C, 0x38}},   { 9425 ,{0x1C, 0x38}},  { 9500  ,{0x1C, 0x38}},   { 9576 ,{0x1C, 0x38}} }},
-   { /* 1  */ MIPI_ASM,  UL1_MIPI_PORT1,  REG_W     , MIPI_USID_ASM0, { { 9274 ,{0x00, 0x0D}}, { 9349 ,{0x00, 0x0D}},   { 9425 ,{0x00, 0x0D}},  { 9500  ,{0x00, 0x0D}},   { 9576 ,{0x00, 0x0D}} }},
-   { /* 2  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
+   { /* 0  */ MIPI_PA,   UL1_MIPI_PORT1,  REG_W     , MIPI_USID_PA1,   { { 9274 ,{0x1C, 0x38}}, { 9349 ,{0x1C, 0x38}},   { 9425 ,{0x1C, 0x38}},  { 9500  ,{0x1C, 0x38}},   { 9576 ,{0x1C, 0x38}} }},
+   { /* 1  */ MIPI_PA,   UL1_MIPI_PORT1,  REG_W     , MIPI_USID_PA1,   { { 9274 ,{0x00, 0x05}}, { 9349 ,{0x00, 0x05}},   { 9425 ,{0x00, 0x05}},  { 9500  ,{0x00, 0x05}},   { 9576 ,{0x00, 0x05}} }},
+   { /* 2  */ MIPI_PA,  UL1_MIPI_PORT1,   REG_W     , MIPI_USID_PA1,   { { 9274 ,{0x01, 0x00}}, { 9349 ,{0x01, 0x00}},   { 9425 ,{0x01, 0x00}},  { 9500  ,{0x01, 0x00}},   { 9576 ,{0x01, 0x00}}} },
    { /* 3  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
    { /* 4  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
    { /* 5  */ MIPI_NULL, MIPI_DATA_NULL,  SEQ_NULL  , MIPI_USID_INIT0, { { 9274 ,{0x0, 0x0}},   { 9349 ,{0x0, 0x0}},     { 9425 ,{0x0, 0x0}},    { 9500  ,{0x0, 0x0}},     { 9576 ,{0x0,   0x0}} }},
@@ -1017,7 +1017,7 @@ UL1_MIPI_EVENT_TABLE_T UMTS_MIPI_TX_EVENT_UMTSBand1[UL1_MIPI_TX_EVENT_NUM] =
    /*                     { start, stop },                  ( us )         */
    { /* 0  */ MIPI_PA,   { 0    , 0   }, MIPI_TRX_ON,     US2CHIPCNT(200) },
    { /* 1  */ MIPI_PA,   { 1    , 4   }, MIPI_TRX_OFF,    US2CHIPCNT(10)  }, 
-   { /* 2  */ MIPI_ASM,  { 5    , 6   }, MIPI_TRX_ON,     US2CHIPCNT(200) }, 
+   { /* 2  */ MIPI_PA,   { 5    , 7   }, MIPI_TRX_ON,     US2CHIPCNT(200) }, 
    { /* 3  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
    { /* 4  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
    { /* 5  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
@@ -1083,7 +1083,7 @@ UL1_MIPI_EVENT_TABLE_T UMTS_MIPI_TX_EVENT_UMTSBand2[UL1_MIPI_TX_EVENT_NUM] =
    /*                     { start, stop },                  ( us )         */
    { /* 0  */ MIPI_PA,   { 0    , 0   }, MIPI_TRX_ON,     US2CHIPCNT(200) },
    { /* 1  */ MIPI_PA,   { 1    , 4   }, MIPI_TRX_OFF,    US2CHIPCNT(10)  },
-   { /* 2  */ MIPI_ASM,  { 5    , 6   }, MIPI_TRX_ON,     US2CHIPCNT(200) },
+   { /* 2  */ MIPI_PA,   { 5    , 7   }, MIPI_TRX_ON,     US2CHIPCNT(200) },
    { /* 3  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
    { /* 4  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
    { /* 5  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
@@ -1105,7 +1105,7 @@ UL1_MIPI_EVENT_TABLE_T UMTS_MIPI_TX_EVENT_UMTSBand3[UL1_MIPI_TX_EVENT_NUM] =
    /*                     { start, stop },                  ( us )         */
    { /* 0  */ MIPI_PA,   { 0    , 0   }, MIPI_TRX_ON,     US2CHIPCNT(200) },
    { /* 1  */ MIPI_PA,   { 1    , 4   }, MIPI_TRX_OFF,    US2CHIPCNT(10)  },
-   { /* 2  */ MIPI_ASM,  { 5    , 6   }, MIPI_TRX_ON,     US2CHIPCNT(200) },
+   { /* 2  */ MIPI_PA,   { 5    , 7   }, MIPI_TRX_ON,     US2CHIPCNT(200) },
    { /* 3  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
    { /* 4  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
    { /* 5  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
@@ -1151,7 +1151,7 @@ UL1_MIPI_EVENT_TABLE_T UMTS_MIPI_TX_EVENT_UMTSBand5[UL1_MIPI_TX_EVENT_NUM] =
    /*                     { start, stop },                  ( us )         */
    { /* 0  */ MIPI_PA,   { 0    , 0   }, MIPI_TRX_ON,     US2CHIPCNT(200) },
    { /* 1  */ MIPI_PA,   { 1    , 4   }, MIPI_TRX_OFF,    US2CHIPCNT(10)  },
-   { /* 2  */ MIPI_ASM,  { 5    , 6   }, MIPI_TRX_ON,     US2CHIPCNT(200) },
+   { /* 2  */ MIPI_PA,   { 5    , 7   }, MIPI_TRX_ON,     US2CHIPCNT(200) },
    { /* 3 */  MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
    { /* 4  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
    { /* 5  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
@@ -1217,7 +1217,7 @@ UL1_MIPI_EVENT_TABLE_T UMTS_MIPI_TX_EVENT_UMTSBand8[UL1_MIPI_TX_EVENT_NUM] =
    /*                     { start, stop },                  ( us )         */
    { /* 0  */ MIPI_PA,   { 0    , 0   }, MIPI_TRX_ON,     US2CHIPCNT(200) },
    { /* 1  */ MIPI_PA,   { 1    , 4   }, MIPI_TRX_OFF,    US2CHIPCNT(10)  },
-   { /* 2  */ MIPI_ASM,  { 5    , 6   }, MIPI_TRX_ON,     US2CHIPCNT(200) },
+   { /* 2  */ MIPI_PA,   { 5    , 7   }, MIPI_TRX_ON,     US2CHIPCNT(200) },
    { /* 3  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
    { /* 4  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
    { /* 5  */ MIPI_NULL, { 0    , 0    }, MIPI_EVENT_NULL, 0              },
@@ -1337,13 +1337,13 @@ UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_TX_DATA_UMTSBand1[UL1_MIPI_TX_DATA_NUM]
 {
    //No.      elm type , port_sel      ,  data_seq  , user id,         { { sub 0 ,addr, data }},{ sub 1 ,addr, data }},{ sub 2 ,addr, data}}, { sub 3, addr, data}}, { sub 4, addr data  } }},   
    { /* 0  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 19224 ,{0x1C, 0x38}}, { 19362 ,{0x1C, 0x38}}, { 19500 ,{0x1C, 0x38}}, { 19638 ,{0x1C, 0x38}}, { 19776 ,{0x1C, 0x38}}}},
-   { /* 1  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 19224 ,{0x00, 0x00}}, { 19362 ,{0x00, 0x00}}, { 19500 ,{0x00, 0x00}}, { 19638 ,{0x00, 0x00}}, { 19776 ,{0x00, 0x00}}}},
+   { /* 1  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 19224 ,{0x00, 0x54}}, { 19362 ,{0x00, 0x54}}, { 19500 ,{0x00, 0x54}}, { 19638 ,{0x00, 0x54}}, { 19776 ,{0x00, 0x54}}}},
    { /* 2  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 19224 ,{0x01, 0x00}}, { 19362 ,{0x01, 0x00}}, { 19500 ,{0x01, 0x00}}, { 19638 ,{0x01, 0x00}}, { 19776 ,{0x01, 0x00}}}},
-   { /* 3  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 19224 ,{0x02, 0x00}}, { 19362 ,{0x02, 0x00}}, { 19500 ,{0x02, 0x00}}, { 19638 ,{0x02, 0x00}}, { 19776 ,{0x02, 0x00}}}},
+   { /* 3  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 19224 ,{0x02, 0xB0}}, { 19362 ,{0x02, 0xB0}}, { 19500 ,{0x02, 0xB0}}, { 19638 ,{0x02, 0xB0}}, { 19776 ,{0x02, 0xB0}}}},
    { /* 4  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 19224 ,{0x03, 0x00}}, { 19362 ,{0x03, 0x00}}, { 19500 ,{0x03, 0x00}}, { 19638 ,{0x03, 0x00}}, { 19776 ,{0x03, 0x00}}}},
-   { /* 5  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 19224 ,{0x1C, 0x38}}, { 19362 ,{0x1C, 0x38}}, { 19500 ,{0x1C, 0x38}}, { 19638 ,{0x1C, 0x38}}, { 19776 ,{0x1C, 0x38}}}},
-   { /* 6  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 19224 ,{0x00, 0x02}}, { 19362 ,{0x00, 0x02}}, { 19500 ,{0x00, 0x02}}, { 19638 ,{0x00, 0x02}}, { 19776 ,{0x00, 0x02}}}},
-   { /* 7  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 19224 ,{0x00, 0x00}}, { 19362 ,{0x00, 0x00}}, { 19500 ,{0x00, 0x00}}, { 19638 ,{0x00, 0x00}}, { 19776 ,{0x00, 0x00}}}},
+   { /* 5  */ MIPI_PA  , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_PA1   , { { 19224 ,{0x1C, 0x38}}, { 19362 ,{0x1C, 0x38}}, { 19500 ,{0x1C, 0x38}}, { 19638 ,{0x1C, 0x38}}, { 19776 ,{0x1C, 0x38}}}},
+   { /* 6  */ MIPI_PA  , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_PA1   , { { 19224 ,{0x00, 0x03}}, { 19362 ,{0x00, 0x03}}, { 19500 ,{0x00, 0x03}}, { 19638 ,{0x00, 0x03}}, { 19776 ,{0x00, 0x03}}}},
+   { /* 7  */ MIPI_PA  , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_PA1   , { { 19224 ,{0x01, 0x00}}, { 19362 ,{0x01, 0x00}}, { 19500 ,{0x01, 0x00}}, { 19638 ,{0x01, 0x00}}, { 19776 ,{0x01, 0x00}}}},
    { /* 8  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 19224 ,{0x00, 0x00}}, { 19362 ,{0x00, 0x00}}, { 19500 ,{0x00, 0x00}}, { 19638 ,{0x00, 0x00}}, { 19776 ,{0x00, 0x00}}}},
    { /* 9  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 19224 ,{0x00, 0x00}}, { 19362 ,{0x00, 0x00}}, { 19500 ,{0x00, 0x00}}, { 19638 ,{0x00, 0x00}}, { 19776 ,{0x00, 0x00}}}},
    { /* 10 */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 19224 ,{0x00, 0x00}}, { 19362 ,{0x00, 0x00}}, { 19500 ,{0x00, 0x00}}, { 19638 ,{0x00, 0x00}}, { 19776 ,{0x00, 0x00}}}},
@@ -1406,13 +1406,13 @@ UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_TX_DATA_UMTSBand2[UL1_MIPI_TX_DATA_NUM]
 {
    //No.      elm type , port_sel      ,  data_seq  , user id,         { { sub 0 ,addr, data }},{ sub 1 ,addr, data }},{ sub 2 ,addr, data}}, { sub 3, addr, data}}, { sub 4, addr data  } }},   
    { /* 0  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 18524 ,{0x1C, 0x38}}, { 18662 ,{0x1C, 0x38}}, { 18800 ,{0x1C, 0x38}}, { 18938 ,{0x1C, 0x38}}, { 19076 ,{0x1C, 0x38}} }},
-   { /* 1  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 18524 ,{0x00, 0x00}}, { 18662 ,{0x00, 0x00}}, { 18800 ,{0x00, 0x00}}, { 18938 ,{0x00, 0x00}}, { 19076 ,{0x00, 0x00}} }},
+   { /* 1  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 18524 ,{0x00, 0x5C}}, { 18662 ,{0x00, 0x5C}}, { 18800 ,{0x00, 0x5C}}, { 18938 ,{0x00, 0x5C}}, { 19076 ,{0x00, 0x5C}} }},
    { /* 2  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 18524 ,{0x01, 0x00}}, { 18662 ,{0x01, 0x00}}, { 18800 ,{0x01, 0x00}}, { 18938 ,{0x01, 0x00}}, { 19076 ,{0x01, 0x00}} }},
-   { /* 3  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 18524 ,{0x02, 0x00}}, { 18662 ,{0x02, 0x00}}, { 18800 ,{0x02, 0x00}}, { 18938 ,{0x02, 0x00}}, { 19076 ,{0x02, 0x00}} }},
+   { /* 3  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 18524 ,{0x02, 0xC0}}, { 18662 ,{0x02, 0xC0}}, { 18800 ,{0x02, 0xC0}}, { 18938 ,{0x02, 0xC0}}, { 19076 ,{0x02, 0xC0}} }},
    { /* 4  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 18524 ,{0x03, 0x00}}, { 18662 ,{0x03, 0x00}}, { 18800 ,{0x03, 0x00}}, { 18938 ,{0x03, 0x00}}, { 19076 ,{0x03, 0x00}} }},
-   { /* 5  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 18524 ,{0x1C, 0x38}}, { 18662 ,{0x1C, 0x38}}, { 18800 ,{0x1C, 0x38}}, { 18938 ,{0x1C, 0x38}}, { 19076 ,{0x1C, 0x38}} }},
-   { /* 6  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 18524 ,{0x00, 0x10}}, { 18662 ,{0x00, 0x10}}, { 18800 ,{0x00, 0x10}}, { 18938 ,{0x00, 0x10}}, { 19076 ,{0x00, 0x10}} }},
-   { /* 7  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 18524 ,{0x00, 0x00}}, { 18662 ,{0x00, 0x00}}, { 18800 ,{0x00, 0x00}}, { 18938 ,{0x00, 0x00}}, { 19076 ,{0x00, 0x00}} }},
+   { /* 5  */ MIPI_PA  , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_PA1   , { { 18524 ,{0x1C, 0x38}}, { 18662 ,{0x1C, 0x38}}, { 18800 ,{0x1C, 0x38}}, { 18938 ,{0x1C, 0x38}}, { 19076 ,{0x1C, 0x38}} }},
+   { /* 6  */ MIPI_PA  , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_PA1   , { { 18524 ,{0x00, 0x09}}, { 18662 ,{0x00, 0x09}}, { 18800 ,{0x00, 0x09}}, { 18938 ,{0x00, 0x09}}, { 19076 ,{0x00, 0x09}} }},
+   { /* 7  */ MIPI_PA  , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_PA1   , { { 18524 ,{0x01, 0x00}}, { 18662 ,{0x01, 0x00}}, { 18800 ,{0x01, 0x00}}, { 18938 ,{0x01, 0x00}}, { 19076 ,{0x01, 0x00}} }},
    { /* 8  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 18524 ,{0x00, 0x00}}, { 18662 ,{0x00, 0x00}}, { 18800 ,{0x00, 0x00}}, { 18938 ,{0x00, 0x00}}, { 19076 ,{0x00, 0x00}} }},
    { /* 9  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 18524 ,{0x00, 0x00}}, { 18662 ,{0x00, 0x00}}, { 18800 ,{0x00, 0x00}}, { 18938 ,{0x00, 0x00}}, { 19076 ,{0x00, 0x00}} }},
    { /* 10 */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 18524 ,{0x00, 0x00}}, { 18662 ,{0x00, 0x00}}, { 18800 ,{0x00, 0x00}}, { 18938 ,{0x00, 0x00}}, { 19076 ,{0x00, 0x00}} }},
@@ -1482,13 +1482,13 @@ UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_TX_DATA_UMTSBand5[UL1_MIPI_TX_DATA_NUM]
 {
    //No.      elm type , port_sel      ,  data_seq  , user id,         { { sub 0 ,addr, data }},{ sub 1 ,addr, data }},{ sub 2 ,addr, data}}, { sub 3, addr, data}}, { sub 4, addr data  } }},   
    { /* 0  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 8264 ,{0x1C, 0x38}}, { 8314 ,{0x1C, 0x38}}, { 8365 ,{0x1C, 0x38}}, { 8415 ,{0x1C, 0x38}}, { 8466 ,{0x1C, 0x38}} }},
-   { /* 1  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 8264 ,{0x00, 0x00}}, { 8314 ,{0x00, 0x00}}, { 8365 ,{0x00, 0x00}}, { 8415 ,{0x00, 0x00}}, { 8466 ,{0x00, 0x00}} }},
+   { /* 1  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 8264 ,{0x00, 0x2C}}, { 8314 ,{0x00, 0x2C}}, { 8365 ,{0x00, 0x2C}}, { 8415 ,{0x00, 0x2C}}, { 8466 ,{0x00, 0x2C}} }},
    { /* 2  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 8264 ,{0x01, 0x00}}, { 8314 ,{0x01, 0x00}}, { 8365 ,{0x01, 0x00}}, { 8415 ,{0x01, 0x00}}, { 8466 ,{0x01, 0x00}} }},
-   { /* 3  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 8264 ,{0x02, 0x00}}, { 8314 ,{0x02, 0x00}}, { 8365 ,{0x02, 0x00}}, { 8415 ,{0x02, 0x00}}, { 8466 ,{0x02, 0x00}} }},
+   { /* 3  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 8264 ,{0x02, 0x30}}, { 8314 ,{0x02, 0x30}}, { 8365 ,{0x02, 0x30}}, { 8415 ,{0x02, 0x30}}, { 8466 ,{0x02, 0x30}} }},
    { /* 4  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 8264 ,{0x03, 0x00}}, { 8314 ,{0x03, 0x00}}, { 8365 ,{0x03, 0x00}}, { 8415 ,{0x03, 0x00}}, { 8466 ,{0x03, 0x00}} }},
-   { /* 5  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 8264 ,{0x1C, 0x38}}, { 8314 ,{0x1C, 0x38}}, { 8365 ,{0x1C, 0x38}}, { 8415 ,{0x1C, 0x38}}, { 8466 ,{0x1C, 0x38}} }},
-   { /* 6  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 8264 ,{0x00, 0x0E}}, { 8314 ,{0x00, 0x0E}}, { 8365 ,{0x00, 0x0E}}, { 8415 ,{0x00, 0x0E}}, { 8466 ,{0x00, 0x0E}} }},
-   { /* 7  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 8264 ,{0x00, 0x00}}, { 8314 ,{0x00, 0x00}}, { 8365 ,{0x00, 0x00}}, { 8415 ,{0x00, 0x00}}, { 8466 ,{0x00, 0x00}} }},
+   { /* 5  */ MIPI_PA  , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_PA1   , { { 8264 ,{0x1C, 0x38}}, { 8314 ,{0x1C, 0x38}}, { 8365 ,{0x1C, 0x38}}, { 8415 ,{0x1C, 0x38}}, { 8466 ,{0x1C, 0x38}} }},
+   { /* 6  */ MIPI_PA  , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_PA1   , { { 8264 ,{0x00, 0x0D}}, { 8314 ,{0x00, 0x0D}}, { 8365 ,{0x00, 0x0D}}, { 8415 ,{0x00, 0x0D}}, { 8466 ,{0x00, 0x0D}} }},
+   { /* 7  */ MIPI_PA  , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_PA1   , { { 8264 ,{0x01, 0x00}}, { 8314 ,{0x01, 0x00}}, { 8365 ,{0x01, 0x00}}, { 8415 ,{0x01, 0x00}}, { 8466 ,{0x01, 0x00}} }},
    { /* 8  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 8264 ,{0x00, 0x00}}, { 8314 ,{0x00, 0x00}}, { 8365 ,{0x00, 0x00}}, { 8415 ,{0x00, 0x00}}, { 8466 ,{0x00, 0x00}} }},
    { /* 9  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 8264 ,{0x00, 0x00}}, { 8314 ,{0x00, 0x00}}, { 8365 ,{0x00, 0x00}}, { 8415 ,{0x00, 0x00}}, { 8466 ,{0x00, 0x00}} }},
    { /* 10 */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 8264 ,{0x00, 0x00}}, { 8314 ,{0x00, 0x00}}, { 8365 ,{0x00, 0x00}}, { 8415 ,{0x00, 0x00}}, { 8466 ,{0x00, 0x00}} }},
@@ -1504,11 +1504,11 @@ UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_TX_DATA_UMTSBand5[UL1_MIPI_TX_DATA_NUM]
 UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_TX_DATA_UMTSBand5_set0[UL1_MIPI_TX_DATA_NUM] =
 {
    //No.      elm type , port_sel      ,  data_seq  , user id,         { { sub 0 ,addr, data }},{ sub 1 ,addr, data }},{ sub 2 ,addr, data}}, { sub 3, addr, data}}, { sub 4, addr data  } }},
-   { /* 0  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 8264 ,{0x1C, 0x38}}, { 8314 ,{0x1C, 0x38}}, { 8365 ,{0x1C, 0x38}}, { 8415 ,{0x1C, 0x38}}, { 8466 ,{0x1C, 0x38}} }},
-   { /* 1  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 8264 ,{0x00, 0x00}}, { 8314 ,{0x00, 0x00}}, { 8365 ,{0x00, 0x00}}, { 8415 ,{0x00, 0x00}}, { 8466 ,{0x00, 0x00}} }},
-   { /* 2  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 8264 ,{0x01, 0x00}}, { 8314 ,{0x01, 0x00}}, { 8365 ,{0x01, 0x00}}, { 8415 ,{0x01, 0x00}}, { 8466 ,{0x01, 0x00}} }},
-   { /* 3  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 8264 ,{0x02, 0x00}}, { 8314 ,{0x02, 0x00}}, { 8365 ,{0x02, 0x00}}, { 8415 ,{0x02, 0x00}}, { 8466 ,{0x02, 0x00}} }},
-   { /* 4  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 8264 ,{0x03, 0x00}}, { 8314 ,{0x03, 0x00}}, { 8365 ,{0x03, 0x00}}, { 8415 ,{0x03, 0x00}}, { 8466 ,{0x03, 0x00}} }},
+   { /* 0  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA1   , { { 8264 ,{0x1C, 0x38}}, { 8314 ,{0x1C, 0x38}}, { 8365 ,{0x1C, 0x38}}, { 8415 ,{0x1C, 0x38}}, { 8466 ,{0x1C, 0x38}} }},
+   { /* 1  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA1   , { { 8264 ,{0x00, 0x00}}, { 8314 ,{0x00, 0x00}}, { 8365 ,{0x00, 0x00}}, { 8415 ,{0x00, 0x00}}, { 8466 ,{0x00, 0x00}} }},
+   { /* 2  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA1   , { { 8264 ,{0x01, 0x00}}, { 8314 ,{0x01, 0x00}}, { 8365 ,{0x01, 0x00}}, { 8415 ,{0x01, 0x00}}, { 8466 ,{0x01, 0x00}} }},
+   { /* 3  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA1   , { { 8264 ,{0x02, 0x00}}, { 8314 ,{0x02, 0x00}}, { 8365 ,{0x02, 0x00}}, { 8415 ,{0x02, 0x00}}, { 8466 ,{0x02, 0x00}} }},
+   { /* 4  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA1   , { { 8264 ,{0x03, 0x00}}, { 8314 ,{0x03, 0x00}}, { 8365 ,{0x03, 0x00}}, { 8415 ,{0x03, 0x00}}, { 8466 ,{0x03, 0x00}} }},
    { /* 5  */ MIPI_ASM , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_ASM0  , { { 8264 ,{0x1C, 0x38}}, { 8314 ,{0x1C, 0x38}}, { 8365 ,{0x1C, 0x38}}, { 8415 ,{0x1C, 0x38}}, { 8466 ,{0x1C, 0x38}} }},
    { /* 6  */ MIPI_ASM , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_ASM0  , { { 8264 ,{0x00, 0x06}}, { 8314 ,{0x00, 0x06}}, { 8365 ,{0x00, 0x06}}, { 8415 ,{0x00, 0x06}}, { 8466 ,{0x00, 0x06}} }},
    { /* 7  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 8264 ,{0x00, 0x00}}, { 8314 ,{0x00, 0x00}}, { 8365 ,{0x00, 0x00}}, { 8415 ,{0x00, 0x00}}, { 8466 ,{0x00, 0x00}} }},
@@ -1527,11 +1527,11 @@ UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_TX_DATA_UMTSBand5_set0[UL1_MIPI_TX_DATA_
 UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_TX_DATA_UMTSBand5_set1[UL1_MIPI_TX_DATA_NUM] = 
 {
    //No.      elm type , port_sel      ,  data_seq  , user id,         { { sub 0 ,addr, data }},{ sub 1 ,addr, data }},{ sub 2 ,addr, data}}, { sub 3, addr, data}}, { sub 4, addr data  } }},   
-   { /* 0  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 8264 ,{0x1C, 0x38}}, { 8314 ,{0x1C, 0x38}}, { 8365 ,{0x1C, 0x38}}, { 8415 ,{0x1C, 0x38}}, { 8466 ,{0x1C, 0x38}} }},
-   { /* 1  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 8264 ,{0x00, 0x00}}, { 8314 ,{0x00, 0x00}}, { 8365 ,{0x00, 0x00}}, { 8415 ,{0x00, 0x00}}, { 8466 ,{0x00, 0x00}} }},
-   { /* 2  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 8264 ,{0x01, 0x00}}, { 8314 ,{0x01, 0x00}}, { 8365 ,{0x01, 0x00}}, { 8415 ,{0x01, 0x00}}, { 8466 ,{0x01, 0x00}} }},
-   { /* 3  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 8264 ,{0x02, 0x00}}, { 8314 ,{0x02, 0x00}}, { 8365 ,{0x02, 0x00}}, { 8415 ,{0x02, 0x00}}, { 8466 ,{0x02, 0x00}} }},
-   { /* 4  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 8264 ,{0x03, 0x00}}, { 8314 ,{0x03, 0x00}}, { 8365 ,{0x03, 0x00}}, { 8415 ,{0x03, 0x00}}, { 8466 ,{0x03, 0x00}} }},
+   { /* 0  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA1   , { { 8264 ,{0x1C, 0x38}}, { 8314 ,{0x1C, 0x38}}, { 8365 ,{0x1C, 0x38}}, { 8415 ,{0x1C, 0x38}}, { 8466 ,{0x1C, 0x38}} }},
+   { /* 1  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA1   , { { 8264 ,{0x00, 0x00}}, { 8314 ,{0x00, 0x00}}, { 8365 ,{0x00, 0x00}}, { 8415 ,{0x00, 0x00}}, { 8466 ,{0x00, 0x00}} }},
+   { /* 2  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA1   , { { 8264 ,{0x01, 0x00}}, { 8314 ,{0x01, 0x00}}, { 8365 ,{0x01, 0x00}}, { 8415 ,{0x01, 0x00}}, { 8466 ,{0x01, 0x00}} }},
+   { /* 3  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA1   , { { 8264 ,{0x02, 0x00}}, { 8314 ,{0x02, 0x00}}, { 8365 ,{0x02, 0x00}}, { 8415 ,{0x02, 0x00}}, { 8466 ,{0x02, 0x00}} }},
+   { /* 4  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA1   , { { 8264 ,{0x03, 0x00}}, { 8314 ,{0x03, 0x00}}, { 8365 ,{0x03, 0x00}}, { 8415 ,{0x03, 0x00}}, { 8466 ,{0x03, 0x00}} }},
    { /* 5  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 8264 ,{0x1C, 0x38}}, { 8314 ,{0x1C, 0x38}}, { 8365 ,{0x1C, 0x38}}, { 8415 ,{0x1C, 0x38}}, { 8466 ,{0x1C, 0x38}} }},
    { /* 6  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 8264 ,{0x00, 0x06}}, { 8314 ,{0x00, 0x06}}, { 8365 ,{0x00, 0x06}}, { 8415 ,{0x00, 0x06}}, { 8466 ,{0x00, 0x06}} }},
    { /* 7  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 8264 ,{0x00, 0x00}}, { 8314 ,{0x00, 0x00}}, { 8365 ,{0x00, 0x00}}, { 8415 ,{0x00, 0x00}}, { 8466 ,{0x00, 0x00}} }},
@@ -1555,9 +1555,9 @@ UL1_MIPI_DATA_SUBBAND_TABLE_T UMTS_MIPI_TX_DATA_UMTSBand8[UL1_MIPI_TX_DATA_NUM]
    { /* 2  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 8824 ,{0x01, 0x00}}, { 8899 ,{0x01, 0x00}}, { 8975 ,{0x01, 0x00}}, { 9050 ,{0x01, 0x00}}, { 9126 ,{0x01, 0x00}} }},
    { /* 3  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 8824 ,{0x02, 0x00}}, { 8899 ,{0x02, 0x00}}, { 8975 ,{0x02, 0x00}}, { 9050 ,{0x02, 0x00}}, { 9126 ,{0x02, 0x00}} }},
    { /* 4  */ MIPI_PA  , UL1_MIPI_PORT0, REG_W  ,    MIPI_USID_PA0   , { { 8824 ,{0x03, 0x00}}, { 8899 ,{0x03, 0x00}}, { 8975 ,{0x03, 0x00}}, { 9050 ,{0x03, 0x00}}, { 9126 ,{0x03, 0x00}} }},
-   { /* 5  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 8824 ,{0x1C, 0x38}}, { 8899 ,{0x1C, 0x38}}, { 8975 ,{0x1C, 0x38}}, { 9050 ,{0x1C, 0x38}}, { 9126 ,{0x1C, 0x38}} }},
-   { /* 6  */ MIPI_ASM , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_ASM0  , { { 8824 ,{0x00, 0x0D}}, { 8899 ,{0x00, 0x0D}}, { 8975 ,{0x00, 0x0D}}, { 9050 ,{0x00, 0x0D}}, { 9126 ,{0x00, 0x0D}} }},
-   { /* 7  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 8824 ,{0x00, 0x00}}, { 8899 ,{0x00, 0x00}}, { 8975 ,{0x00, 0x00}}, { 9050 ,{0x00, 0x00}}, { 9126 ,{0x00, 0x00}} }},
+   { /* 5  */ MIPI_PA  , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_PA1   , { { 8824 ,{0x1C, 0x38}}, { 8899 ,{0x1C, 0x38}}, { 8975 ,{0x1C, 0x38}}, { 9050 ,{0x1C, 0x38}}, { 9126 ,{0x1C, 0x38}} }},
+   { /* 6  */ MIPI_PA  , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_PA1   , { { 8824 ,{0x00, 0x05}}, { 8899 ,{0x00, 0x05}}, { 8975 ,{0x00, 0x05}}, { 9050 ,{0x00, 0x05}}, { 9126 ,{0x00, 0x05}} }},
+   { /* 7  */ MIPI_PA  , UL1_MIPI_PORT1, REG_W  ,    MIPI_USID_PA1   , { { 8824 ,{0x01, 0x00}}, { 8899 ,{0x01, 0x00}}, { 8975 ,{0x01, 0x00}}, { 9050 ,{0x01, 0x00}}, { 9126 ,{0x01, 0x00}} }},
    { /* 8  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 8824 ,{0x00, 0x00}}, { 8899 ,{0x00, 0x00}}, { 8975 ,{0x00, 0x00}}, { 9050 ,{0x00, 0x00}}, { 9126 ,{0x00, 0x00}} }},
    { /* 9  */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 8824 ,{0x00, 0x00}}, { 8899 ,{0x00, 0x00}}, { 8975 ,{0x00, 0x00}}, { 9050 ,{0x00, 0x00}}, { 9126 ,{0x00, 0x00}} }},
    { /* 10 */ MIPI_NULL, MIPI_DATA_NULL, SEQ_NULL,   MIPI_USID_INIT0 , { { 8824 ,{0x00, 0x00}}, { 8899 ,{0x00, 0x00}}, { 8975 ,{0x00, 0x00}}, { 9050 ,{0x00, 0x00}}, { 9126 ,{0x00, 0x00}} }},
@@ -1669,38 +1669,38 @@ UL1_UMTS_MIPI_TPC_T UMTS_MIPI_TPC_UMTSBand1 =
   /* Data */
   {
    //elm type  , port_sel       , data_seq, user id,         {{sub 0, addr, data}}, {{sub 1, addr, data}}, {{sub 2, addr, data} , {{sub 3, addr, data}}, {{sub 4, addr, data}
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L7, TPC IDX 0*/
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xFD}}, {19362, {0x02, 0xFD}}, {19500, {0x02, 0xFD}}, {19638, {0x02, 0xFD}}, {19776, {0x02, 0xFD}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x21}}, {19362, {0x03, 0x21}}, {19500, {0x03, 0x21}}, {19638, {0x03, 0x21}}, {19776, {0x03, 0x21}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L6, TPC IDX 2*/
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xFD}}, {19362, {0x02, 0xFD}}, {19500, {0x02, 0xFD}}, {19638, {0x02, 0xFD}}, {19776, {0x02, 0xFD}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x21}}, {19362, {0x03, 0x21}}, {19500, {0x03, 0x21}}, {19638, {0x03, 0x21}}, {19776, {0x03, 0x21}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L5, TPC IDX 4*/
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xFD}}, {19362, {0x02, 0xFD}}, {19500, {0x02, 0xFD}}, {19638, {0x02, 0xFD}}, {19776, {0x02, 0xFD}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x21}}, {19362, {0x03, 0x21}}, {19500, {0x03, 0x21}}, {19638, {0x03, 0x21}}, {19776, {0x03, 0x21}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L4, TPC IDX 6*/
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xDB}}, {19362, {0x02, 0xDB}}, {19500, {0x02, 0xDB}}, {19638, {0x02, 0xDB}}, {19776, {0x02, 0xDB}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x21}}, {19362, {0x03, 0x21}}, {19500, {0x03, 0x21}}, {19638, {0x03, 0x21}}, {19776, {0x03, 0x21}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L3, TPC IDX 9*/
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xCE}}, {19362, {0x02, 0xCE}}, {19500, {0x02, 0xCE}}, {19638, {0x02, 0xCE}}, {19776, {0x02, 0xCE}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x20}}, {19362, {0x03, 0x20}}, {19500, {0x03, 0x20}}, {19638, {0x03, 0x20}}, {19776, {0x03, 0x20}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L2, TPC IDX 15, Hyst1*/
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xBB}}, {19362, {0x02, 0xBB}}, {19500, {0x02, 0xBB}}, {19638, {0x02, 0xBB}}, {19776, {0x02, 0xBB}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x20}}, {19362, {0x03, 0x20}}, {19500, {0x03, 0x20}}, {19638, {0x03, 0x20}}, {19776, {0x03, 0x20}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L1, TPC IDX 18*/
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0x7A}}, {19362, {0x02, 0x7A}}, {19500, {0x02, 0x7A}}, {19638, {0x02, 0x7A}}, {19776, {0x02, 0x7A}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x24}}, {19362, {0x03, 0x24}}, {19500, {0x03, 0x24}}, {19638, {0x03, 0x24}}, {19776, {0x03, 0x24}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L0, TPC IDX 25, Hyst2*/
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0x89}}, {19362, {0x02, 0x89}}, {19500, {0x02, 0x89}}, {19638, {0x02, 0x89}}, {19776, {0x02, 0x89}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x20}}, {19362, {0x03, 0x20}}, {19500, {0x03, 0x20}}, {19638, {0x03, 0x20}}, {19776, {0x03, 0x20}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x54}}, {19362, {0x00, 0x54}}, {19500, {0x00, 0x54}}, {19638, {0x00, 0x54}}, {19776, {0x00, 0x54}}}},  /*L7, TPC IDX 0*/
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x79}}, {19362, {0x01, 0x79}}, {19500, {0x01, 0x79}}, {19638, {0x01, 0x79}}, {19776, {0x01, 0x79}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xB0}}, {19362, {0x02, 0xB0}}, {19500, {0x02, 0xB0}}, {19638, {0x02, 0xB0}}, {19776, {0x02, 0xB0}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x88}}, {19362, {0x03, 0x88}}, {19500, {0x03, 0x88}}, {19638, {0x03, 0x88}}, {19776, {0x03, 0x88}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x54}}, {19362, {0x00, 0x54}}, {19500, {0x00, 0x54}}, {19638, {0x00, 0x54}}, {19776, {0x00, 0x54}}}},  /*L6, TPC IDX 2*/
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x77}}, {19362, {0x01, 0x77}}, {19500, {0x01, 0x77}}, {19638, {0x01, 0x77}}, {19776, {0x01, 0x77}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xB0}}, {19362, {0x02, 0xB0}}, {19500, {0x02, 0xB0}}, {19638, {0x02, 0xB0}}, {19776, {0x02, 0xB0}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x88}}, {19362, {0x03, 0x88}}, {19500, {0x03, 0x88}}, {19638, {0x03, 0x88}}, {19776, {0x03, 0x88}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x54}}, {19362, {0x00, 0x54}}, {19500, {0x00, 0x54}}, {19638, {0x00, 0x54}}, {19776, {0x00, 0x54}}}},  /*L5, TPC IDX 4*/
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x77}}, {19362, {0x01, 0x77}}, {19500, {0x01, 0x77}}, {19638, {0x01, 0x77}}, {19776, {0x01, 0x77}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xB0}}, {19362, {0x02, 0xB0}}, {19500, {0x02, 0xB0}}, {19638, {0x02, 0xB0}}, {19776, {0x02, 0xB0}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x88}}, {19362, {0x03, 0x88}}, {19500, {0x03, 0x88}}, {19638, {0x03, 0x88}}, {19776, {0x03, 0x88}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x54}}, {19362, {0x00, 0x54}}, {19500, {0x00, 0x54}}, {19638, {0x00, 0x54}}, {19776, {0x00, 0x54}}}},  /*L4, TPC IDX 6*/
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x77}}, {19362, {0x01, 0x77}}, {19500, {0x01, 0x77}}, {19638, {0x01, 0x77}}, {19776, {0x01, 0x77}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xB0}}, {19362, {0x02, 0xB0}}, {19500, {0x02, 0xB0}}, {19638, {0x02, 0xB0}}, {19776, {0x02, 0xB0}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x88}}, {19362, {0x03, 0x88}}, {19500, {0x03, 0x88}}, {19638, {0x03, 0x88}}, {19776, {0x03, 0x88}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x54}}, {19362, {0x00, 0x54}}, {19500, {0x00, 0x54}}, {19638, {0x00, 0x54}}, {19776, {0x00, 0x54}}}},  /*L3, TPC IDX 9*/
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x77}}, {19362, {0x01, 0x77}}, {19500, {0x01, 0x77}}, {19638, {0x01, 0x77}}, {19776, {0x01, 0x77}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xB0}}, {19362, {0x02, 0xB0}}, {19500, {0x02, 0xB0}}, {19638, {0x02, 0xB0}}, {19776, {0x02, 0xB0}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x88}}, {19362, {0x03, 0x88}}, {19500, {0x03, 0x88}}, {19638, {0x03, 0x88}}, {19776, {0x03, 0x88}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x54}}, {19362, {0x00, 0x54}}, {19500, {0x00, 0x54}}, {19638, {0x00, 0x54}}, {19776, {0x00, 0x54}}}},  /*L2, TPC IDX 15, Hyst1*/
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x33}}, {19362, {0x01, 0x33}}, {19500, {0x01, 0x33}}, {19638, {0x01, 0x33}}, {19776, {0x01, 0x33}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xB0}}, {19362, {0x02, 0xB0}}, {19500, {0x02, 0xB0}}, {19638, {0x02, 0xB0}}, {19776, {0x02, 0xB0}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x80}}, {19362, {0x03, 0x80}}, {19500, {0x03, 0x80}}, {19638, {0x03, 0x80}}, {19776, {0x03, 0x80}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x54}}, {19362, {0x00, 0x54}}, {19500, {0x00, 0x54}}, {19638, {0x00, 0x54}}, {19776, {0x00, 0x54}}}},  /*L1, TPC IDX 18*/
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x33}}, {19362, {0x01, 0x33}}, {19500, {0x01, 0x33}}, {19638, {0x01, 0x33}}, {19776, {0x01, 0x33}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xB0}}, {19362, {0x02, 0xB0}}, {19500, {0x02, 0xB0}}, {19638, {0x02, 0xB0}}, {19776, {0x02, 0xB0}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x80}}, {19362, {0x03, 0x80}}, {19500, {0x03, 0x80}}, {19638, {0x03, 0x80}}, {19776, {0x03, 0x80}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x54}}, {19362, {0x00, 0x54}}, {19500, {0x00, 0x54}}, {19638, {0x00, 0x54}}, {19776, {0x00, 0x54}}}},  /*L0, TPC IDX 25, Hyst2*/
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x13}}, {19362, {0x01, 0x13}}, {19500, {0x01, 0x13}}, {19638, {0x01, 0x13}}, {19776, {0x01, 0x13}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xB0}}, {19362, {0x02, 0xB0}}, {19500, {0x02, 0xB0}}, {19638, {0x02, 0xB0}}, {19776, {0x02, 0xB0}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x80}}, {19362, {0x03, 0x80}}, {19500, {0x03, 0x80}}, {19638, {0x03, 0x80}}, {19776, {0x03, 0x80}}}},
     {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},
     {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},
     {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},
@@ -1731,38 +1731,38 @@ UL1_UMTS_MIPI_TPC_T UMTS_MIPI_TPC_UMTSBand1_set0 =
    /* Data */
    {
     //elm type  , port_sel       , data_seq, user id,         {{sub 0, addr, data}}, {{sub 1, addr, data}}, {{sub 2, addr, data} , {{sub 3, addr, data}}, {{sub 4, addr, data}
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L7, TPC IDX 0*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xFD}}, {19362, {0x02, 0xFD}}, {19500, {0x02, 0xFD}}, {19638, {0x02, 0xFD}}, {19776, {0x02, 0xFD}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x21}}, {19362, {0x03, 0x21}}, {19500, {0x03, 0x21}}, {19638, {0x03, 0x21}}, {19776, {0x03, 0x21}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L6, TPC IDX 2*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xFD}}, {19362, {0x02, 0xFD}}, {19500, {0x02, 0xFD}}, {19638, {0x02, 0xFD}}, {19776, {0x02, 0xFD}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x21}}, {19362, {0x03, 0x21}}, {19500, {0x03, 0x21}}, {19638, {0x03, 0x21}}, {19776, {0x03, 0x21}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L5, TPC IDX 4*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xFD}}, {19362, {0x02, 0xFD}}, {19500, {0x02, 0xFD}}, {19638, {0x02, 0xFD}}, {19776, {0x02, 0xFD}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x21}}, {19362, {0x03, 0x21}}, {19500, {0x03, 0x21}}, {19638, {0x03, 0x21}}, {19776, {0x03, 0x21}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L4, TPC IDX 6*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xDB}}, {19362, {0x02, 0xDB}}, {19500, {0x02, 0xDB}}, {19638, {0x02, 0xDB}}, {19776, {0x02, 0xDB}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x21}}, {19362, {0x03, 0x21}}, {19500, {0x03, 0x21}}, {19638, {0x03, 0x21}}, {19776, {0x03, 0x21}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L3, TPC IDX 9*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xCE}}, {19362, {0x02, 0xCE}}, {19500, {0x02, 0xCE}}, {19638, {0x02, 0xCE}}, {19776, {0x02, 0xCE}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x20}}, {19362, {0x03, 0x20}}, {19500, {0x03, 0x20}}, {19638, {0x03, 0x20}}, {19776, {0x03, 0x20}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L2, TPC IDX 15, Hyst1*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xBB}}, {19362, {0x02, 0xBB}}, {19500, {0x02, 0xBB}}, {19638, {0x02, 0xBB}}, {19776, {0x02, 0xBB}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x20}}, {19362, {0x03, 0x20}}, {19500, {0x03, 0x20}}, {19638, {0x03, 0x20}}, {19776, {0x03, 0x20}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L1, TPC IDX 18*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0x7A}}, {19362, {0x02, 0x7A}}, {19500, {0x02, 0x7A}}, {19638, {0x02, 0x7A}}, {19776, {0x02, 0x7A}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x24}}, {19362, {0x03, 0x24}}, {19500, {0x03, 0x24}}, {19638, {0x03, 0x24}}, {19776, {0x03, 0x24}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L0, TPC IDX 25, Hyst2*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0x89}}, {19362, {0x02, 0x89}}, {19500, {0x02, 0x89}}, {19638, {0x02, 0x89}}, {19776, {0x02, 0x89}}}},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x20}}, {19362, {0x03, 0x20}}, {19500, {0x03, 0x20}}, {19638, {0x03, 0x20}}, {19776, {0x03, 0x20}}}},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L7, TPC IDX 0*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x02, 0xFD}}, {19362, {0x02, 0xFD}}, {19500, {0x02, 0xFD}}, {19638, {0x02, 0xFD}}, {19776, {0x02, 0xFD}}}},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x03, 0x21}}, {19362, {0x03, 0x21}}, {19500, {0x03, 0x21}}, {19638, {0x03, 0x21}}, {19776, {0x03, 0x21}}}},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L6, TPC IDX 2*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x02, 0xFD}}, {19362, {0x02, 0xFD}}, {19500, {0x02, 0xFD}}, {19638, {0x02, 0xFD}}, {19776, {0x02, 0xFD}}}},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x03, 0x21}}, {19362, {0x03, 0x21}}, {19500, {0x03, 0x21}}, {19638, {0x03, 0x21}}, {19776, {0x03, 0x21}}}},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L5, TPC IDX 4*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x02, 0xFD}}, {19362, {0x02, 0xFD}}, {19500, {0x02, 0xFD}}, {19638, {0x02, 0xFD}}, {19776, {0x02, 0xFD}}}},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x03, 0x21}}, {19362, {0x03, 0x21}}, {19500, {0x03, 0x21}}, {19638, {0x03, 0x21}}, {19776, {0x03, 0x21}}}},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L4, TPC IDX 6*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x02, 0xDB}}, {19362, {0x02, 0xDB}}, {19500, {0x02, 0xDB}}, {19638, {0x02, 0xDB}}, {19776, {0x02, 0xDB}}}},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x03, 0x21}}, {19362, {0x03, 0x21}}, {19500, {0x03, 0x21}}, {19638, {0x03, 0x21}}, {19776, {0x03, 0x21}}}},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L3, TPC IDX 9*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x02, 0xCE}}, {19362, {0x02, 0xCE}}, {19500, {0x02, 0xCE}}, {19638, {0x02, 0xCE}}, {19776, {0x02, 0xCE}}}},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x03, 0x20}}, {19362, {0x03, 0x20}}, {19500, {0x03, 0x20}}, {19638, {0x03, 0x20}}, {19776, {0x03, 0x20}}}},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L2, TPC IDX 15, Hyst1*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x02, 0xBB}}, {19362, {0x02, 0xBB}}, {19500, {0x02, 0xBB}}, {19638, {0x02, 0xBB}}, {19776, {0x02, 0xBB}}}},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x03, 0x20}}, {19362, {0x03, 0x20}}, {19500, {0x03, 0x20}}, {19638, {0x03, 0x20}}, {19776, {0x03, 0x20}}}},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L1, TPC IDX 18*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x02, 0x7A}}, {19362, {0x02, 0x7A}}, {19500, {0x02, 0x7A}}, {19638, {0x02, 0x7A}}, {19776, {0x02, 0x7A}}}},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x03, 0x24}}, {19362, {0x03, 0x24}}, {19500, {0x03, 0x24}}, {19638, {0x03, 0x24}}, {19776, {0x03, 0x24}}}},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L0, TPC IDX 25, Hyst2*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x02, 0x89}}, {19362, {0x02, 0x89}}, {19500, {0x02, 0x89}}, {19638, {0x02, 0x89}}, {19776, {0x02, 0x89}}}},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x03, 0x20}}, {19362, {0x03, 0x20}}, {19500, {0x03, 0x20}}, {19638, {0x03, 0x20}}, {19776, {0x03, 0x20}}}},
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},
@@ -1793,38 +1793,38 @@ UL1_UMTS_MIPI_TPC_T UMTS_MIPI_TPC_UMTSBand1_set1 =
   /* Data */
   {
    //elm type  , port_sel       , data_seq, user id,         {{sub 0, addr, data}}, {{sub 1, addr, data}}, {{sub 2, addr, data} , {{sub 3, addr, data}}, {{sub 4, addr, data}
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L7, TPC IDX 0*/
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xFD}}, {19362, {0x02, 0xFD}}, {19500, {0x02, 0xFD}}, {19638, {0x02, 0xFD}}, {19776, {0x02, 0xFD}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x21}}, {19362, {0x03, 0x21}}, {19500, {0x03, 0x21}}, {19638, {0x03, 0x21}}, {19776, {0x03, 0x21}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L6, TPC IDX 2*/
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xFD}}, {19362, {0x02, 0xFD}}, {19500, {0x02, 0xFD}}, {19638, {0x02, 0xFD}}, {19776, {0x02, 0xFD}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x21}}, {19362, {0x03, 0x21}}, {19500, {0x03, 0x21}}, {19638, {0x03, 0x21}}, {19776, {0x03, 0x21}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L5, TPC IDX 4*/
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xFD}}, {19362, {0x02, 0xFD}}, {19500, {0x02, 0xFD}}, {19638, {0x02, 0xFD}}, {19776, {0x02, 0xFD}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x21}}, {19362, {0x03, 0x21}}, {19500, {0x03, 0x21}}, {19638, {0x03, 0x21}}, {19776, {0x03, 0x21}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L4, TPC IDX 6*/
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xDB}}, {19362, {0x02, 0xDB}}, {19500, {0x02, 0xDB}}, {19638, {0x02, 0xDB}}, {19776, {0x02, 0xDB}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x21}}, {19362, {0x03, 0x21}}, {19500, {0x03, 0x21}}, {19638, {0x03, 0x21}}, {19776, {0x03, 0x21}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L3, TPC IDX 9*/
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xCE}}, {19362, {0x02, 0xCE}}, {19500, {0x02, 0xCE}}, {19638, {0x02, 0xCE}}, {19776, {0x02, 0xCE}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x20}}, {19362, {0x03, 0x20}}, {19500, {0x03, 0x20}}, {19638, {0x03, 0x20}}, {19776, {0x03, 0x20}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L2, TPC IDX 15, Hyst1*/
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0xBB}}, {19362, {0x02, 0xBB}}, {19500, {0x02, 0xBB}}, {19638, {0x02, 0xBB}}, {19776, {0x02, 0xBB}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x20}}, {19362, {0x03, 0x20}}, {19500, {0x03, 0x20}}, {19638, {0x03, 0x20}}, {19776, {0x03, 0x20}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L1, TPC IDX 18*/
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0x7A}}, {19362, {0x02, 0x7A}}, {19500, {0x02, 0x7A}}, {19638, {0x02, 0x7A}}, {19776, {0x02, 0x7A}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x24}}, {19362, {0x03, 0x24}}, {19500, {0x03, 0x24}}, {19638, {0x03, 0x24}}, {19776, {0x03, 0x24}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L0, TPC IDX 25, Hyst2*/
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x02, 0x89}}, {19362, {0x02, 0x89}}, {19500, {0x02, 0x89}}, {19638, {0x02, 0x89}}, {19776, {0x02, 0x89}}}},
-    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{19224, {0x03, 0x20}}, {19362, {0x03, 0x20}}, {19500, {0x03, 0x20}}, {19638, {0x03, 0x20}}, {19776, {0x03, 0x20}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L7, TPC IDX 0*/
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x02, 0xFD}}, {19362, {0x02, 0xFD}}, {19500, {0x02, 0xFD}}, {19638, {0x02, 0xFD}}, {19776, {0x02, 0xFD}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x03, 0x21}}, {19362, {0x03, 0x21}}, {19500, {0x03, 0x21}}, {19638, {0x03, 0x21}}, {19776, {0x03, 0x21}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L6, TPC IDX 2*/
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x02, 0xFD}}, {19362, {0x02, 0xFD}}, {19500, {0x02, 0xFD}}, {19638, {0x02, 0xFD}}, {19776, {0x02, 0xFD}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x03, 0x21}}, {19362, {0x03, 0x21}}, {19500, {0x03, 0x21}}, {19638, {0x03, 0x21}}, {19776, {0x03, 0x21}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L5, TPC IDX 4*/
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x02, 0xFD}}, {19362, {0x02, 0xFD}}, {19500, {0x02, 0xFD}}, {19638, {0x02, 0xFD}}, {19776, {0x02, 0xFD}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x03, 0x21}}, {19362, {0x03, 0x21}}, {19500, {0x03, 0x21}}, {19638, {0x03, 0x21}}, {19776, {0x03, 0x21}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L4, TPC IDX 6*/
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x02, 0xDB}}, {19362, {0x02, 0xDB}}, {19500, {0x02, 0xDB}}, {19638, {0x02, 0xDB}}, {19776, {0x02, 0xDB}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x03, 0x21}}, {19362, {0x03, 0x21}}, {19500, {0x03, 0x21}}, {19638, {0x03, 0x21}}, {19776, {0x03, 0x21}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L3, TPC IDX 9*/
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x02, 0xCE}}, {19362, {0x02, 0xCE}}, {19500, {0x02, 0xCE}}, {19638, {0x02, 0xCE}}, {19776, {0x02, 0xCE}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x03, 0x20}}, {19362, {0x03, 0x20}}, {19500, {0x03, 0x20}}, {19638, {0x03, 0x20}}, {19776, {0x03, 0x20}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L2, TPC IDX 15, Hyst1*/
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x02, 0xBB}}, {19362, {0x02, 0xBB}}, {19500, {0x02, 0xBB}}, {19638, {0x02, 0xBB}}, {19776, {0x02, 0xBB}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x03, 0x20}}, {19362, {0x03, 0x20}}, {19500, {0x03, 0x20}}, {19638, {0x03, 0x20}}, {19776, {0x03, 0x20}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L1, TPC IDX 18*/
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x02, 0x7A}}, {19362, {0x02, 0x7A}}, {19500, {0x02, 0x7A}}, {19638, {0x02, 0x7A}}, {19776, {0x02, 0x7A}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x03, 0x24}}, {19362, {0x03, 0x24}}, {19500, {0x03, 0x24}}, {19638, {0x03, 0x24}}, {19776, {0x03, 0x24}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},  /*L0, TPC IDX 25, Hyst2*/
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x01, 0x1F}}, {19362, {0x01, 0x1F}}, {19500, {0x01, 0x1F}}, {19638, {0x01, 0x1F}}, {19776, {0x01, 0x1F}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x02, 0x89}}, {19362, {0x02, 0x89}}, {19500, {0x02, 0x89}}, {19638, {0x02, 0x89}}, {19776, {0x02, 0x89}}}},
+    {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{19224, {0x03, 0x20}}, {19362, {0x03, 0x20}}, {19500, {0x03, 0x20}}, {19638, {0x03, 0x20}}, {19776, {0x03, 0x20}}}},
     {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},
     {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},
     {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{19224, {0x00, 0x00}}, {19362, {0x00, 0x00}}, {19500, {0x00, 0x00}}, {19638, {0x00, 0x00}}, {19776, {0x00, 0x00}}}},
@@ -1854,39 +1854,40 @@ UL1_UMTS_MIPI_TPC_T UMTS_MIPI_TPC_UMTSBand2 =
    
    /* Data */
    {
-      //elm type  , port_sel     , data_seq, user id,         {{sub 0, addr, data}}, {{sub 1, addr, data}}, {{sub 2, addr, data} , {{sub 3, addr, data}}, {{sub 4, addr, data}     
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x00, 0x04}}, {18662, {0x00, 0x04}}, {18800, {0x00, 0x04}}, {18938, {0x00, 0x04}}, {19076, {0x00, 0x04}} }},  /*L7, TPC IDX 0*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x1F}}, {18662, {0x01, 0x1F}}, {18800, {0x01, 0x1F}}, {18938, {0x01, 0x1F}}, {19076, {0x01, 0x1F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0x8B}}, {18662, {0x02, 0x8B}}, {18800, {0x02, 0x8B}}, {18938, {0x02, 0x8B}}, {19076, {0x02, 0x8B}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x29}}, {18662, {0x03, 0x29}}, {18800, {0x03, 0x29}}, {18938, {0x03, 0x29}}, {19076, {0x03, 0x29}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x00, 0x04}}, {18662, {0x00, 0x04}}, {18800, {0x00, 0x04}}, {18938, {0x00, 0x04}}, {19076, {0x00, 0x04}} }},  /*L6, TPC IDX 2*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x1F}}, {18662, {0x01, 0x1F}}, {18800, {0x01, 0x1F}}, {18938, {0x01, 0x1F}}, {19076, {0x01, 0x1F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0x8B}}, {18662, {0x02, 0x8B}}, {18800, {0x02, 0x8B}}, {18938, {0x02, 0x8B}}, {19076, {0x02, 0x8B}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x29}}, {18662, {0x03, 0x29}}, {18800, {0x03, 0x29}}, {18938, {0x03, 0x29}}, {19076, {0x03, 0x29}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x00, 0x04}}, {18662, {0x00, 0x04}}, {18800, {0x00, 0x04}}, {18938, {0x00, 0x04}}, {19076, {0x00, 0x04}} }},  /*L5, TPC IDX 4*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x1F}}, {18662, {0x01, 0x1F}}, {18800, {0x01, 0x1F}}, {18938, {0x01, 0x1F}}, {19076, {0x01, 0x1F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0xBB}}, {18662, {0x02, 0xBB}}, {18800, {0x02, 0xBB}}, {18938, {0x02, 0xBB}}, {19076, {0x02, 0xBB}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x25}}, {18662, {0x03, 0x25}}, {18800, {0x03, 0x25}}, {18938, {0x03, 0x25}}, {19076, {0x03, 0x25}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x00, 0x04}}, {18662, {0x00, 0x04}}, {18800, {0x00, 0x04}}, {18938, {0x00, 0x04}}, {19076, {0x00, 0x04}} }},  /*L4, TPC IDX 6*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x1F}}, {18662, {0x01, 0x1F}}, {18800, {0x01, 0x1F}}, {18938, {0x01, 0x1F}}, {19076, {0x01, 0x1F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0xBF}}, {18662, {0x02, 0xBF}}, {18800, {0x02, 0xBF}}, {18938, {0x02, 0xBF}}, {19076, {0x02, 0xBF}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x24}}, {18662, {0x03, 0x24}}, {18800, {0x03, 0x24}}, {18938, {0x03, 0x24}}, {19076, {0x03, 0x24}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x00, 0x04}}, {18662, {0x00, 0x04}}, {18800, {0x00, 0x04}}, {18938, {0x00, 0x04}}, {19076, {0x00, 0x04}} }},  /*L3, TPC IDX 9*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x1F}}, {18662, {0x01, 0x1F}}, {18800, {0x01, 0x1F}}, {18938, {0x01, 0x1F}}, {19076, {0x01, 0x1F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0x9C}}, {18662, {0x02, 0x9C}}, {18800, {0x02, 0x9C}}, {18938, {0x02, 0x9C}}, {19076, {0x02, 0x9C}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x24}}, {18662, {0x03, 0x24}}, {18800, {0x03, 0x24}}, {18938, {0x03, 0x24}}, {19076, {0x03, 0x24}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x00, 0x04}}, {18662, {0x00, 0x04}}, {18800, {0x00, 0x04}}, {18938, {0x00, 0x04}}, {19076, {0x00, 0x04}} }},  /*L2, TPC IDX 15, Hyst1*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x1F}}, {18662, {0x01, 0x1F}}, {18800, {0x01, 0x1F}}, {18938, {0x01, 0x1F}}, {19076, {0x01, 0x1F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0xDC}}, {18662, {0x02, 0xDC}}, {18800, {0x02, 0xDC}}, {18938, {0x02, 0xDC}}, {19076, {0x02, 0xDC}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x20}}, {18662, {0x03, 0x20}}, {18800, {0x03, 0x20}}, {18938, {0x03, 0x20}}, {19076, {0x03, 0x20}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x00, 0x04}}, {18662, {0x00, 0x04}}, {18800, {0x00, 0x04}}, {18938, {0x00, 0x04}}, {19076, {0x00, 0x04}} }},  /*L1, TPC IDX 18*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x1F}}, {18662, {0x01, 0x1F}}, {18800, {0x01, 0x1F}}, {18938, {0x01, 0x1F}}, {19076, {0x01, 0x1F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0xDC}}, {18662, {0x02, 0xDC}}, {18800, {0x02, 0xDC}}, {18938, {0x02, 0xDC}}, {19076, {0x02, 0xDC}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x20}}, {18662, {0x03, 0x20}}, {18800, {0x03, 0x20}}, {18938, {0x03, 0x20}}, {19076, {0x03, 0x20}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x00, 0x04}}, {18662, {0x00, 0x04}}, {18800, {0x00, 0x04}}, {18938, {0x00, 0x04}}, {19076, {0x00, 0x04}} }},  /*L0, TPC IDX 25, Hyst2*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x1F}}, {18662, {0x01, 0x1F}}, {18800, {0x01, 0x1F}}, {18938, {0x01, 0x1F}}, {19076, {0x01, 0x1F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0x89}}, {18662, {0x02, 0x89}}, {18800, {0x02, 0x89}}, {18938, {0x02, 0x89}}, {19076, {0x02, 0x89}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x20}}, {18662, {0x03, 0x20}}, {18800, {0x03, 0x20}}, {18938, {0x03, 0x20}}, {19076, {0x03, 0x20}} }},
+    
+      //elm type  , port_sel     , data_seq, user id,         {{sub 0, addr, data}}, {{sub 1, addr, data}}, {{sub 2, addr, data} , {{sub 3, addr, data}}, {{sub 4, addr, data}
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x00, 0x5C}}, {18662, {0x00, 0x5C}}, {18800, {0x00, 0x5C}}, {18938, {0x00, 0x5C}}, {19076, {0x00, 0x5C}} }},  /*L7, TPC IDX 0*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x96}}, {18662, {0x01, 0x96}}, {18800, {0x01, 0x96}}, {18938, {0x01, 0x96}}, {19076, {0x01, 0x96}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0xC0}}, {18662, {0x02, 0xC0}}, {18800, {0x02, 0xC0}}, {18938, {0x02, 0xC0}}, {19076, {0x02, 0xC0}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x89}}, {18662, {0x03, 0x89}}, {18800, {0x03, 0x89}}, {18938, {0x03, 0x89}}, {19076, {0x03, 0x89}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x00, 0x5C}}, {18662, {0x00, 0x5C}}, {18800, {0x00, 0x5C}}, {18938, {0x00, 0x5C}}, {19076, {0x00, 0x5C}} }},  /*L6, TPC IDX 2*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x96}}, {18662, {0x01, 0x96}}, {18800, {0x01, 0x96}}, {18938, {0x01, 0x96}}, {19076, {0x01, 0x96}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0xC0}}, {18662, {0x02, 0xC0}}, {18800, {0x02, 0xC0}}, {18938, {0x02, 0xC0}}, {19076, {0x02, 0xC0}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x89}}, {18662, {0x03, 0x89}}, {18800, {0x03, 0x89}}, {18938, {0x03, 0x89}}, {19076, {0x03, 0x89}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x00, 0x5C}}, {18662, {0x00, 0x5C}}, {18800, {0x00, 0x5C}}, {18938, {0x00, 0x5C}}, {19076, {0x00, 0x5C}} }},  /*L5, TPC IDX 4*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x96}}, {18662, {0x01, 0x96}}, {18800, {0x01, 0x96}}, {18938, {0x01, 0x96}}, {19076, {0x01, 0x96}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0xC0}}, {18662, {0x02, 0xC0}}, {18800, {0x02, 0xC0}}, {18938, {0x02, 0xC0}}, {19076, {0x02, 0xC0}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x89}}, {18662, {0x03, 0x89}}, {18800, {0x03, 0x89}}, {18938, {0x03, 0x89}}, {19076, {0x03, 0x89}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x00, 0x5C}}, {18662, {0x00, 0x5C}}, {18800, {0x00, 0x5C}}, {18938, {0x00, 0x5C}}, {19076, {0x00, 0x5C}} }},  /*L4, TPC IDX 6*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x96}}, {18662, {0x01, 0x96}}, {18800, {0x01, 0x96}}, {18938, {0x01, 0x96}}, {19076, {0x01, 0x96}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0xC0}}, {18662, {0x02, 0xC0}}, {18800, {0x02, 0xC0}}, {18938, {0x02, 0xC0}}, {19076, {0x02, 0xC0}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x89}}, {18662, {0x03, 0x89}}, {18800, {0x03, 0x89}}, {18938, {0x03, 0x89}}, {19076, {0x03, 0x89}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x00, 0x5C}}, {18662, {0x00, 0x5C}}, {18800, {0x00, 0x5C}}, {18938, {0x00, 0x5C}}, {19076, {0x00, 0x5C}} }},  /*L3, TPC IDX 9*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x96}}, {18662, {0x01, 0x96}}, {18800, {0x01, 0x96}}, {18938, {0x01, 0x96}}, {19076, {0x01, 0x96}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0xC0}}, {18662, {0x02, 0xC0}}, {18800, {0x02, 0xC0}}, {18938, {0x02, 0xC0}}, {19076, {0x02, 0xC0}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x89}}, {18662, {0x03, 0x89}}, {18800, {0x03, 0x89}}, {18938, {0x03, 0x89}}, {19076, {0x03, 0x89}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x00, 0x5C}}, {18662, {0x00, 0x5C}}, {18800, {0x00, 0x5C}}, {18938, {0x00, 0x5C}}, {19076, {0x00, 0x5C}} }},  /*L2, TPC IDX 15, Hyst1*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x23}}, {18662, {0x01, 0x23}}, {18800, {0x01, 0x23}}, {18938, {0x01, 0x23}}, {19076, {0x01, 0x23}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0xC0}}, {18662, {0x02, 0xC0}}, {18800, {0x02, 0xC0}}, {18938, {0x02, 0xC0}}, {19076, {0x02, 0xC0}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x80}}, {18662, {0x03, 0x80}}, {18800, {0x03, 0x80}}, {18938, {0x03, 0x80}}, {19076, {0x03, 0x80}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x00, 0x5C}}, {18662, {0x00, 0x5C}}, {18800, {0x00, 0x5C}}, {18938, {0x00, 0x5C}}, {19076, {0x00, 0x5C}} }},  /*L1, TPC IDX 18*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x23}}, {18662, {0x01, 0x23}}, {18800, {0x01, 0x23}}, {18938, {0x01, 0x23}}, {19076, {0x01, 0x23}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0xC0}}, {18662, {0x02, 0xC0}}, {18800, {0x02, 0xC0}}, {18938, {0x02, 0xC0}}, {19076, {0x02, 0xC0}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x80}}, {18662, {0x03, 0x80}}, {18800, {0x03, 0x80}}, {18938, {0x03, 0x80}}, {19076, {0x03, 0x80}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x00, 0x5C}}, {18662, {0x00, 0x5C}}, {18800, {0x00, 0x5C}}, {18938, {0x00, 0x5C}}, {19076, {0x00, 0x5C}} }},  /*L0, TPC IDX 25, Hyst2*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x01, 0x13}}, {18662, {0x01, 0x13}}, {18800, {0x01, 0x13}}, {18938, {0x01, 0x13}}, {19076, {0x01, 0x13}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x02, 0xC0}}, {18662, {0x02, 0xC0}}, {18800, {0x02, 0xC0}}, {18938, {0x02, 0xC0}}, {19076, {0x02, 0xC0}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{18524, {0x03, 0x80}}, {18662, {0x03, 0x80}}, {18800, {0x03, 0x80}}, {18938, {0x03, 0x80}}, {19076, {0x03, 0x80}} }},
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{18524, {0x00, 0x00}}, {18662, {0x00, 0x00}}, {18800, {0x00, 0x00}}, {18938, {0x00, 0x00}}, {19076, {0x00, 0x00}} }},
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{18524, {0x00, 0x00}}, {18662, {0x00, 0x00}}, {18800, {0x00, 0x00}}, {18938, {0x00, 0x00}}, {19076, {0x00, 0x00}} }},
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{18524, {0x00, 0x00}}, {18662, {0x00, 0x00}}, {18800, {0x00, 0x00}}, {18938, {0x00, 0x00}}, {19076, {0x00, 0x00}} }},
@@ -2044,48 +2045,48 @@ UL1_UMTS_MIPI_TPC_T UMTS_MIPI_TPC_UMTSBand5 =
    },
    
    /* Data */
-   {                                                                                                                                                                               
-      //elm type  , port_sel     , data_seq, user id,         {{sub 0, addr, data}}, {{sub 1, addr, data}}, {{sub 2, addr, data} , {{sub 3, addr, data}}, {{sub 4, addr, data}     
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L7, TPC IDX 0*/        
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xBB}}, {8314, {0x02, 0xBB}}, {8365, {0x02, 0xBB}}, {8415, {0x02, 0xBB}}, {8466, {0x02, 0xBB}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x15}}, {8314, {0x03, 0x15}}, {8365, {0x03, 0x15}}, {8415, {0x03, 0x15}}, {8466, {0x03, 0x15}} }},                      
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L6, TPC IDX 2*/           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xBB}}, {8314, {0x02, 0xBB}}, {8365, {0x02, 0xBB}}, {8415, {0x02, 0xBB}}, {8466, {0x02, 0xBB}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x15}}, {8314, {0x03, 0x15}}, {8365, {0x03, 0x15}}, {8415, {0x03, 0x15}}, {8466, {0x03, 0x15}} }},          
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L5, TPC IDX 4*/          
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xBF}}, {8314, {0x02, 0xBF}}, {8365, {0x02, 0xBF}}, {8415, {0x02, 0xBF}}, {8466, {0x02, 0xBF}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x14}}, {8314, {0x03, 0x14}}, {8365, {0x03, 0x14}}, {8415, {0x03, 0x14}}, {8466, {0x03, 0x14}} }},          
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L4, TPC IDX 6*/        
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xFB}}, {8314, {0x02, 0xFB}}, {8365, {0x02, 0xFB}}, {8415, {0x02, 0xFB}}, {8466, {0x02, 0xFB}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x10}}, {8314, {0x03, 0x10}}, {8365, {0x03, 0x10}}, {8415, {0x03, 0x10}}, {8466, {0x03, 0x10}} }},                            
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L3, TPC IDX 9*/        
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xBC}}, {8314, {0x02, 0xBC}}, {8365, {0x02, 0xBC}}, {8415, {0x02, 0xBC}}, {8466, {0x02, 0xBC}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x10}}, {8314, {0x03, 0x10}}, {8365, {0x03, 0x10}}, {8415, {0x03, 0x10}}, {8466, {0x03, 0x10}} }},    
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L2, TPC IDX 15, Hyst1*/  
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x7A}}, {8314, {0x02, 0x7A}}, {8365, {0x02, 0x7A}}, {8415, {0x02, 0x7A}}, {8466, {0x02, 0x7A}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x14}}, {8314, {0x03, 0x14}}, {8365, {0x03, 0x14}}, {8415, {0x03, 0x14}}, {8466, {0x03, 0x14}} }},    
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L1, TPC IDX 18*/     
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xB8}}, {8314, {0x02, 0xB8}}, {8365, {0x02, 0xB9}}, {8415, {0x02, 0xB8}}, {8466, {0x02, 0xB8}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x10}}, {8314, {0x03, 0x10}}, {8365, {0x03, 0x10}}, {8415, {0x03, 0x10}}, {8466, {0x03, 0x10}} }},                                              
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L0, TPC IDX 25, Hyst2*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xB8}}, {8314, {0x02, 0xB8}}, {8365, {0x02, 0xB8}}, {8415, {0x02, 0xB8}}, {8466, {0x02, 0xB8}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x10}}, {8314, {0x03, 0x10}}, {8365, {0x03, 0x10}}, {8415, {0x03, 0x10}}, {8466, {0x03, 0x10}} }},                   
-     {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8264, {0x00, 0x00}}, {8314, {0x00, 0x00}}, {8365, {0x00, 0x00}}, {8415, {0x00, 0x00}}, {8466, {0x00, 0x00}} }},                           
-     {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8264, {0x00, 0x00}}, {8314, {0x00, 0x00}}, {8365, {0x00, 0x00}}, {8415, {0x00, 0x00}}, {8466, {0x00, 0x00}} }},                           
-     {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8264, {0x00, 0x00}}, {8314, {0x00, 0x00}}, {8365, {0x00, 0x00}}, {8415, {0x00, 0x00}}, {8466, {0x00, 0x00}} }},                           
-     {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8264, {0x00, 0x00}}, {8314, {0x00, 0x00}}, {8365, {0x00, 0x00}}, {8415, {0x00, 0x00}}, {8466, {0x00, 0x00}} }},                           
-     {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8264, {0x00, 0x00}}, {8314, {0x00, 0x00}}, {8365, {0x00, 0x00}}, {8415, {0x00, 0x00}}, {8466, {0x00, 0x00}} }},                           
-     {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8264, {0x00, 0x00}}, {8314, {0x00, 0x00}}, {8365, {0x00, 0x00}}, {8415, {0x00, 0x00}}, {8466, {0x00, 0x00}} }},                           
-     {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8264, {0x00, 0x00}}, {8314, {0x00, 0x00}}, {8365, {0x00, 0x00}}, {8415, {0x00, 0x00}}, {8466, {0x00, 0x00}} }},                           
-     {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8264, {0x00, 0x00}}, {8314, {0x00, 0x00}}, {8365, {0x00, 0x00}}, {8415, {0x00, 0x00}}, {8466, {0x00, 0x00}} }}                            
+   {
+      //elm type  , port_sel     , data_seq, user id,         {{sub 0, addr, data}}, {{sub 1, addr, data}}, {{sub 2, addr, data} , {{sub 3, addr, data}}, {{sub 4, addr, data}
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x2C}}, {8314, {0x00, 0x2C}}, {8365, {0x00, 0x2C}}, {8415, {0x00, 0x2C}}, {8466, {0x00, 0x2C}} }},  /*L7, TPC IDX 0*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x58}}, {8314, {0x01, 0x58}}, {8365, {0x01, 0x58}}, {8415, {0x01, 0x58}}, {8466, {0x01, 0x58}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x30}}, {8314, {0x02, 0x30}}, {8365, {0x02, 0x30}}, {8415, {0x02, 0x30}}, {8466, {0x02, 0x30}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x88}}, {8314, {0x03, 0x88}}, {8365, {0x03, 0x88}}, {8415, {0x03, 0x88}}, {8466, {0x03, 0x88}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x2C}}, {8314, {0x00, 0x2C}}, {8365, {0x00, 0x2C}}, {8415, {0x00, 0x2C}}, {8466, {0x00, 0x2C}} }},  /*L6, TPC IDX 2*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x58}}, {8314, {0x01, 0x58}}, {8365, {0x01, 0x58}}, {8415, {0x01, 0x58}}, {8466, {0x01, 0x58}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x30}}, {8314, {0x02, 0x30}}, {8365, {0x02, 0x30}}, {8415, {0x02, 0x30}}, {8466, {0x02, 0x30}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x88}}, {8314, {0x03, 0x88}}, {8365, {0x03, 0x88}}, {8415, {0x03, 0x88}}, {8466, {0x03, 0x88}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x2C}}, {8314, {0x00, 0x2C}}, {8365, {0x00, 0x2C}}, {8415, {0x00, 0x2C}}, {8466, {0x00, 0x2C}} }},  /*L5, TPC IDX 4*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x58}}, {8314, {0x01, 0x58}}, {8365, {0x01, 0x58}}, {8415, {0x01, 0x58}}, {8466, {0x01, 0x58}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x30}}, {8314, {0x02, 0x30}}, {8365, {0x02, 0x30}}, {8415, {0x02, 0x30}}, {8466, {0x02, 0x30}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x88}}, {8314, {0x03, 0x88}}, {8365, {0x03, 0x88}}, {8415, {0x03, 0x88}}, {8466, {0x03, 0x88}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x2C}}, {8314, {0x00, 0x2C}}, {8365, {0x00, 0x2C}}, {8415, {0x00, 0x2C}}, {8466, {0x00, 0x2C}} }},  /*L4, TPC IDX 6*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x58}}, {8314, {0x01, 0x58}}, {8365, {0x01, 0x58}}, {8415, {0x01, 0x58}}, {8466, {0x01, 0x58}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x30}}, {8314, {0x02, 0x30}}, {8365, {0x02, 0x30}}, {8415, {0x02, 0x30}}, {8466, {0x02, 0x30}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x88}}, {8314, {0x03, 0x88}}, {8365, {0x03, 0x88}}, {8415, {0x03, 0x88}}, {8466, {0x03, 0x88}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x2C}}, {8314, {0x00, 0x2C}}, {8365, {0x00, 0x2C}}, {8415, {0x00, 0x2C}}, {8466, {0x00, 0x2C}} }},  /*L3, TPC IDX 9*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x58}}, {8314, {0x01, 0x58}}, {8365, {0x01, 0x58}}, {8415, {0x01, 0x58}}, {8466, {0x01, 0x58}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x30}}, {8314, {0x02, 0x30}}, {8365, {0x02, 0x30}}, {8415, {0x02, 0x30}}, {8466, {0x02, 0x30}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x88}}, {8314, {0x03, 0x88}}, {8365, {0x03, 0x88}}, {8415, {0x03, 0x88}}, {8466, {0x03, 0x88}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x2C}}, {8314, {0x00, 0x2C}}, {8365, {0x00, 0x2C}}, {8415, {0x00, 0x2C}}, {8466, {0x00, 0x2C}} }},  /*L2, TPC IDX 15, Hyst1*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x24}}, {8314, {0x01, 0x24}}, {8365, {0x01, 0x24}}, {8415, {0x01, 0x24}}, {8466, {0x01, 0x24}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x30}}, {8314, {0x02, 0x30}}, {8365, {0x02, 0x30}}, {8415, {0x02, 0x30}}, {8466, {0x02, 0x30}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x80}}, {8314, {0x03, 0x80}}, {8365, {0x03, 0x80}}, {8415, {0x03, 0x80}}, {8466, {0x03, 0x80}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x2C}}, {8314, {0x00, 0x2C}}, {8365, {0x00, 0x2C}}, {8415, {0x00, 0x2C}}, {8466, {0x00, 0x2C}} }},  /*L1, TPC IDX 18*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x24}}, {8314, {0x01, 0x24}}, {8365, {0x01, 0x24}}, {8415, {0x01, 0x24}}, {8466, {0x01, 0x24}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x30}}, {8314, {0x02, 0x30}}, {8365, {0x02, 0x30}}, {8415, {0x02, 0x30}}, {8466, {0x02, 0x30}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x80}}, {8314, {0x03, 0x80}}, {8365, {0x03, 0x80}}, {8415, {0x03, 0x80}}, {8466, {0x03, 0x80}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x2C}}, {8314, {0x00, 0x2C}}, {8365, {0x00, 0x2C}}, {8415, {0x00, 0x2C}}, {8466, {0x00, 0x2C}} }},  /*L0, TPC IDX 25, Hyst2*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x13}}, {8314, {0x01, 0x13}}, {8365, {0x01, 0x13}}, {8415, {0x01, 0x13}}, {8466, {0x01, 0x13}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x30}}, {8314, {0x02, 0x30}}, {8365, {0x02, 0x30}}, {8415, {0x02, 0x30}}, {8466, {0x02, 0x30}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x80}}, {8314, {0x03, 0x80}}, {8365, {0x03, 0x80}}, {8415, {0x03, 0x80}}, {8466, {0x03, 0x80}} }},
+     {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8264, {0x00, 0x00}}, {8314, {0x00, 0x00}}, {8365, {0x00, 0x00}}, {8415, {0x00, 0x00}}, {8466, {0x00, 0x00}} }},
+     {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8264, {0x00, 0x00}}, {8314, {0x00, 0x00}}, {8365, {0x00, 0x00}}, {8415, {0x00, 0x00}}, {8466, {0x00, 0x00}} }},
+     {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8264, {0x00, 0x00}}, {8314, {0x00, 0x00}}, {8365, {0x00, 0x00}}, {8415, {0x00, 0x00}}, {8466, {0x00, 0x00}} }},
+     {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8264, {0x00, 0x00}}, {8314, {0x00, 0x00}}, {8365, {0x00, 0x00}}, {8415, {0x00, 0x00}}, {8466, {0x00, 0x00}} }},
+     {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8264, {0x00, 0x00}}, {8314, {0x00, 0x00}}, {8365, {0x00, 0x00}}, {8415, {0x00, 0x00}}, {8466, {0x00, 0x00}} }},
+     {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8264, {0x00, 0x00}}, {8314, {0x00, 0x00}}, {8365, {0x00, 0x00}}, {8415, {0x00, 0x00}}, {8466, {0x00, 0x00}} }},
+     {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8264, {0x00, 0x00}}, {8314, {0x00, 0x00}}, {8365, {0x00, 0x00}}, {8415, {0x00, 0x00}}, {8466, {0x00, 0x00}} }},
+     {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8264, {0x00, 0x00}}, {8314, {0x00, 0x00}}, {8365, {0x00, 0x00}}, {8415, {0x00, 0x00}}, {8466, {0x00, 0x00}} }}
    }                                                                            
 };
 
@@ -2108,38 +2109,38 @@ UL1_UMTS_MIPI_TPC_T UMTS_MIPI_TPC_UMTSBand5_set0 =
    /* Data */
    {
       //elm type  , port_sel     , data_seq, user id,         {{sub 0, addr, data}}, {{sub 1, addr, data}}, {{sub 2, addr, data} , {{sub 3, addr, data}}, {{sub 4, addr, data}
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L7, TPC IDX 0*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xBB}}, {8314, {0x02, 0xBB}}, {8365, {0x02, 0xBB}}, {8415, {0x02, 0xBB}}, {8466, {0x02, 0xBB}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x15}}, {8314, {0x03, 0x15}}, {8365, {0x03, 0x15}}, {8415, {0x03, 0x15}}, {8466, {0x03, 0x15}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L6, TPC IDX 2*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xBB}}, {8314, {0x02, 0xBB}}, {8365, {0x02, 0xBB}}, {8415, {0x02, 0xBB}}, {8466, {0x02, 0xBB}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x15}}, {8314, {0x03, 0x15}}, {8365, {0x03, 0x15}}, {8415, {0x03, 0x15}}, {8466, {0x03, 0x15}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L5, TPC IDX 4*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xBF}}, {8314, {0x02, 0xBF}}, {8365, {0x02, 0xBF}}, {8415, {0x02, 0xBF}}, {8466, {0x02, 0xBF}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x14}}, {8314, {0x03, 0x14}}, {8365, {0x03, 0x14}}, {8415, {0x03, 0x14}}, {8466, {0x03, 0x14}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L4, TPC IDX 6*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xFB}}, {8314, {0x02, 0xFB}}, {8365, {0x02, 0xFB}}, {8415, {0x02, 0xFB}}, {8466, {0x02, 0xFB}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x10}}, {8314, {0x03, 0x10}}, {8365, {0x03, 0x10}}, {8415, {0x03, 0x10}}, {8466, {0x03, 0x10}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L3, TPC IDX 9*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xBC}}, {8314, {0x02, 0xBC}}, {8365, {0x02, 0xBC}}, {8415, {0x02, 0xBC}}, {8466, {0x02, 0xBC}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x10}}, {8314, {0x03, 0x10}}, {8365, {0x03, 0x10}}, {8415, {0x03, 0x10}}, {8466, {0x03, 0x10}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L2, TPC IDX 15, Hyst1*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x7A}}, {8314, {0x02, 0x7A}}, {8365, {0x02, 0x7A}}, {8415, {0x02, 0x7A}}, {8466, {0x02, 0x7A}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x14}}, {8314, {0x03, 0x14}}, {8365, {0x03, 0x14}}, {8415, {0x03, 0x14}}, {8466, {0x03, 0x14}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L1, TPC IDX 18*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xB8}}, {8314, {0x02, 0xB8}}, {8365, {0x02, 0xB9}}, {8415, {0x02, 0xB8}}, {8466, {0x02, 0xB8}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x10}}, {8314, {0x03, 0x10}}, {8365, {0x03, 0x10}}, {8415, {0x03, 0x10}}, {8466, {0x03, 0x10}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L0, TPC IDX 25, Hyst2*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xB8}}, {8314, {0x02, 0xB8}}, {8365, {0x02, 0xB8}}, {8415, {0x02, 0xB8}}, {8466, {0x02, 0xB8}} }},
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x10}}, {8314, {0x03, 0x10}}, {8365, {0x03, 0x10}}, {8415, {0x03, 0x10}}, {8466, {0x03, 0x10}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L7, TPC IDX 0*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x02, 0xBB}}, {8314, {0x02, 0xBB}}, {8365, {0x02, 0xBB}}, {8415, {0x02, 0xBB}}, {8466, {0x02, 0xBB}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x03, 0x15}}, {8314, {0x03, 0x15}}, {8365, {0x03, 0x15}}, {8415, {0x03, 0x15}}, {8466, {0x03, 0x15}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L6, TPC IDX 2*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x02, 0xBB}}, {8314, {0x02, 0xBB}}, {8365, {0x02, 0xBB}}, {8415, {0x02, 0xBB}}, {8466, {0x02, 0xBB}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x03, 0x15}}, {8314, {0x03, 0x15}}, {8365, {0x03, 0x15}}, {8415, {0x03, 0x15}}, {8466, {0x03, 0x15}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L5, TPC IDX 4*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x02, 0xBF}}, {8314, {0x02, 0xBF}}, {8365, {0x02, 0xBF}}, {8415, {0x02, 0xBF}}, {8466, {0x02, 0xBF}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x03, 0x14}}, {8314, {0x03, 0x14}}, {8365, {0x03, 0x14}}, {8415, {0x03, 0x14}}, {8466, {0x03, 0x14}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L4, TPC IDX 6*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x02, 0xFB}}, {8314, {0x02, 0xFB}}, {8365, {0x02, 0xFB}}, {8415, {0x02, 0xFB}}, {8466, {0x02, 0xFB}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x03, 0x10}}, {8314, {0x03, 0x10}}, {8365, {0x03, 0x10}}, {8415, {0x03, 0x10}}, {8466, {0x03, 0x10}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L3, TPC IDX 9*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x02, 0xBC}}, {8314, {0x02, 0xBC}}, {8365, {0x02, 0xBC}}, {8415, {0x02, 0xBC}}, {8466, {0x02, 0xBC}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x03, 0x10}}, {8314, {0x03, 0x10}}, {8365, {0x03, 0x10}}, {8415, {0x03, 0x10}}, {8466, {0x03, 0x10}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L2, TPC IDX 15, Hyst1*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x02, 0x7A}}, {8314, {0x02, 0x7A}}, {8365, {0x02, 0x7A}}, {8415, {0x02, 0x7A}}, {8466, {0x02, 0x7A}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x03, 0x14}}, {8314, {0x03, 0x14}}, {8365, {0x03, 0x14}}, {8415, {0x03, 0x14}}, {8466, {0x03, 0x14}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L1, TPC IDX 18*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x02, 0xB8}}, {8314, {0x02, 0xB8}}, {8365, {0x02, 0xB9}}, {8415, {0x02, 0xB8}}, {8466, {0x02, 0xB8}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x03, 0x10}}, {8314, {0x03, 0x10}}, {8365, {0x03, 0x10}}, {8415, {0x03, 0x10}}, {8466, {0x03, 0x10}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L0, TPC IDX 25, Hyst2*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x02, 0xB8}}, {8314, {0x02, 0xB8}}, {8365, {0x02, 0xB8}}, {8415, {0x02, 0xB8}}, {8466, {0x02, 0xB8}} }},
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x03, 0x10}}, {8314, {0x03, 0x10}}, {8365, {0x03, 0x10}}, {8415, {0x03, 0x10}}, {8466, {0x03, 0x10}} }},
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8264, {0x00, 0x00}}, {8314, {0x00, 0x00}}, {8365, {0x00, 0x00}}, {8415, {0x00, 0x00}}, {8466, {0x00, 0x00}} }},
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8264, {0x00, 0x00}}, {8314, {0x00, 0x00}}, {8365, {0x00, 0x00}}, {8415, {0x00, 0x00}}, {8466, {0x00, 0x00}} }},
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8264, {0x00, 0x00}}, {8314, {0x00, 0x00}}, {8365, {0x00, 0x00}}, {8415, {0x00, 0x00}}, {8466, {0x00, 0x00}} }},
@@ -2170,38 +2171,38 @@ UL1_UMTS_MIPI_TPC_T UMTS_MIPI_TPC_UMTSBand5_set1 =
    /* Data */
    {                                                                                                                                                                               
       //elm type  , port_sel     , data_seq, user id,         {{sub 0, addr, data}}, {{sub 1, addr, data}}, {{sub 2, addr, data} , {{sub 3, addr, data}}, {{sub 4, addr, data}     
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L7, TPC IDX 0*/        
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xBB}}, {8314, {0x02, 0xBB}}, {8365, {0x02, 0xBB}}, {8415, {0x02, 0xBB}}, {8466, {0x02, 0xBB}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x15}}, {8314, {0x03, 0x15}}, {8365, {0x03, 0x15}}, {8415, {0x03, 0x15}}, {8466, {0x03, 0x15}} }},                      
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L6, TPC IDX 2*/           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xBB}}, {8314, {0x02, 0xBB}}, {8365, {0x02, 0xBB}}, {8415, {0x02, 0xBB}}, {8466, {0x02, 0xBB}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x15}}, {8314, {0x03, 0x15}}, {8365, {0x03, 0x15}}, {8415, {0x03, 0x15}}, {8466, {0x03, 0x15}} }},          
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L5, TPC IDX 4*/          
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xBF}}, {8314, {0x02, 0xBF}}, {8365, {0x02, 0xBF}}, {8415, {0x02, 0xBF}}, {8466, {0x02, 0xBF}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x14}}, {8314, {0x03, 0x14}}, {8365, {0x03, 0x14}}, {8415, {0x03, 0x14}}, {8466, {0x03, 0x14}} }},          
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L4, TPC IDX 6*/        
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xFB}}, {8314, {0x02, 0xFB}}, {8365, {0x02, 0xFB}}, {8415, {0x02, 0xFB}}, {8466, {0x02, 0xFB}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x10}}, {8314, {0x03, 0x10}}, {8365, {0x03, 0x10}}, {8415, {0x03, 0x10}}, {8466, {0x03, 0x10}} }},                            
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L3, TPC IDX 9*/        
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xBC}}, {8314, {0x02, 0xBC}}, {8365, {0x02, 0xBC}}, {8415, {0x02, 0xBC}}, {8466, {0x02, 0xBC}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x10}}, {8314, {0x03, 0x10}}, {8365, {0x03, 0x10}}, {8415, {0x03, 0x10}}, {8466, {0x03, 0x10}} }},    
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L2, TPC IDX 15, Hyst1*/  
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0x7A}}, {8314, {0x02, 0x7A}}, {8365, {0x02, 0x7A}}, {8415, {0x02, 0x7A}}, {8466, {0x02, 0x7A}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x14}}, {8314, {0x03, 0x14}}, {8365, {0x03, 0x14}}, {8415, {0x03, 0x14}}, {8466, {0x03, 0x14}} }},    
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L1, TPC IDX 18*/     
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xB8}}, {8314, {0x02, 0xB8}}, {8365, {0x02, 0xB9}}, {8415, {0x02, 0xB8}}, {8466, {0x02, 0xB8}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x10}}, {8314, {0x03, 0x10}}, {8365, {0x03, 0x10}}, {8415, {0x03, 0x10}}, {8466, {0x03, 0x10}} }},                                              
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L0, TPC IDX 25, Hyst2*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x02, 0xB8}}, {8314, {0x02, 0xB8}}, {8365, {0x02, 0xB8}}, {8415, {0x02, 0xB8}}, {8466, {0x02, 0xB8}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8264, {0x03, 0x10}}, {8314, {0x03, 0x10}}, {8365, {0x03, 0x10}}, {8415, {0x03, 0x10}}, {8466, {0x03, 0x10}} }},                   
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L7, TPC IDX 0*/        
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x02, 0xBB}}, {8314, {0x02, 0xBB}}, {8365, {0x02, 0xBB}}, {8415, {0x02, 0xBB}}, {8466, {0x02, 0xBB}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x03, 0x15}}, {8314, {0x03, 0x15}}, {8365, {0x03, 0x15}}, {8415, {0x03, 0x15}}, {8466, {0x03, 0x15}} }},                      
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L6, TPC IDX 2*/           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x02, 0xBB}}, {8314, {0x02, 0xBB}}, {8365, {0x02, 0xBB}}, {8415, {0x02, 0xBB}}, {8466, {0x02, 0xBB}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x03, 0x15}}, {8314, {0x03, 0x15}}, {8365, {0x03, 0x15}}, {8415, {0x03, 0x15}}, {8466, {0x03, 0x15}} }},          
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L5, TPC IDX 4*/          
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x02, 0xBF}}, {8314, {0x02, 0xBF}}, {8365, {0x02, 0xBF}}, {8415, {0x02, 0xBF}}, {8466, {0x02, 0xBF}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x03, 0x14}}, {8314, {0x03, 0x14}}, {8365, {0x03, 0x14}}, {8415, {0x03, 0x14}}, {8466, {0x03, 0x14}} }},          
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L4, TPC IDX 6*/        
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x02, 0xFB}}, {8314, {0x02, 0xFB}}, {8365, {0x02, 0xFB}}, {8415, {0x02, 0xFB}}, {8466, {0x02, 0xFB}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x03, 0x10}}, {8314, {0x03, 0x10}}, {8365, {0x03, 0x10}}, {8415, {0x03, 0x10}}, {8466, {0x03, 0x10}} }},                            
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L3, TPC IDX 9*/        
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x02, 0xBC}}, {8314, {0x02, 0xBC}}, {8365, {0x02, 0xBC}}, {8415, {0x02, 0xBC}}, {8466, {0x02, 0xBC}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x03, 0x10}}, {8314, {0x03, 0x10}}, {8365, {0x03, 0x10}}, {8415, {0x03, 0x10}}, {8466, {0x03, 0x10}} }},    
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L2, TPC IDX 15, Hyst1*/  
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x02, 0x7A}}, {8314, {0x02, 0x7A}}, {8365, {0x02, 0x7A}}, {8415, {0x02, 0x7A}}, {8466, {0x02, 0x7A}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x03, 0x14}}, {8314, {0x03, 0x14}}, {8365, {0x03, 0x14}}, {8415, {0x03, 0x14}}, {8466, {0x03, 0x14}} }},    
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L1, TPC IDX 18*/     
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x02, 0xB8}}, {8314, {0x02, 0xB8}}, {8365, {0x02, 0xB9}}, {8415, {0x02, 0xB8}}, {8466, {0x02, 0xB8}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x03, 0x10}}, {8314, {0x03, 0x10}}, {8365, {0x03, 0x10}}, {8415, {0x03, 0x10}}, {8466, {0x03, 0x10}} }},                                              
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x00, 0x10}}, {8314, {0x00, 0x10}}, {8365, {0x00, 0x10}}, {8415, {0x00, 0x10}}, {8466, {0x00, 0x10}} }},  /*L0, TPC IDX 25, Hyst2*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x01, 0x0F}}, {8314, {0x01, 0x0F}}, {8365, {0x01, 0x0F}}, {8415, {0x01, 0x0F}}, {8466, {0x01, 0x0F}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x02, 0xB8}}, {8314, {0x02, 0xB8}}, {8365, {0x02, 0xB8}}, {8415, {0x02, 0xB8}}, {8466, {0x02, 0xB8}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA1,   {{8264, {0x03, 0x10}}, {8314, {0x03, 0x10}}, {8365, {0x03, 0x10}}, {8415, {0x03, 0x10}}, {8466, {0x03, 0x10}} }},                   
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8264, {0x00, 0x00}}, {8314, {0x00, 0x00}}, {8365, {0x00, 0x00}}, {8415, {0x00, 0x00}}, {8466, {0x00, 0x00}} }},                           
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8264, {0x00, 0x00}}, {8314, {0x00, 0x00}}, {8365, {0x00, 0x00}}, {8415, {0x00, 0x00}}, {8466, {0x00, 0x00}} }},                           
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8264, {0x00, 0x00}}, {8314, {0x00, 0x00}}, {8365, {0x00, 0x00}}, {8415, {0x00, 0x00}}, {8466, {0x00, 0x00}} }},                           
@@ -2232,38 +2233,38 @@ UL1_UMTS_MIPI_TPC_T UMTS_MIPI_TPC_UMTSBand8 =
    /* Data */
    {                                                                                                                                                                               
       //elm type  , port_sel     , data_seq, user id,         {{sub 0, addr, data}}, {{sub 1, addr, data}}, {{sub 2, addr, data} , {{sub 3, addr, data}}, {{sub 4, addr, data}     
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x00, 0x0C}}, {8899, {0x00, 0x0C}}, {8975, {0x00, 0x0C}}, {9050, {0x00, 0x0C}}, {9126, {0x00, 0x0C}} }},  /*L7, TPC IDX 0*/        
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x01, 0x0F}}, {8899, {0x01, 0x0F}}, {8975, {0x01, 0x0F}}, {9050, {0x01, 0x0F}}, {9126, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x02, 0xCE}}, {8899, {0x02, 0xCE}}, {8975, {0x02, 0xCE}}, {9050, {0x02, 0xCE}}, {9126, {0x02, 0xCE}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x03, 0x11}}, {8899, {0x03, 0x11}}, {8975, {0x03, 0x11}}, {9050, {0x03, 0x11}}, {9126, {0x03, 0x11}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x00, 0x0C}}, {8899, {0x00, 0x0C}}, {8975, {0x00, 0x0C}}, {9050, {0x00, 0x0C}}, {9126, {0x00, 0x0C}} }},  /*L6, TPC IDX 2*/        
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x01, 0x0F}}, {8899, {0x01, 0x0F}}, {8975, {0x01, 0x0F}}, {9050, {0x01, 0x0F}}, {9126, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x02, 0xCE}}, {8899, {0x02, 0xCE}}, {8975, {0x02, 0xCE}}, {9050, {0x02, 0xCE}}, {9126, {0x02, 0xCE}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x03, 0x11}}, {8899, {0x03, 0x11}}, {8975, {0x03, 0x11}}, {9050, {0x03, 0x11}}, {9126, {0x03, 0x11}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x00, 0x0C}}, {8899, {0x00, 0x0C}}, {8975, {0x00, 0x0C}}, {9050, {0x00, 0x0C}}, {9126, {0x00, 0x0C}} }},  /*L5, TPC IDX 4*/        
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x01, 0x0F}}, {8899, {0x01, 0x0F}}, {8975, {0x01, 0x0F}}, {9050, {0x01, 0x0F}}, {9126, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x02, 0x7C}}, {8899, {0x02, 0x7C}}, {8975, {0x02, 0x7C}}, {9050, {0x02, 0x7C}}, {9126, {0x02, 0x7C}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x03, 0x15}}, {8899, {0x03, 0x15}}, {8975, {0x03, 0x15}}, {9050, {0x03, 0x15}}, {9126, {0x03, 0x15}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x00, 0x0C}}, {8899, {0x00, 0x0C}}, {8975, {0x00, 0x0C}}, {9050, {0x00, 0x0C}}, {9126, {0x00, 0x0C}} }},  /*L4, TPC IDX 6*/        
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x01, 0x0F}}, {8899, {0x01, 0x0F}}, {8975, {0x01, 0x0F}}, {9050, {0x01, 0x0F}}, {9126, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x02, 0xBF}}, {8899, {0x02, 0xBF}}, {8975, {0x02, 0xBF}}, {9050, {0x02, 0xBF}}, {9126, {0x02, 0xBF}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x03, 0x10}}, {8899, {0x03, 0x10}}, {8975, {0x03, 0x10}}, {9050, {0x03, 0x10}}, {9126, {0x03, 0x10}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x00, 0x0C}}, {8899, {0x00, 0x0C}}, {8975, {0x00, 0x0C}}, {9050, {0x00, 0x0C}}, {9126, {0x00, 0x0C}} }},  /*L3, TPC IDX 9*/        
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x01, 0x0F}}, {8899, {0x01, 0x0F}}, {8975, {0x01, 0x0F}}, {9050, {0x01, 0x0F}}, {9126, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x02, 0x7C}}, {8899, {0x02, 0x7C}}, {8975, {0x02, 0x7C}}, {9050, {0x02, 0x7C}}, {9126, {0x02, 0x7C}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x03, 0x14}}, {8899, {0x03, 0x14}}, {8975, {0x03, 0x14}}, {9050, {0x03, 0x14}}, {9126, {0x03, 0x14}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x00, 0x0C}}, {8899, {0x00, 0x0C}}, {8975, {0x00, 0x0C}}, {9050, {0x00, 0x0C}}, {9126, {0x00, 0x0C}} }},  /*L2, TPC IDX 15, Hyst1*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x01, 0x0F}}, {8899, {0x01, 0x0F}}, {8975, {0x01, 0x0F}}, {9050, {0x01, 0x0F}}, {9126, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x02, 0x97}}, {8899, {0x02, 0x97}}, {8975, {0x02, 0x97}}, {9050, {0x02, 0x97}}, {9126, {0x02, 0x97}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x03, 0x11}}, {8899, {0x03, 0x11}}, {8975, {0x03, 0x11}}, {9050, {0x03, 0x11}}, {9126, {0x03, 0x11}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x00, 0x0C}}, {8899, {0x00, 0x0C}}, {8975, {0x00, 0x0C}}, {9050, {0x00, 0x0C}}, {9126, {0x00, 0x0C}} }},  /*L1, TPC IDX 18*/       
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x01, 0x0F}}, {8899, {0x01, 0x0F}}, {8975, {0x01, 0x0F}}, {9050, {0x01, 0x0F}}, {9126, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x02, 0x99}}, {8899, {0x02, 0x99}}, {8975, {0x02, 0x99}}, {9050, {0x02, 0x99}}, {9126, {0x02, 0x99}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x03, 0x10}}, {8899, {0x03, 0x10}}, {8975, {0x03, 0x10}}, {9050, {0x03, 0x10}}, {9126, {0x03, 0x10}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x00, 0x0C}}, {8899, {0x00, 0x0C}}, {8975, {0x00, 0x0C}}, {9050, {0x00, 0x0C}}, {9126, {0x00, 0x0C}} }},  /*L0, TPC IDX 25, Hyst2*/
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x01, 0x0F}}, {8899, {0x01, 0x0F}}, {8975, {0x01, 0x0F}}, {9050, {0x01, 0x0F}}, {9126, {0x01, 0x0F}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x02, 0x99}}, {8899, {0x02, 0x99}}, {8975, {0x02, 0x99}}, {9050, {0x02, 0x99}}, {9126, {0x02, 0x99}} }},                           
-     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x03, 0x10}}, {8899, {0x03, 0x10}}, {8975, {0x03, 0x10}}, {9050, {0x03, 0x10}}, {9126, {0x03, 0x10}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x00, 0x1C}}, {8899, {0x00, 0x1C}}, {8975, {0x00, 0x1C}}, {9050, {0x00, 0x1C}}, {9126, {0x00, 0x1C}} }},  /*L7, TPC IDX 0*/        
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x01, 0x7A}}, {8899, {0x01, 0x7A}}, {8975, {0x01, 0x7A}}, {9050, {0x01, 0x7A}}, {9126, {0x01, 0x7A}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x02, 0x00}}, {8899, {0x02, 0x00}}, {8975, {0x02, 0x00}}, {9050, {0x02, 0x00}}, {9126, {0x02, 0x00}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x03, 0x88}}, {8899, {0x03, 0x88}}, {8975, {0x03, 0x88}}, {9050, {0x03, 0x88}}, {9126, {0x03, 0x88}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x00, 0x1C}}, {8899, {0x00, 0x1C}}, {8975, {0x00, 0x1C}}, {9050, {0x00, 0x1C}}, {9126, {0x00, 0x1C}} }},  /*L6, TPC IDX 2*/        
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x01, 0x64}}, {8899, {0x01, 0x64}}, {8975, {0x01, 0x64}}, {9050, {0x01, 0x64}}, {9126, {0x01, 0x64}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x02, 0x00}}, {8899, {0x02, 0x00}}, {8975, {0x02, 0x00}}, {9050, {0x02, 0x00}}, {9126, {0x02, 0x00}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x03, 0x88}}, {8899, {0x03, 0x88}}, {8975, {0x03, 0x88}}, {9050, {0x03, 0x88}}, {9126, {0x03, 0x88}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x00, 0x1C}}, {8899, {0x00, 0x1C}}, {8975, {0x00, 0x1C}}, {9050, {0x00, 0x1C}}, {9126, {0x00, 0x1C}} }},  /*L5, TPC IDX 4*/        
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x01, 0x54}}, {8899, {0x01, 0x54}}, {8975, {0x01, 0x54}}, {9050, {0x01, 0x54}}, {9126, {0x01, 0x54}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x02, 0x00}}, {8899, {0x02, 0x00}}, {8975, {0x02, 0x00}}, {9050, {0x02, 0x00}}, {9126, {0x02, 0x00}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x03, 0x88}}, {8899, {0x03, 0x88}}, {8975, {0x03, 0x88}}, {9050, {0x03, 0x88}}, {9126, {0x03, 0x88}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x00, 0x1C}}, {8899, {0x00, 0x1C}}, {8975, {0x00, 0x1C}}, {9050, {0x00, 0x1C}}, {9126, {0x00, 0x1C}} }},  /*L4, TPC IDX 6*/        
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x01, 0x44}}, {8899, {0x01, 0x44}}, {8975, {0x01, 0x44}}, {9050, {0x01, 0x44}}, {9126, {0x01, 0x44}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x02, 0x00}}, {8899, {0x02, 0x00}}, {8975, {0x02, 0x00}}, {9050, {0x02, 0x00}}, {9126, {0x02, 0x00}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x03, 0x88}}, {8899, {0x03, 0x88}}, {8975, {0x03, 0x88}}, {9050, {0x03, 0x88}}, {9126, {0x03, 0x88}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x00, 0x1C}}, {8899, {0x00, 0x1C}}, {8975, {0x00, 0x1C}}, {9050, {0x00, 0x1C}}, {9126, {0x00, 0x1C}} }},  /*L3, TPC IDX 9*/        
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x01, 0X34}}, {8899, {0x01, 0x34}}, {8975, {0x01, 0x34}}, {9050, {0x01, 0x34}}, {9126, {0x01, 0x34}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x02, 0x00}}, {8899, {0x02, 0x00}}, {8975, {0x02, 0x00}}, {9050, {0x02, 0x00}}, {9126, {0x02, 0x00}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x03, 0x80}}, {8899, {0x03, 0x80}}, {8975, {0x03, 0x80}}, {9050, {0x03, 0x80}}, {9126, {0x03, 0x80}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x00, 0x1C}}, {8899, {0x00, 0x1C}}, {8975, {0x00, 0x1C}}, {9050, {0x00, 0x1C}}, {9126, {0x00, 0x1C}} }},  /*L2, TPC IDX 15, Hyst1*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x01, 0x34}}, {8899, {0x01, 0x34}}, {8975, {0x01, 0x34}}, {9050, {0x01, 0x34}}, {9126, {0x01, 0x34}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x02, 0x00}}, {8899, {0x02, 0x00}}, {8975, {0x02, 0x00}}, {9050, {0x02, 0x00}}, {9126, {0x02, 0x00}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x03, 0x80}}, {8899, {0x03, 0x80}}, {8975, {0x03, 0x80}}, {9050, {0x03, 0x80}}, {9126, {0x03, 0x80}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x00, 0x1C}}, {8899, {0x00, 0x1C}}, {8975, {0x00, 0x1C}}, {9050, {0x00, 0x1C}}, {9126, {0x00, 0x1C}} }},  /*L1, TPC IDX 18*/       
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x01, 0x24}}, {8899, {0x01, 0x24}}, {8975, {0x01, 0x24}}, {9050, {0x01, 0x24}}, {9126, {0x01, 0x24}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x02, 0x00}}, {8899, {0x02, 0x00}}, {8975, {0x02, 0x00}}, {9050, {0x02, 0x00}}, {9126, {0x02, 0x00}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x03, 0x80}}, {8899, {0x03, 0x80}}, {8975, {0x03, 0x80}}, {9050, {0x03, 0x80}}, {9126, {0x03, 0x80}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x00, 0x1C}}, {8899, {0x00, 0x1C}}, {8975, {0x00, 0x1C}}, {9050, {0x00, 0x1C}}, {9126, {0x00, 0x1C}} }},  /*L0, TPC IDX 25, Hyst2*/
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x01, 0x14}}, {8899, {0x01, 0x14}}, {8975, {0x01, 0x14}}, {9050, {0x01, 0x14}}, {9126, {0x01, 0x14}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x02, 0x00}}, {8899, {0x02, 0x00}}, {8975, {0x02, 0x00}}, {9050, {0x02, 0x00}}, {9126, {0x02, 0x00}} }},                           
+     {MIPI_PA   , UL1_MIPI_PORT0 , REG_W ,   MIPI_USID_PA0,   {{8824, {0x03, 0x80}}, {8899, {0x03, 0x80}}, {8975, {0x03, 0x80}}, {9050, {0x03, 0x80}}, {9126, {0x03, 0x80}} }},                           
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8824, {0x00, 0x00}}, {8899, {0x00, 0x00}}, {8975, {0x00, 0x00}}, {9050, {0x00, 0x00}}, {9126, {0x00, 0x00}} }},                           
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8824, {0x00, 0x00}}, {8899, {0x00, 0x00}}, {8975, {0x00, 0x00}}, {9050, {0x00, 0x00}}, {9126, {0x00, 0x00}} }},                           
      {MIPI_NULL , MIPI_DATA_NULL , SEQ_NULL, MIPI_USID_INIT0, {{8824, {0x00, 0x00}}, {8899, {0x00, 0x00}}, {8975, {0x00, 0x00}}, {9050, {0x00, 0x00}}, {9126, {0x00, 0x00}} }},                           
diff --git a/lwtg/custom/modem/ul1_rf/MT6735_UMTS_FDD_MT6169_CUSTOM/ul1d_custom_rf.h b/lwtg/custom/modem/ul1_rf/MT6735_UMTS_FDD_MT6169_CUSTOM/ul1d_custom_rf.h
index 72dd587..3534960 100644
--- a/lwtg/custom/modem/ul1_rf/MT6735_UMTS_FDD_MT6169_CUSTOM/ul1d_custom_rf.h
+++ b/lwtg/custom/modem/ul1_rf/MT6735_UMTS_FDD_MT6169_CUSTOM/ul1d_custom_rf.h
@@ -103,12 +103,12 @@
 /*---------------------------------------------------------------------*/
 
  //* --------------------- PDATA_BAND1 Start ---------------------------*/
-#define    PDATA_BAND1_PR1      0x00000005     
-#define    PDATA_BAND1_PR2      0x00000005     
+#define    PDATA_BAND1_PR1      0x00010000     
+#define    PDATA_BAND1_PR2      0x00010000     
 #define    PDATA_BAND1_PR2B     PDATA_BAND1_PR2
 #define    PDATA_BAND1_PR3      0x00000000     
 #define    PDATA_BAND1_PT1      PDATA_BAND1_PR1
-#define    PDATA_BAND1_PT2      0x00000001     
+#define    PDATA_BAND1_PT2      0x00010000     
 #define    PDATA_BAND1_PT2B     PDATA_BAND1_PT2
 #define    PDATA_BAND1_PT3      0x00000000     
  /* --------------------- PDATA_BAND1 End ------------------------------*/
@@ -119,12 +119,12 @@
 #define    PDATA2_BAND1_PR3     0x00000000      
  /* --------------------- PDATA_BAND1 RXD End --------------------------*/
  /* --------------------- PDATA_BAND2 Start ----------------------------*/
-#define    PDATA_BAND2_PR1      0x00000001     
-#define    PDATA_BAND2_PR2      0x00000001     
+#define    PDATA_BAND2_PR1      0x00010000     
+#define    PDATA_BAND2_PR2      0x00010000     
 #define    PDATA_BAND2_PR2B     PDATA_BAND2_PR2
 #define    PDATA_BAND2_PR3      0x00000000     
 #define    PDATA_BAND2_PT1      PDATA_BAND2_PR1
-#define    PDATA_BAND2_PT2      0x00000001     
+#define    PDATA_BAND2_PT2      0x00010000     
 #define    PDATA_BAND2_PT2B     PDATA_BAND2_PT2
 #define    PDATA_BAND2_PT3      0x00000000     
  /* --------------------- PDATA_BAND2 End ------------------------------*/
@@ -151,12 +151,12 @@
 #define    PDATA2_BAND3_PR3     0x00000000      
 /* --------------------- PDATA_BAND3 RXD End --------------------------*/
  /* --------------------- PDATA_BAND5 Start ----------------------------*/
-#define    PDATA_BAND5_PR1      0x00000000     
-#define    PDATA_BAND5_PR2      0x00000000     
+#define    PDATA_BAND5_PR1      0x00010000     
+#define    PDATA_BAND5_PR2      0x00010000     
 #define    PDATA_BAND5_PR2B     PDATA_BAND5_PR2
 #define    PDATA_BAND5_PR3      0x00000000     
 #define    PDATA_BAND5_PT1      PDATA_BAND5_PR1
-#define    PDATA_BAND5_PT2      0x00000000     
+#define    PDATA_BAND5_PT2      0x00010000     
 #define    PDATA_BAND5_PT2B     PDATA_BAND5_PT2
 #define    PDATA_BAND5_PT3      0x00000000
  /* --------------------- PDATA_BAND5 End ------------------------------*/
@@ -204,13 +204,13 @@
 /*MT6169*/ /* either high (VCO divide-by-2) or low (VCO divide-by-4) band.             */
 /*MT6169*/ /* TBD: Complete the description later.                                     */
 /*MT6169*/ /****************************************************************************/
-/*MT6169*/ #define    BAND1_CHANNEL_SEL    LNA_HB_3
-/*MT6169*/ #define    BAND2_CHANNEL_SEL    LNA_MB_1
+/*MT6169*/ #define    BAND1_CHANNEL_SEL    LNA_MB_1
+/*MT6169*/ #define    BAND2_CHANNEL_SEL    LNA_HB_3
 /*MT6169*/ #define    BAND3_CHANNEL_SEL    NON_USED_BAND
 /*MT6169*/ #define    BAND4_CHANNEL_SEL    NON_USED_BAND
 /*MT6169*/ #define    BAND5_CHANNEL_SEL    LNA_LB_2
 /*MT6169*/ #define    BAND6_CHANNEL_SEL    NON_USED_BAND
-/*MT6169*/ #define    BAND8_CHANNEL_SEL    LNA_LB_1
+/*MT6169*/ #define    BAND8_CHANNEL_SEL    LNA_LB_2
 /*MT6169*/ #define    BAND9_CHANNEL_SEL    NON_USED_BAND
 /*MT6169*/ #define    BAND10_CHANNEL_SEL   NON_USED_BAND
 /*MT6169*/ #define    BAND11_CHANNEL_SEL   NON_USED_BAND
@@ -219,13 +219,13 @@
 /*MT6169*/  /****************************************************************************/
 /*MT6169*/  /* RXD. Descript it later.                                                   */
 /*MT6169*/  /****************************************************************************/
-/*MT6169*/ #define    BAND1_CHANNEL2_SEL    LNA_RXD_HB_1 
-/*MT6169*/ #define    BAND2_CHANNEL2_SEL    NON_USED_BAND 
+/*MT6169*/ #define    BAND1_CHANNEL2_SEL    NON_USED_BAND
+/*MT6169*/ #define    BAND2_CHANNEL2_SEL    NON_USED_BAND
 /*MT6169*/ #define    BAND3_CHANNEL2_SEL    NON_USED_BAND
 /*MT6169*/ #define    BAND4_CHANNEL2_SEL    NON_USED_BAND
-/*MT6169*/ #define    BAND5_CHANNEL2_SEL    LNA_RXD_LB_1 
+/*MT6169*/ #define    BAND5_CHANNEL2_SEL    NON_USED_BAND
 /*MT6169*/ #define    BAND6_CHANNEL2_SEL    NON_USED_BAND
-/*MT6169*/ #define    BAND8_CHANNEL2_SEL    LNA_RXD_LB_3 
+/*MT6169*/ #define    BAND8_CHANNEL2_SEL    NON_USED_BAND
 /*MT6169*/ #define    BAND9_CHANNEL2_SEL    NON_USED_BAND
 /*MT6169*/ #define    BAND10_CHANNEL2_SEL   NON_USED_BAND
 /*MT6169*/ #define    BAND11_CHANNEL2_SEL   NON_USED_BAND
@@ -236,13 +236,13 @@
 /*MT6169*/ /* All options are listed below:                            */
 /*MT6169*/ /* TX_HIGH_BAND3/TX_HIGH_BAND2/TX_LOW_BAND1/TX_NULL_BAND    */
 /*MT6169*/ /************************************************************/
-/*MT6169*/ #define    BAND1_OUTPUT_SEL     TX_MB_2
-/*MT6169*/ #define    BAND2_OUTPUT_SEL     TX_MB_2
+/*MT6169*/ #define    BAND1_OUTPUT_SEL     TX_MB_1
+/*MT6169*/ #define    BAND2_OUTPUT_SEL     TX_MB_1
 /*MT6169*/ #define    BAND3_OUTPUT_SEL     TX_NULL_BAND
 /*MT6169*/ #define    BAND4_OUTPUT_SEL     TX_NULL_BAND
 /*MT6169*/ #define    BAND5_OUTPUT_SEL     TX_LB_2
 /*MT6169*/ #define    BAND6_OUTPUT_SEL     TX_NULL_BAND
-/*MT6169*/ #define    BAND8_OUTPUT_SEL     TX_LB_2
+/*MT6169*/ #define    BAND8_OUTPUT_SEL     TX_LB_4
 /*MT6169*/ #define    BAND9_OUTPUT_SEL     TX_NULL_BAND
 /*MT6169*/ #define    BAND10_OUTPUT_SEL    TX_NULL_BAND
 /*MT6169*/ #define    BAND11_OUTPUT_SEL    TX_NULL_BAND
