

<!DOCTYPE html>
<html class="writer-html5" lang="zh-CN" >
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="Docutils 0.19: https://docutils.sourceforge.io/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
  <title>《第六章》FPGA 片内 RAM 测试实验 &mdash; ZYNQ MPSoC开发平台FPGA教程 1.0 文档</title>
  

  
  <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />

  
  

  
  

  

  
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/doctools.js"></script>
        <script src="../_static/sphinx_highlight.js"></script>
        <script src="../_static/translations.js"></script>
    
    <script type="text/javascript" src="../_static/js/theme.js"></script>

    
    <link rel="index" title="索引" href="../genindex.html" />
    <link rel="search" title="搜索" href="../search.html" />
    <link rel="next" title="《第七章》FPGA 片内 ROM 测试实验" href="rom.html" />
    <link rel="prev" title="《第五章》Vivado 下 PLL 实验" href="pll.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../index.html" class="icon icon-home"> ZYNQ MPSoC开发平台FPGA教程
          

          
          </a>

          
            
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="在文档中搜索" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        
        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <p class="caption" role="heading"><span class="caption-text">公司简介</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="about_alinx.html">关于ALINX</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">AXU3EG型号板卡教程</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="introduction.html">引文</a></li>
<li class="toctree-l1"><a class="reference internal" href="Ultrascale_MPSoC.html">《第一章》Ultrascale+ MPSoC 介绍</a></li>
<li class="toctree-l1"><a class="reference internal" href="Hardware_introduction.html">《第二章》开发板硬件介绍</a></li>
<li class="toctree-l1"><a class="reference internal" href="verilog_base.html">《第三章》Verilog 基础模块介绍</a></li>
<li class="toctree-l1"><a class="reference internal" href="pl_led.html">《第四章》PL的“Hello world”LED 实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="pll.html">《第五章》Vivado 下 PLL 实验</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">《第六章》FPGA 片内 RAM 测试实验</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#id1">6.1实验原理</a></li>
<li class="toctree-l2"><a class="reference internal" href="#vivado">6.2创建Vivado工程</a></li>
<li class="toctree-l2"><a class="reference internal" href="#ram">6.3RAM的端口定义和时序</a></li>
<li class="toctree-l2"><a class="reference internal" href="#id2">6.5仿真</a></li>
<li class="toctree-l2"><a class="reference internal" href="#id3">6.6板上验证</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="rom.html">《第七章》FPGA 片内 ROM 测试实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="fifo.html">《第八章》FPGA 片内 FIFO 读写测试实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="key.html">《第九章》Vivado 下按键实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="pwm.html">《第十章》PWM 呼吸灯实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="uart.html">《第十一章》UART 实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="rs485.html">《第十二章》RS485 实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="pl_ddr4.html">《第十三章》PL 端 DDR4 读写测试实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="hdmi_out.html">《第十四章》HDMI 输出实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="hdmi_char.html">《第十五章》HDMI 字符显示实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="7lcd.html">《第十六章》7 寸液晶屏显示实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="ad7606.html">《第十七章》AD7606 多通道波形显示实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="ad9238_d.html">《第十八章》AD9238 双通道波形显示实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="adda.html">《第十九章》ADDA 测试实验</a></li>
<li class="toctree-l1"><a class="reference internal" href="ad9767_d.html">《第二十章》AD9767 双通道正弦波产生实验</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">AXU3EG常见问题</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="problem.html">PROBLEM</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Alinx版权</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="IP.html">版权说明</a></li>
</ul>

            
          
        </div>
        
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">ZYNQ MPSoC开发平台FPGA教程</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          

















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
        
      <li>《第六章》FPGA 片内 RAM 测试实验</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
          
            <a href="../_sources/src/ram.rst.txt" rel="nofollow"> 查看页面源码</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <img alt="../_images/88.png" src="../_images/88.png" />
<section id="fpga-ram">
<h1>《第六章》FPGA 片内 RAM 测试实验<a class="headerlink" href="#fpga-ram" title="此标题的永久链接">¶</a></h1>
<p><strong>实验Vivado工程为“ram_test”</strong></p>
<p>RAM是FPGA中常用的基础模块,可广泛用于缓存数据的情况,同样它也是ROM,FIFO的基础。本实验将为大家介绍如何使用FPGA内部的RAM以及程序对该RAM的数据读写操作。</p>
<section id="id1">
<h2>6.1实验原理<a class="headerlink" href="#id1" title="此标题的永久链接">¶</a></h2>
<p>Xilinx在VIVADO里为我们已经提供了RAM的IP核, 我们只需通过IP核例化一个RAM,根据RAM的读写时序来写入和读取RAM中存储的数据。实验中会通过VIVADO集成的在线逻辑分析仪ila,我们可以观察RAM的读写时序和从RAM中读取的数据。</p>
</section>
<section id="vivado">
<h2>6.2创建Vivado工程<a class="headerlink" href="#vivado" title="此标题的永久链接">¶</a></h2>
<p>在添加RAM IP之前先新建一个ram_test的工程, 然后在工程中添加RAM IP,方法如下：</p>
<ol class="arabic simple">
<li><p>点击下图中IP Catalog,在右侧弹出的界面中搜索ram,找到Block Memory Generator,双击打开。</p></li>
</ol>
<img alt="../_images/113.png" class="align-center" src="../_images/113.png" />
<ol class="arabic simple" start="2">
<li><p>将Component Name改为ram_ip,在Basic栏目下,将Memory Type改为Simple Dual Prot RAM,也就是伪双口RAM。一般来讲”Simple Dual Port RAM”是最常用的,因为它是两个端口,输入和输出信号独立。</p></li>
</ol>
<img alt="../_images/211.png" class="align-center" src="../_images/211.png" />
<ol class="arabic simple" start="3">
<li><p>切换到Port A Options栏目下,将RAM位宽Port A Width改为16,也就是数据宽度。将RAM深度Port A Depth改为512,深度指的是RAM里可以存放多少个数据。使能管脚Enable Port Type改为Always Enable。</p></li>
</ol>
<img alt="../_images/311.png" class="align-center" src="../_images/311.png" />
<ol class="arabic simple" start="4">
<li><p>切换到Port B Options栏目下,将RAM位宽Port B Width改为16,使能管脚Enable Port Type改为Always Enable,当然也可以Use ENB Pin,相当于读使能信号。而Primitives Output Register取消勾选,其功能是在输出数据加上寄存器,可以有效改善时序,但读出的数据会落后地址两个周期。很多情况下,不使能这项功能,保持数据落后地址一个周期。</p></li>
</ol>
<img alt="../_images/411.png" class="align-center" src="../_images/411.png" />
<ol class="arabic simple" start="5">
<li><p>在Other Options栏目中,这里不像ROM那样需要初始化RAM的数据,我们可以在程序中写入,所以配置默认即可,直接点击OK。</p></li>
</ol>
<img alt="../_images/511.png" class="align-center" src="../_images/511.png" />
<ol class="arabic simple" start="6">
<li><p>点击“Generate”生成RAM IP。</p></li>
</ol>
<img alt="../_images/611.png" class="align-center" src="../_images/611.png" />
</section>
<section id="ram">
<h2>6.3RAM的端口定义和时序<a class="headerlink" href="#ram" title="此标题的永久链接">¶</a></h2>
<p>Simple Dual Port RAM 模块端口的说明如下：
=======    ====    ===
信号名称    方向      说明
clka       in      端口A时钟输入
wea            in          端口A使能
addra      in      端口A地址输入
dina       in      端口A数据输入
clkb       in      端口B时钟输入
addrb      in      端口B地址输入
doutb      out     端口B数据输输出</p>
<p>RAM的数据写入和读出都是按时钟的上升沿操作的,端口A数据写入的时候需要置高wea信号,同时提供地址和要写入的数据。下图为输入写入到RAM的时序图。</p>
<img alt="../_images/711.png" class="align-center" src="../_images/711.png" />
<p><strong>RAM写时序</strong>
而端口B是不能写入数据的,只能从RAM中读出数据,只要提供地址就可以了,一般情况下可以在下一个周期采集到有效的数据。</p>
<img alt="../_images/812.png" class="align-center" src="../_images/812.png" />
<p><strong>RAM读时序</strong>
6.4测试程序编写
========================================
下面进行RAM的测试程序的编写,由于测试RAM的功能,我们向RAM的端口A写入一串连续的数据,只写一次,并从端口B中读出,使用逻辑分析仪查看数据。代码如下</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
module ram_test(
                       input      sys_clk_p,            //system clock 200Mhz on board
            input      sys_clk_n,            //system clock 200Mhz on board
                       input rst_n                     //复位信号,低电平有效
               );
reg            [8:0]           w_addr;                 //RAM PORTA写地址
reg            [15:0]          w_data;                 //RAM PORTA写数据
reg                    wea;            //RAM PORTA使能
reg            [8:0]           r_addr;                 //RAM PORTB读地址
wire   [15:0]          r_data;                 //RAM PORTB读数据
wire clk ;
   IBUFDS IBUFDS_inst (
      .O(clk),  // Buffer output
      .I(sys_clk_p),  // Diff_p buffer input (connect directly to top-level port)
      .IB(sys_clk_n) // Diff_n buffer input (connect directly to top-level port)
   );
//产生RAM PORTB读地址
always @(posedge clk or negedge rst_n)
begin
  if(!rst_n)
       r_addr &lt;= 9&#39;d0;
  else if (|w_addr)                    //w_addr位或,不等于0
    r_addr &lt;= r_addr+1&#39;b1;
  else
       r_addr &lt;= 9&#39;d0;
end
//产生RAM PORTA写使能信号
always@(posedge clk or negedge rst_n)
begin
  if(!rst_n)
         wea &lt;= 1&#39;b0;
  else
  begin
     if(&amp;w_addr)                       //w_addr的bit位全为1,共写入512个数据,写入完成
        wea &lt;= 1&#39;b0;
     else
        wea    &lt;= 1&#39;b1;        //ram写使能
  end
end
//产生RAM PORTA写入的地址及数据
always@(posedge clk or negedge rst_n)
begin
  if(!rst_n)
  begin
         w_addr &lt;= 9&#39;d0;
         w_data &lt;= 16&#39;d1;
  end
  else
  begin
     if(wea)                                   //ram写使能有效
        begin
               if (&amp;w_addr)                    //w_addr的bit位全为1,共写入512个数据,写入完成
               begin
                       w_addr &lt;= w_addr ;      //将地址和数据的值保持住,只写一次RAM
                       w_data &lt;= w_data ;
               end
               else
               begin
                       w_addr &lt;= w_addr + 1&#39;b1;
                       w_data &lt;= w_data + 1&#39;b1;
               end
        end
  end
end
//实例化RAM
ram_ip ram_ip_inst (
  .clka      (clk          ),     // input clka
  .wea       (wea          ),     // input [0 : 0] wea
  .addra     (w_addr       ),     // input [8 : 0] addra
  .dina      (w_data       ),     // input [15 : 0] dina
  .clkb      (clk          ),     // input clkb
  .addrb     (r_addr       ),     // input [8 : 0] addrb
  .doutb     (r_data       )      // output [15 : 0] doutb
);
//实例化ila逻辑分析仪
ila_0 ila_0_inst (
       .clk    (clk    ),
       .probe0 (r_data ),
       .probe1 (r_addr )
);
endmodule
</pre></div>
</div>
<p>为了能实时看到RAM中读取的数据值,我们这里添加了ila工具来观察RAM PORTB的数据信号和地址信号。关于如何生成ila大家请参考”PL的”Hello World”LED实验”。</p>
<img alt="../_images/93.png" class="align-center" src="../_images/93.png" />
<p>程序结构如下：</p>
<img alt="../_images/102.png" class="align-center" src="../_images/102.png" />
<p>绑定引脚</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="c1">##################Compress Bitstream############################</span>
<span class="n">set_property</span> <span class="n">BITSTREAM</span><span class="o">.</span><span class="n">GENERAL</span><span class="o">.</span><span class="n">COMPRESS</span> <span class="n">TRUE</span> <span class="p">[</span><span class="n">current_design</span><span class="p">]</span>
<span class="n">set_property</span> <span class="n">PACKAGE_PIN</span> <span class="n">AE5</span> <span class="p">[</span><span class="n">get_ports</span> <span class="n">sys_clk_p</span><span class="p">]</span>
<span class="n">set_property</span> <span class="n">IOSTANDARD</span> <span class="n">DIFF_SSTL12</span> <span class="p">[</span><span class="n">get_ports</span> <span class="n">sys_clk_p</span><span class="p">]</span>
<span class="n">create_clock</span> <span class="o">-</span><span class="n">period</span> <span class="mf">5.000</span> <span class="o">-</span><span class="n">name</span> <span class="n">sys_clk_p</span> <span class="o">-</span><span class="n">waveform</span> <span class="p">{</span><span class="mf">0.000</span> <span class="mf">2.500</span><span class="p">}</span> <span class="p">[</span><span class="n">get_ports</span> <span class="n">sys_clk_p</span><span class="p">]</span>
<span class="n">set_property</span> <span class="n">PACKAGE_PIN</span> <span class="n">AF12</span> <span class="p">[</span><span class="n">get_ports</span> <span class="n">rst_n</span><span class="p">]</span>
<span class="n">set_property</span> <span class="n">IOSTANDARD</span> <span class="n">LVCMOS33</span> <span class="p">[</span><span class="n">get_ports</span> <span class="n">rst_n</span><span class="p">]</span>
</pre></div>
</div>
</section>
<section id="id2">
<h2>6.5仿真<a class="headerlink" href="#id2" title="此标题的永久链接">¶</a></h2>
<p>仿真方法参考”PL的”Hello World”LED实验”,仿真结果如下,从图中可以看出地址1写入的数据是0002,在下个周期,也就是时刻2,有效数据读出。</p>
<img alt="../_images/114.png" class="align-center" src="../_images/114.png" />
</section>
<section id="id3">
<h2>6.6板上验证<a class="headerlink" href="#id3" title="此标题的永久链接">¶</a></h2>
<p>生成bitstream,并下载bit文件到FPGA。接下来我们通过ila来观察一下从RAM中读出的数据是否为我们初始化的数据。
在Waveform的窗口设置r_addr地址为0作为触发条件,我们可以看到r_addr在不断的从0累加到1ff, 随着r_addr的变化, r_data也在变化, r_data的数据正是我们写入到RAM中的512个数据,这里需要注意,r_addr出现新地址时,r_data对应的数据要延时两个时钟周期才会出现,数据比地址出现晚两个时钟周期,与仿真结果一致。</p>
<img alt="../_images/122.png" class="align-center" src="../_images/122.png" />
<img alt="../_images/888.png" src="../_images/888.png" />
<p><em>ZYNQ MPSoC开发平台 FPGA教程</em>    - <a class="reference external" href="http://www.alinx.com">Alinx官方网站</a></p>
</section>
</section>


           </div>
           
          </div>
          <footer>
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
        <a href="rom.html" class="btn btn-neutral float-right" title="《第七章》FPGA 片内 ROM 测试实验" accesskey="n" rel="next">下一页 <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
        <a href="pll.html" class="btn btn-neutral float-left" title="《第五章》Vivado 下 PLL 实验" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> 上一页</a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>
        &#169; 版权所有 2023, ALINX       http://www.alinx.com.

    </p>
  </div>
    
    
    
    利用 <a href="https://www.sphinx-doc.org/">Sphinx</a> 构建，使用了 
    
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">主题</a>
    
    由 <a href="https://readthedocs.org">Read the Docs</a>开发. 

</footer>
        </div>
      </div>

    </section>

  </div>
  

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
   

</body>
</html>