#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2756f70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x279cdf0 .scope module, "tb" "tb" 3 144;
 .timescale -12 -12;
L_0x2755030 .functor NOT 1, L_0x27dcd30, C4<0>, C4<0>, C4<0>;
L_0x2755fd0 .functor XOR 4, L_0x27dc7d0, L_0x27dcab0, C4<0000>, C4<0000>;
L_0x277eb00 .functor XOR 4, L_0x2755fd0, L_0x27dcbf0, C4<0000>, C4<0000>;
v0x27ca070_0 .net *"_ivl_10", 3 0, L_0x27dcbf0;  1 drivers
v0x27ca170_0 .net *"_ivl_12", 3 0, L_0x277eb00;  1 drivers
v0x27ca250_0 .net *"_ivl_2", 3 0, L_0x27dc730;  1 drivers
v0x27ca310_0 .net *"_ivl_4", 3 0, L_0x27dc7d0;  1 drivers
v0x27ca3f0_0 .net *"_ivl_6", 3 0, L_0x27dcab0;  1 drivers
v0x27ca520_0 .net *"_ivl_8", 3 0, L_0x2755fd0;  1 drivers
v0x27ca600_0 .net "aaah_dut", 0 0, v0x27c9260_0;  1 drivers
v0x27ca6a0_0 .net "aaah_ref", 0 0, L_0x27554d0;  1 drivers
v0x27ca740_0 .net "areset", 0 0, L_0x2755270;  1 drivers
v0x27ca870_0 .net "bump_left", 0 0, v0x27c8520_0;  1 drivers
v0x27ca910_0 .net "bump_right", 0 0, v0x27c85c0_0;  1 drivers
v0x27ca9b0_0 .var "clk", 0 0;
v0x27caa50_0 .net "dig", 0 0, v0x27c87f0_0;  1 drivers
v0x27caaf0_0 .net "digging_dut", 0 0, v0x27c9860_0;  1 drivers
v0x27cab90_0 .net "digging_ref", 0 0, L_0x2755ad0;  1 drivers
v0x27cac30_0 .net "ground", 0 0, v0x27c88c0_0;  1 drivers
v0x27cacd0_0 .var/2u "stats1", 351 0;
v0x27cad70_0 .var/2u "strobe", 0 0;
v0x27cae10_0 .net "tb_match", 0 0, L_0x27dcd30;  1 drivers
v0x27caeb0_0 .net "tb_mismatch", 0 0, L_0x2755030;  1 drivers
v0x27caf50_0 .net "walk_left_dut", 0 0, v0x27c9b40_0;  1 drivers
v0x27caff0_0 .net "walk_left_ref", 0 0, L_0x27db620;  1 drivers
v0x27cb0c0_0 .net "walk_right_dut", 0 0, v0x27c9c00_0;  1 drivers
v0x27cb190_0 .net "walk_right_ref", 0 0, L_0x27db940;  1 drivers
v0x27cb260_0 .net "wavedrom_enable", 0 0, v0x27c8ad0_0;  1 drivers
v0x27cb330_0 .net "wavedrom_title", 511 0, v0x27c8b70_0;  1 drivers
L_0x27dc730 .concat [ 1 1 1 1], L_0x2755ad0, L_0x27554d0, L_0x27db940, L_0x27db620;
L_0x27dc7d0 .concat [ 1 1 1 1], L_0x2755ad0, L_0x27554d0, L_0x27db940, L_0x27db620;
L_0x27dcab0 .concat [ 1 1 1 1], v0x27c9860_0, v0x27c9260_0, v0x27c9c00_0, v0x27c9b40_0;
L_0x27dcbf0 .concat [ 1 1 1 1], L_0x2755ad0, L_0x27554d0, L_0x27db940, L_0x27db620;
L_0x27dcd30 .cmp/eeq 4, L_0x27dc730, L_0x277eb00;
S_0x279a4b0 .scope module, "good1" "reference_module" 3 203, 3 4 0, S_0x279cdf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0x279aed0 .param/l "DIGL" 0 3 16, +C4<00000000000000000000000000000100>;
P_0x279af10 .param/l "DIGR" 0 3 16, +C4<00000000000000000000000000000101>;
P_0x279af50 .param/l "FALLL" 0 3 16, +C4<00000000000000000000000000000010>;
P_0x279af90 .param/l "FALLR" 0 3 16, +C4<00000000000000000000000000000011>;
P_0x279afd0 .param/l "WL" 0 3 16, +C4<00000000000000000000000000000000>;
P_0x279b010 .param/l "WR" 0 3 16, +C4<00000000000000000000000000000001>;
L_0x27554d0 .functor OR 1, L_0x27dbbf0, L_0x27dbf30, C4<0>, C4<0>;
L_0x2755ad0 .functor OR 1, L_0x27dc250, L_0x27dc490, C4<0>, C4<0>;
v0x2759260_0 .net *"_ivl_0", 31 0, L_0x27db470;  1 drivers
L_0x7fbad052d0f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2759490_0 .net *"_ivl_11", 28 0, L_0x7fbad052d0f0;  1 drivers
L_0x7fbad052d138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x27550a0_0 .net/2u *"_ivl_12", 31 0, L_0x7fbad052d138;  1 drivers
v0x27552e0_0 .net *"_ivl_16", 31 0, L_0x27dbb00;  1 drivers
L_0x7fbad052d180 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2755540_0 .net *"_ivl_19", 28 0, L_0x7fbad052d180;  1 drivers
L_0x7fbad052d1c8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x2755c20_0 .net/2u *"_ivl_20", 31 0, L_0x7fbad052d1c8;  1 drivers
v0x27560e0_0 .net *"_ivl_22", 0 0, L_0x27dbbf0;  1 drivers
v0x27c5bf0_0 .net *"_ivl_24", 31 0, L_0x27dbd70;  1 drivers
L_0x7fbad052d210 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27c5cd0_0 .net *"_ivl_27", 28 0, L_0x7fbad052d210;  1 drivers
L_0x7fbad052d258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x27c5db0_0 .net/2u *"_ivl_28", 31 0, L_0x7fbad052d258;  1 drivers
L_0x7fbad052d060 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27c5e90_0 .net *"_ivl_3", 28 0, L_0x7fbad052d060;  1 drivers
v0x27c5f70_0 .net *"_ivl_30", 0 0, L_0x27dbf30;  1 drivers
v0x27c6030_0 .net *"_ivl_34", 31 0, L_0x27dc160;  1 drivers
L_0x7fbad052d2a0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27c6110_0 .net *"_ivl_37", 28 0, L_0x7fbad052d2a0;  1 drivers
L_0x7fbad052d2e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x27c61f0_0 .net/2u *"_ivl_38", 31 0, L_0x7fbad052d2e8;  1 drivers
L_0x7fbad052d0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27c62d0_0 .net/2u *"_ivl_4", 31 0, L_0x7fbad052d0a8;  1 drivers
v0x27c63b0_0 .net *"_ivl_40", 0 0, L_0x27dc250;  1 drivers
v0x27c6470_0 .net *"_ivl_42", 31 0, L_0x27dc3f0;  1 drivers
L_0x7fbad052d330 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27c6550_0 .net *"_ivl_45", 28 0, L_0x7fbad052d330;  1 drivers
L_0x7fbad052d378 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x27c6630_0 .net/2u *"_ivl_46", 31 0, L_0x7fbad052d378;  1 drivers
v0x27c6710_0 .net *"_ivl_48", 0 0, L_0x27dc490;  1 drivers
v0x27c67d0_0 .net *"_ivl_8", 31 0, L_0x27db7b0;  1 drivers
v0x27c68b0_0 .net "aaah", 0 0, L_0x27554d0;  alias, 1 drivers
v0x27c6970_0 .net "areset", 0 0, L_0x2755270;  alias, 1 drivers
v0x27c6a30_0 .net "bump_left", 0 0, v0x27c8520_0;  alias, 1 drivers
v0x27c6af0_0 .net "bump_right", 0 0, v0x27c85c0_0;  alias, 1 drivers
v0x27c6bb0_0 .net "clk", 0 0, v0x27ca9b0_0;  1 drivers
v0x27c6c70_0 .net "dig", 0 0, v0x27c87f0_0;  alias, 1 drivers
v0x27c6d30_0 .net "digging", 0 0, L_0x2755ad0;  alias, 1 drivers
v0x27c6df0_0 .net "ground", 0 0, v0x27c88c0_0;  alias, 1 drivers
v0x27c6eb0_0 .var "next", 2 0;
v0x27c6f90_0 .var "state", 2 0;
v0x27c7070_0 .net "walk_left", 0 0, L_0x27db620;  alias, 1 drivers
v0x27c7340_0 .net "walk_right", 0 0, L_0x27db940;  alias, 1 drivers
E_0x276e840 .event posedge, v0x27c6970_0, v0x27c6bb0_0;
E_0x276d480/0 .event anyedge, v0x27c6f90_0, v0x27c6df0_0, v0x27c6c70_0, v0x27c6a30_0;
E_0x276d480/1 .event anyedge, v0x27c6af0_0;
E_0x276d480 .event/or E_0x276d480/0, E_0x276d480/1;
L_0x27db470 .concat [ 3 29 0 0], v0x27c6f90_0, L_0x7fbad052d060;
L_0x27db620 .cmp/eq 32, L_0x27db470, L_0x7fbad052d0a8;
L_0x27db7b0 .concat [ 3 29 0 0], v0x27c6f90_0, L_0x7fbad052d0f0;
L_0x27db940 .cmp/eq 32, L_0x27db7b0, L_0x7fbad052d138;
L_0x27dbb00 .concat [ 3 29 0 0], v0x27c6f90_0, L_0x7fbad052d180;
L_0x27dbbf0 .cmp/eq 32, L_0x27dbb00, L_0x7fbad052d1c8;
L_0x27dbd70 .concat [ 3 29 0 0], v0x27c6f90_0, L_0x7fbad052d210;
L_0x27dbf30 .cmp/eq 32, L_0x27dbd70, L_0x7fbad052d258;
L_0x27dc160 .concat [ 3 29 0 0], v0x27c6f90_0, L_0x7fbad052d2a0;
L_0x27dc250 .cmp/eq 32, L_0x27dc160, L_0x7fbad052d2e8;
L_0x27dc3f0 .concat [ 3 29 0 0], v0x27c6f90_0, L_0x7fbad052d330;
L_0x27dc490 .cmp/eq 32, L_0x27dc3f0, L_0x7fbad052d378;
S_0x27c7540 .scope module, "stim1" "stimulus_gen" 3 195, 3 51 0, S_0x279cdf0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "bump_left";
    .port_info 3 /OUTPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "dig";
    .port_info 5 /OUTPUT 1 "ground";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
    .port_info 8 /INPUT 1 "tb_match";
L_0x2755270 .functor BUFZ 1, v0x27c8990_0, C4<0>, C4<0>, C4<0>;
v0x27c8460_0 .net "areset", 0 0, L_0x2755270;  alias, 1 drivers
v0x27c8520_0 .var "bump_left", 0 0;
v0x27c85c0_0 .var "bump_right", 0 0;
v0x27c8660_0 .net "clk", 0 0, v0x27ca9b0_0;  alias, 1 drivers
L_0x7fbad052d018 .functor BUFT 1, C4<00100010001100101010001000000000000000110010001000100010>, C4<0>, C4<0>, C4<0>;
v0x27c8700_0 .net "d", 55 0, L_0x7fbad052d018;  1 drivers
v0x27c87f0_0 .var "dig", 0 0;
v0x27c88c0_0 .var "ground", 0 0;
v0x27c8990_0 .var "reset", 0 0;
v0x27c8a30_0 .net "tb_match", 0 0, L_0x27dcd30;  alias, 1 drivers
v0x27c8ad0_0 .var "wavedrom_enable", 0 0;
v0x27c8b70_0 .var "wavedrom_title", 511 0;
E_0x276d6d0/0 .event negedge, v0x27c6bb0_0;
E_0x276d6d0/1 .event posedge, v0x27c6bb0_0;
E_0x276d6d0 .event/or E_0x276d6d0/0, E_0x276d6d0/1;
S_0x27c7760 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 129, 3 129 0, S_0x27c7540;
 .timescale -12 -12;
v0x27c79a0_0 .var/2s "i", 31 0;
E_0x27499f0 .event posedge, v0x27c6bb0_0;
S_0x27c7aa0 .scope task, "reset_test" "reset_test" 3 65, 3 65 0, S_0x27c7540;
 .timescale -12 -12;
v0x27c7cc0_0 .var/2u "arfail", 0 0;
v0x27c7da0_0 .var "async", 0 0;
v0x27c7e60_0 .var/2u "datafail", 0 0;
v0x27c7f00_0 .var/2u "srfail", 0 0;
E_0x27a9220 .event negedge, v0x27c6bb0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x27499f0;
    %wait E_0x27499f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c8990_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27499f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x27a9220;
    %load/vec4 v0x27c8a30_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27c7e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c8990_0, 0;
    %wait E_0x27499f0;
    %load/vec4 v0x27c8a30_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27c7cc0_0, 0, 1;
    %wait E_0x27499f0;
    %load/vec4 v0x27c8a30_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x27c7f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c8990_0, 0;
    %load/vec4 v0x27c7f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 79 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x27c7cc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x27c7da0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x27c7e60_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x27c7da0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 81 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x27c7fc0 .scope task, "wavedrom_start" "wavedrom_start" 3 92, 3 92 0, S_0x27c7540;
 .timescale -12 -12;
v0x27c81a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27c8280 .scope task, "wavedrom_stop" "wavedrom_stop" 3 95, 3 95 0, S_0x27c7540;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27c8d10 .scope module, "top_module1" "top_module" 3 215, 4 1 0, S_0x279cdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0x27c8ed0 .param/l "IDLE" 0 4 16, C4<00>;
P_0x27c8f10 .param/l "WALK_LEFT" 0 4 17, C4<01>;
P_0x27c8f50 .param/l "WALK_RIGHT" 0 4 18, C4<10>;
v0x27c9260_0 .var "aaah", 0 0;
v0x27c9340_0 .net "areset", 0 0, L_0x2755270;  alias, 1 drivers
v0x27c9450_0 .net "bump_left", 0 0, v0x27c8520_0;  alias, 1 drivers
v0x27c9540_0 .net "bump_right", 0 0, v0x27c85c0_0;  alias, 1 drivers
v0x27c9630_0 .net "clk", 0 0, v0x27ca9b0_0;  alias, 1 drivers
v0x27c9770_0 .net "dig", 0 0, v0x27c87f0_0;  alias, 1 drivers
v0x27c9860_0 .var "digging", 0 0;
v0x27c9900_0 .net "ground", 0 0, v0x27c88c0_0;  alias, 1 drivers
v0x27c99f0_0 .var "state", 1 0;
v0x27c9b40_0 .var "walk_left", 0 0;
v0x27c9c00_0 .var "walk_right", 0 0;
E_0x27a9540 .event anyedge, v0x27c99f0_0;
S_0x27c9e60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 229, 3 229 0, S_0x279cdf0;
 .timescale -12 -12;
E_0x27c9ff0 .event anyedge, v0x27cad70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27cad70_0;
    %nor/r;
    %assign/vec4 v0x27cad70_0, 0;
    %wait E_0x27c9ff0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27c7540;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c8990_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27c87f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c88c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c85c0_0, 0;
    %assign/vec4 v0x27c8520_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27c7da0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x27c7aa0;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c8990_0, 0;
    %wait E_0x27499f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c8990_0, 0;
    %wait E_0x27a9220;
    %fork t_1, S_0x27c7760;
    %jmp t_0;
    .scope S_0x27c7760;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c79a0_0, 0, 32;
T_4.0 ; Top of for-loop 
    %load/vec4 v0x27c79a0_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_4.1, 5;
    %wait E_0x27499f0;
    %load/vec4 v0x27c8700_0;
    %pushi/vec4 52, 0, 35;
    %load/vec4 v0x27c79a0_0;
    %pad/s 34;
    %muli 4, 0, 34;
    %pad/s 35;
    %sub;
    %part/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27c87f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c88c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c85c0_0, 0;
    %assign/vec4 v0x27c8520_0, 0;
T_4.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c79a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27c79a0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ; for-loop exit label
    %end;
    .scope S_0x27c7540;
t_0 %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27c8280;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.4, 5;
    %jmp/1 T_4.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x276d6d0;
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x27c8520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27c85c0_0, 0;
    %assign/vec4 v0x27c87f0_0, 0;
    %vpi_func 3 135 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0x27c88c0_0, 0;
    %vpi_func 3 136 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x27c8990_0, 0;
    %jmp T_4.3;
T_4.4 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 139 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x279a4b0;
T_5 ;
Ewait_0 .event/or E_0x276d480, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x27c6f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0x27c6df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x27c6eb0_0, 0, 3;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x27c6c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x27c6eb0_0, 0, 3;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x27c6a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x27c6eb0_0, 0, 3;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x27c6eb0_0, 0, 3;
T_5.12 ;
T_5.10 ;
T_5.8 ;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0x27c6df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x27c6eb0_0, 0, 3;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0x27c6c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x27c6eb0_0, 0, 3;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v0x27c6af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x27c6eb0_0, 0, 3;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x27c6eb0_0, 0, 3;
T_5.18 ;
T_5.16 ;
T_5.14 ;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x27c6df0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %pad/s 3;
    %store/vec4 v0x27c6eb0_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x27c6df0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %pad/s 3;
    %store/vec4 v0x27c6eb0_0, 0, 3;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x27c6df0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.23, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_5.24, 8;
T_5.23 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.24, 8;
 ; End of false expr.
    %blend;
T_5.24;
    %pad/s 3;
    %store/vec4 v0x27c6eb0_0, 0, 3;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x27c6df0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.25, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_5.26, 8;
T_5.25 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.26, 8;
 ; End of false expr.
    %blend;
T_5.26;
    %pad/s 3;
    %store/vec4 v0x27c6eb0_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x279a4b0;
T_6 ;
    %wait E_0x276e840;
    %load/vec4 v0x27c6970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x27c6f90_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x27c6eb0_0;
    %assign/vec4 v0x27c6f90_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x27c8d10;
T_7 ;
    %wait E_0x276e840;
    %load/vec4 v0x27c9340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x27c99f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x27c99f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x27c9340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x27c99f0_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x27c9450_0;
    %load/vec4 v0x27c9540_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x27c99f0_0, 0;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x27c9450_0;
    %nor/r;
    %load/vec4 v0x27c9540_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x27c99f0_0, 0;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0x27c9900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x27c99f0_0, 0;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x27c9770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x27c99f0_0, 0;
T_7.14 ;
T_7.13 ;
T_7.11 ;
T_7.9 ;
T_7.7 ;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x27c9340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x27c99f0_0, 0;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v0x27c9450_0;
    %load/vec4 v0x27c9540_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x27c99f0_0, 0;
    %jmp T_7.19;
T_7.18 ;
    %load/vec4 v0x27c9450_0;
    %nor/r;
    %load/vec4 v0x27c9540_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.20, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x27c99f0_0, 0;
    %jmp T_7.21;
T_7.20 ;
    %load/vec4 v0x27c9900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.22, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x27c99f0_0, 0;
    %jmp T_7.23;
T_7.22 ;
    %load/vec4 v0x27c9770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.24, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x27c99f0_0, 0;
T_7.24 ;
T_7.23 ;
T_7.21 ;
T_7.19 ;
T_7.17 ;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x27c9340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.26, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x27c99f0_0, 0;
    %jmp T_7.27;
T_7.26 ;
    %load/vec4 v0x27c9450_0;
    %load/vec4 v0x27c9540_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.28, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x27c99f0_0, 0;
    %jmp T_7.29;
T_7.28 ;
    %load/vec4 v0x27c9450_0;
    %nor/r;
    %load/vec4 v0x27c9540_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.30, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x27c99f0_0, 0;
    %jmp T_7.31;
T_7.30 ;
    %load/vec4 v0x27c9900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.32, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x27c99f0_0, 0;
    %jmp T_7.33;
T_7.32 ;
    %load/vec4 v0x27c9770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.34, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x27c99f0_0, 0;
T_7.34 ;
T_7.33 ;
T_7.31 ;
T_7.29 ;
T_7.27 ;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x27c8d10;
T_8 ;
    %wait E_0x27a9540;
    %load/vec4 v0x27c99f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c9b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c9c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c9260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c9860_0, 0;
    %jmp T_8.3;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c9b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c9c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c9260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c9860_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c9b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c9c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c9260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c9860_0, 0;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x27c8d10;
T_9 ;
    %wait E_0x276e840;
    %load/vec4 v0x27c9340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c9260_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x27c9900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c9260_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c9260_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x27c8d10;
T_10 ;
    %wait E_0x276e840;
    %load/vec4 v0x27c9340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c9860_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x27c99f0_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_10.4, 4;
    %load/vec4 v0x27c9770_0;
    %and;
T_10.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27c9860_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27c9860_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x279cdf0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ca9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cad70_0, 0, 1;
    %end;
    .thread T_11, $init;
    .scope S_0x279cdf0;
T_12 ;
T_12.0 ;
    %delay 5, 0;
    %load/vec4 v0x27ca9b0_0;
    %inv;
    %store/vec4 v0x27ca9b0_0, 0, 1;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x279cdf0;
T_13 ;
    %vpi_call/w 3 187 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 188 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27c8660_0, v0x27caeb0_0, v0x27ca9b0_0, v0x27ca740_0, v0x27ca870_0, v0x27ca910_0, v0x27cac30_0, v0x27caa50_0, v0x27caff0_0, v0x27caf50_0, v0x27cb190_0, v0x27cb0c0_0, v0x27ca6a0_0, v0x27ca600_0, v0x27cab90_0, v0x27caaf0_0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x279cdf0;
T_14 ;
    %load/vec4 v0x27cacd0_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x27cacd0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x27cacd0_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 238 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_left", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_14.1;
T_14.0 ;
    %vpi_call/w 3 239 "$display", "Hint: Output '%s' has no mismatches.", "walk_left" {0 0 0};
T_14.1 ;
    %load/vec4 v0x27cacd0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x27cacd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27cacd0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 240 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_right", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_14.3;
T_14.2 ;
    %vpi_call/w 3 241 "$display", "Hint: Output '%s' has no mismatches.", "walk_right" {0 0 0};
T_14.3 ;
    %load/vec4 v0x27cacd0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x27cacd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27cacd0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 242 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "aaah", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_14.5;
T_14.4 ;
    %vpi_call/w 3 243 "$display", "Hint: Output '%s' has no mismatches.", "aaah" {0 0 0};
T_14.5 ;
    %load/vec4 v0x27cacd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %load/vec4 v0x27cacd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27cacd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 244 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "digging", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_14.7;
T_14.6 ;
    %vpi_call/w 3 245 "$display", "Hint: Output '%s' has no mismatches.", "digging" {0 0 0};
T_14.7 ;
    %load/vec4 v0x27cacd0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x27cacd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 247 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 248 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27cacd0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x27cacd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 249 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_14, $final;
    .scope S_0x279cdf0;
T_15 ;
    %wait E_0x276d6d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27cacd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cacd0_0, 4, 32;
    %load/vec4 v0x27cae10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x27cacd0_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %vpi_func 3 260 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cacd0_0, 4, 32;
T_15.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27cacd0_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cacd0_0, 4, 32;
T_15.0 ;
    %load/vec4 v0x27caff0_0;
    %load/vec4 v0x27caff0_0;
    %load/vec4 v0x27caf50_0;
    %xor;
    %load/vec4 v0x27caff0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.4, 6;
    %load/vec4 v0x27cacd0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %vpi_func 3 264 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cacd0_0, 4, 32;
T_15.6 ;
    %load/vec4 v0x27cacd0_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cacd0_0, 4, 32;
T_15.4 ;
    %load/vec4 v0x27cb190_0;
    %load/vec4 v0x27cb190_0;
    %load/vec4 v0x27cb0c0_0;
    %xor;
    %load/vec4 v0x27cb190_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.8, 6;
    %load/vec4 v0x27cacd0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.10, 4;
    %vpi_func 3 267 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cacd0_0, 4, 32;
T_15.10 ;
    %load/vec4 v0x27cacd0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cacd0_0, 4, 32;
T_15.8 ;
    %load/vec4 v0x27ca6a0_0;
    %load/vec4 v0x27ca6a0_0;
    %load/vec4 v0x27ca600_0;
    %xor;
    %load/vec4 v0x27ca6a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.12, 6;
    %load/vec4 v0x27cacd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.14, 4;
    %vpi_func 3 270 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cacd0_0, 4, 32;
T_15.14 ;
    %load/vec4 v0x27cacd0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cacd0_0, 4, 32;
T_15.12 ;
    %load/vec4 v0x27cab90_0;
    %load/vec4 v0x27cab90_0;
    %load/vec4 v0x27caaf0_0;
    %xor;
    %load/vec4 v0x27cab90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.16, 6;
    %load/vec4 v0x27cacd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.18, 4;
    %vpi_func 3 273 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cacd0_0, 4, 32;
T_15.18 ;
    %load/vec4 v0x27cacd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cacd0_0, 4, 32;
T_15.16 ;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/lemmings3/lemmings3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/lemmings3/iter0/response0/top_module.sv";
