#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jan  1 13:09:14 2023
# Process ID: 13728
# Current directory: E:/MIPS_CPU/mips_32
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22348 E:\MIPS_CPU\mips_32\mips_32.xpr
# Log file: E:/MIPS_CPU/mips_32/vivado.log
# Journal file: E:/MIPS_CPU/mips_32\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/MIPS_CPU/mips_32/mips_32.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado_For_CS/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'blk_mem_gen_0' is locked:
* Current project part 'xc7a35tcsg324-1' and the part 'xc7k70tfbv676-1' used to customize the IP 'blk_mem_gen_0' do not match.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 772.480 ; gain = 97.445
update_compile_order -fileset sources_1
WARNING: [Vivado 12-4172] The following IPs are either missing output products or output products are not up-to-date. Since these IPs are locked, no update to the output products cant be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci

WARNING: [IP_Flow 19-2162] IP 'blk_mem_gen_0' is locked:
* Current project part 'xc7a35tcsg324-1' and the part 'xc7k70tfbv676-1' used to customize the IP 'blk_mem_gen_0' do not match.
Top: textbench
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1268.719 ; gain = 237.180
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'textbench' [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/textbench.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/counter.v:21]
INFO: [Synth 8-6155] done synthesizing module 'counter' (1#1) [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/counter.v:21]
INFO: [Synth 8-6157] synthesizing module 'mips_and_rom' [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/mips_and_rom.v:44]
INFO: [Synth 8-6157] synthesizing module 'mips' [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/mips.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/pc_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (2#1) [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/pc_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'if_id' [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/if_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (3#1) [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/if_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'id' [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/id.v:23]
WARNING: [Synth 8-6090] variable 'instvalid' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/id.v:169]
WARNING: [Synth 8-6090] variable 'instvalid' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/id.v:180]
WARNING: [Synth 8-6090] variable 'instvalid' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/id.v:189]
WARNING: [Synth 8-6090] variable 'instvalid' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/id.v:229]
WARNING: [Synth 8-3848] Net is_in_delayslot_o in module/entity id does not have driver. [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/id.v:62]
INFO: [Synth 8-6155] done synthesizing module 'id' (4#1) [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/id.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (5#1) [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/id_ex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (6#1) [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/id_ex.v:23]
INFO: [Synth 8-6157] synthesizing module 'ex' [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/ex.v:23]
WARNING: [Synth 8-151] case item 8'b00000100 is unreachable [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/ex.v:55]
WARNING: [Synth 8-3848] Net stallreq in module/entity ex does not have driver. [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/ex.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ex' (7#1) [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/ex.v:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [E:/MIPS_CPU/mips_32/.Xil/Vivado-13728-LAPTOP-HV24UVAI/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (8#1) [E:/MIPS_CPU/mips_32/.Xil/Vivado-13728-LAPTOP-HV24UVAI/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/ex_mem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (9#1) [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/ex_mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'mem' [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/mem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mem' (10#1) [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/mem_wb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (11#1) [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/mem_wb.v:23]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/ctrl.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (12#1) [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/ctrl.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mips' (13#1) [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/mips.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_rom' [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/inst_rom.v:23]
INFO: [Synth 8-3876] $readmem data file 'E:\MIPS_CPU\inst_rom.txt ' is read successfully [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/inst_rom.v:33]
INFO: [Synth 8-6155] done synthesizing module 'inst_rom' (14#1) [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/inst_rom.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mips_and_rom' (15#1) [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/mips_and_rom.v:44]
INFO: [Synth 8-6155] done synthesizing module 'textbench' (16#1) [E:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/new/textbench.v:23]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[31]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[30]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[29]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[28]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[27]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[26]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[25]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[24]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[23]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[22]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[21]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[20]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[19]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[1]
WARNING: [Synth 8-3331] design inst_rom has unconnected port addr[0]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[3]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[2]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[1]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall[0]
WARNING: [Synth 8-3331] design mem has unconnected port clk
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[5]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[4]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[3]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[2]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[1]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall[0]
WARNING: [Synth 8-3331] design ex has unconnected port stallreq
WARNING: [Synth 8-3331] design ex has unconnected port is_in_delayslot_i
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[5]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[4]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[1]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall[0]
WARNING: [Synth 8-3331] design id has unconnected port is_in_delayslot_o
WARNING: [Synth 8-3331] design id has unconnected port is_in_delayslot_i
WARNING: [Synth 8-3331] design if_id has unconnected port stall[5]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[4]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[3]
WARNING: [Synth 8-3331] design if_id has unconnected port stall[0]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[5]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[4]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[3]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[2]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1331.109 ; gain = 299.570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1331.109 ; gain = 299.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1331.109 ; gain = 299.570
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/MIPS_CPU/mips_32/mips_32.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'mips_and_rom0/mips0/data_mem'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1336.258 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/MIPS_CPU/text.xdc]
Finished Parsing XDC File [E:/MIPS_CPU/text.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1432.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1460.699 ; gain = 429.160
41 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1460.699 ; gain = 677.117
