// Seed: 2715878662
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    input supply0 id_2,
    input uwire id_3,
    input wire id_4,
    output wor id_5,
    output supply1 id_6,
    output wire id_7
);
  wire id_9;
  id_10(
      1'b0
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input tri id_2,
    output wor id_3,
    output supply1 id_4,
    input tri1 id_5,
    input wor id_6,
    input wire id_7,
    input wire id_8,
    output tri1 id_9,
    input wor id_10,
    output uwire id_11,
    input tri0 id_12
);
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_6,
      id_7,
      id_5,
      id_9,
      id_11,
      id_9
  );
endmodule
