{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719093590761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719093590761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 18:59:50 2024 " "Processing started: Sat Jun 22 18:59:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719093590761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719093590761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto3 -c Projeto3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto3 -c Projeto3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719093590761 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1719093590957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subtractor-Behavioral " "Found design unit 1: Subtractor-Behavioral" {  } { { "Componentes/Subtractor.vhd" "" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/Componentes/Subtractor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719093591194 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subtractor " "Found entity 1: Subtractor" {  } { { "Componentes/Subtractor.vhd" "" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/Componentes/Subtractor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719093591194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719093591194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-Behavioral " "Found design unit 1: RegisterFile-Behavioral" {  } { { "Componentes/RegisterFile.vhd" "" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/Componentes/RegisterFile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719093591196 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "Componentes/RegisterFile.vhd" "" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/Componentes/RegisterFile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719093591196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719093591196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/indexregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/indexregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IndexRegister-Behavioral " "Found design unit 1: IndexRegister-Behavioral" {  } { { "Componentes/IndexRegister.vhd" "" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/Componentes/IndexRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719093591197 ""} { "Info" "ISGN_ENTITY_NAME" "1 IndexRegister " "Found entity 1: IndexRegister" {  } { { "Componentes/IndexRegister.vhd" "" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/Componentes/IndexRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719093591197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719093591197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/dataregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/dataregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataRegister-Behavioral " "Found design unit 1: DataRegister-Behavioral" {  } { { "Componentes/DataRegister.vhd" "" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/Componentes/DataRegister.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719093591199 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataRegister " "Found entity 1: DataRegister" {  } { { "Componentes/DataRegister.vhd" "" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/Componentes/DataRegister.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719093591199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719093591199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-Behavioral " "Found design unit 1: Datapath-Behavioral" {  } { { "Componentes/Datapath.vhd" "" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/Componentes/Datapath.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719093591200 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Componentes/Datapath.vhd" "" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/Componentes/Datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719093591200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719093591200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/customadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/customadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CustomAdder-Behavioral " "Found design unit 1: CustomAdder-Behavioral" {  } { { "Componentes/CustomAdder.vhd" "" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/Componentes/CustomAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719093591202 ""} { "Info" "ISGN_ENTITY_NAME" "1 CustomAdder " "Found entity 1: CustomAdder" {  } { { "Componentes/CustomAdder.vhd" "" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/Componentes/CustomAdder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719093591202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719093591202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator-Behavioral " "Found design unit 1: Comparator-Behavioral" {  } { { "Componentes/Comparator.vhd" "" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/Componentes/Comparator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719093591203 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Componentes/Comparator.vhd" "" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/Componentes/Comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719093591203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719093591203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/absl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/absl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Absl-Behavioral " "Found design unit 1: Absl-Behavioral" {  } { { "Componentes/Absl.vhd" "" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/Componentes/Absl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719093591205 ""} { "Info" "ISGN_ENTITY_NAME" "1 Absl " "Found entity 1: Absl" {  } { { "Componentes/Absl.vhd" "" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/Componentes/Absl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719093591205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719093591205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-main " "Found design unit 1: Controller-main" {  } { { "Controller/Controller.vhd" "" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/Controller/Controller.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719093591206 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller/Controller.vhd" "" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/Controller/Controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719093591206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719093591206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SAD-main " "Found design unit 1: SAD-main" {  } { { "SAD.vhd" "" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/SAD.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719093591207 ""} { "Info" "ISGN_ENTITY_NAME" "1 SAD " "Found entity 1: SAD" {  } { { "SAD.vhd" "" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/SAD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719093591207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719093591207 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SAD " "Elaborating entity \"SAD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1719093591234 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AB_rd_o SAD.vhd(64) " "Verilog HDL or VHDL warning at SAD.vhd(64): object \"AB_rd_o\" assigned a value but never read" {  } { { "SAD.vhd" "" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/SAD.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1719093591241 "|SAD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:CTRL " "Elaborating entity \"Controller\" for hierarchy \"Controller:CTRL\"" {  } { { "SAD.vhd" "CTRL" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/SAD.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719093591242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:DP " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:DP\"" {  } { { "SAD.vhd" "DP" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/SAD.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719093591249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtractor Datapath:DP\|Subtractor:Subtractor_inst " "Elaborating entity \"Subtractor\" for hierarchy \"Datapath:DP\|Subtractor:Subtractor_inst\"" {  } { { "Componentes/Datapath.vhd" "Subtractor_inst" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/Componentes/Datapath.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719093591257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Absl Datapath:DP\|Absl:Abs_inst " "Elaborating entity \"Absl\" for hierarchy \"Datapath:DP\|Absl:Abs_inst\"" {  } { { "Componentes/Datapath.vhd" "Abs_inst" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/Componentes/Datapath.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719093591258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomAdder Datapath:DP\|CustomAdder:CustomAdder_inst " "Elaborating entity \"CustomAdder\" for hierarchy \"Datapath:DP\|CustomAdder:CustomAdder_inst\"" {  } { { "Componentes/Datapath.vhd" "CustomAdder_inst" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/Componentes/Datapath.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719093591259 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B_extended CustomAdder.vhd(21) " "VHDL Process Statement warning at CustomAdder.vhd(21): signal \"B_extended\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/CustomAdder.vhd" "" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/Componentes/CustomAdder.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1719093591260 "|CustomAdder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IndexRegister Datapath:DP\|IndexRegister:IndexRegister_inst " "Elaborating entity \"IndexRegister\" for hierarchy \"Datapath:DP\|IndexRegister:IndexRegister_inst\"" {  } { { "Componentes/Datapath.vhd" "IndexRegister_inst" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/Componentes/Datapath.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719093591261 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "increment IndexRegister.vhd(21) " "VHDL Process Statement warning at IndexRegister.vhd(21): signal \"increment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Componentes/IndexRegister.vhd" "" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/Componentes/IndexRegister.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1719093591261 "|Datapath|IndexRegister:IndexRegister_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Datapath:DP\|Comparator:Comparator_inst " "Elaborating entity \"Comparator\" for hierarchy \"Datapath:DP\|Comparator:Comparator_inst\"" {  } { { "Componentes/Datapath.vhd" "Comparator_inst" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/Componentes/Datapath.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719093591262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRegister Datapath:DP\|DataRegister:CustomAdderRegister_inst " "Elaborating entity \"DataRegister\" for hierarchy \"Datapath:DP\|DataRegister:CustomAdderRegister_inst\"" {  } { { "Componentes/Datapath.vhd" "CustomAdderRegister_inst" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/Componentes/Datapath.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719093591267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:A_RF " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:A_RF\"" {  } { { "SAD.vhd" "A_RF" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/SAD.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719093591270 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RF RegisterFile.vhd(21) " "Verilog HDL or VHDL warning at RegisterFile.vhd(21): object \"RF\" assigned a value but never read" {  } { { "Componentes/RegisterFile.vhd" "" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/Componentes/RegisterFile.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1719093591276 "|SAD|RegisterFile:A_RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:B_RF " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:B_RF\"" {  } { { "SAD.vhd" "B_RF" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/SAD.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719093591276 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RF RegisterFile.vhd(21) " "Verilog HDL or VHDL warning at RegisterFile.vhd(21): object \"RF\" assigned a value but never read" {  } { { "Componentes/RegisterFile.vhd" "" { Text "C:/Users/mvbir/Documentos/SD/Projeto3/Componentes/RegisterFile.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1719093591283 "|SAD|RegisterFile:B_RF"}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1719093591500 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1719093591567 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719093591567 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1719093591588 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1719093591588 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1719093591588 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1719093591588 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719093591597 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 22 18:59:51 2024 " "Processing ended: Sat Jun 22 18:59:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719093591597 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719093591597 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719093591597 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719093591597 ""}
