git clone --depth 1 --no-tags https://github.com/AdrianRamosDS/DVVSD2019_OTONO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205207351
git clone --depth 1 --no-tags https://github.com/ezchi/uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206786138
git clone --depth 1 --no-tags https://github.com/alecmatthews/G8FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188769496
git clone --depth 1 --no-tags https://github.com/harishg1996/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188542914
git clone --depth 1 --no-tags https://github.com/WenhMa/zion-research.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188556143
git clone --depth 1 --no-tags https://github.com/yanxu97/cpu-cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191820306
git clone --depth 1 --no-tags https://github.com/gbruner7607/Mini-Risc-V-Uart-Srcs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192765885
git clone --depth 1 --no-tags https://github.com/RonnyZF/MESI_protocol_testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192410531
git clone --depth 1 --no-tags https://github.com/PSS1998/CPU-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195681800
git clone --depth 1 --no-tags https://github.com/github-4o/PeripheralTemplate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196677819
git clone --depth 1 --no-tags https://github.com/nnikolov3/FIFO_Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198111468
git clone --depth 1 --no-tags https://github.com/lapnd/uvm-1.1d.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203738491
git clone --depth 1 --no-tags https://github.com/JoseK21/ALU_SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205083665
git clone --depth 1 --no-tags https://github.com/digital-design-hq/Part-Library.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204626524
git clone --depth 1 --no-tags https://github.com/curbsy/ece_474.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208409029
git clone --depth 1 --no-tags https://github.com/rgliu/SystemVerilog-Samples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209421493
git clone --depth 1 --no-tags https://github.com/hamidhandid/ArchFinal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199158940
git clone --depth 1 --no-tags https://github.com/nnikolov3/Moore_FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199376762
git clone --depth 1 --no-tags https://github.com/michalz500/uec2-mistrz-klawiatury.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207917960
git clone --depth 1 --no-tags https://github.com/Hazlinda/Comparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194593853
git clone --depth 1 --no-tags https://github.com/GabrielOlem/ProjetoHardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208084562
git clone --depth 1 --no-tags https://github.com/lukamac/hwpe-color-converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191000477
git clone --depth 1 --no-tags https://github.com/Sawaphob/ponggame_finalproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187425430
git clone --depth 1 --no-tags https://github.com/wasim92007/systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192733213
git clone --depth 1 --no-tags https://github.com/islom247/Random-Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198220148
git clone --depth 1 --no-tags https://github.com/jasperhaward/MISC-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198320130
git clone --depth 1 --no-tags https://github.com/braamBeresford/32bitMipsSingleCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205930024
git clone --depth 1 --no-tags https://github.com/BillNace/18341_P3_NOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209653306
git clone --depth 1 --no-tags https://github.com/jcontrerasf/Modulos-ELO212.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205730768
git clone --depth 1 --no-tags https://github.com/xulan008/merge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202699982
git clone --depth 1 --no-tags https://github.com/halegchen/University-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210452522
git clone --depth 1 --no-tags https://github.com/AjiteshGupta/LC3-testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198400020
git clone --depth 1 --no-tags https://github.com/RCL-lab/NU_MASSIF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206181637
git clone --depth 1 --no-tags https://github.com/avrg-riscv/core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208269214
git clone --depth 1 --no-tags https://github.com/amirhbv/UT-CA-S98-CA4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188818328
git clone --depth 1 --no-tags https://github.com/nkami/billiard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193534129
git clone --depth 1 --no-tags https://github.com/rastadayon/MIPS-Pipeline-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187818915
git clone --depth 1 --no-tags https://github.com/kagg123/FPGA_Guitar_Hero.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188323759
git clone --depth 1 --no-tags https://github.com/usman-kakakhel/PipelinedProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188906878
git clone --depth 1 --no-tags https://github.com/arnfol/jpeg_mod.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191757256
git clone --depth 1 --no-tags https://github.com/smgl9/Muise_seminar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192244328
git clone --depth 1 --no-tags https://github.com/Jeremy9249/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194346029
git clone --depth 1 --no-tags https://github.com/Hazlinda/Full-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194588937
git clone --depth 1 --no-tags https://github.com/LeaFZ96/System-Verilog-Format-Compiler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194898306
git clone --depth 1 --no-tags https://github.com/curbsy/ece_272.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208413771
git clone --depth 1 --no-tags https://github.com/Mop-u/CDC-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204585696
git clone --depth 1 --no-tags https://github.com/Anand-Rao745/UpDownCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204086054
git clone --depth 1 --no-tags https://github.com/karimitani/ECE-437.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205725873
git clone --depth 1 --no-tags https://github.com/jerry-jho/udma_uart_lsu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205885397
git clone --depth 1 --no-tags https://github.com/calonso88/iir_csa_sub.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210192809
git clone --depth 1 --no-tags https://github.com/rothej/riscyverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202393853
git clone --depth 1 --no-tags https://github.com/Guelomon/Sesion-7-ELO212.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201684645
git clone --depth 1 --no-tags https://github.com/kedaizuo/learngit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210356542
git clone --depth 1 --no-tags https://github.com/at-haa/Arm-Multicycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195664391
git clone --depth 1 --no-tags https://github.com/JoseIuri/Aproximated-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201078327
git clone --depth 1 --no-tags https://github.com/tienshuoc/2D-maze-with-system-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188331150
git clone --depth 1 --no-tags https://github.com/charlzmerth/bomberman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188488503
git clone --depth 1 --no-tags https://github.com/neoH/examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189627424
git clone --depth 1 --no-tags https://github.com/MarkleyO/DesignProject271.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189111887
git clone --depth 1 --no-tags https://github.com/daniel-dmitrzak/Duck-Hunt-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199501166
git clone --depth 1 --no-tags https://github.com/gustcar/uvm-systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200113226
git clone --depth 1 --no-tags https://github.com/gpersyn/hackdac2018_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200159213
git clone --depth 1 --no-tags https://github.com/playbinary/hbm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198121700
git clone --depth 1 --no-tags https://github.com/cychotic/FPGA_Verilog_Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/189256955
git clone --depth 1 --no-tags https://github.com/pranithbottu/SuperMario_SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187668226
git clone --depth 1 --no-tags https://github.com/victormanu/ControladorVGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212008990
git clone --depth 1 --no-tags https://github.com/aaronferrucci/wwvbtx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199098138
git clone --depth 1 --no-tags https://github.com/digital-design-hq/I2C-master-peripheral.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202497396
git clone --depth 1 --no-tags https://github.com/Guelomon/Sesion-Lab-7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202019032
git clone --depth 1 --no-tags https://github.com/MarioPonce2910/verificacion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204074259
git clone --depth 1 --no-tags https://github.com/melt-umn/Oberon0LSP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204029913
git clone --depth 1 --no-tags https://github.com/kobo8924/RISCV_Pipline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207064537
git clone --depth 1 --no-tags https://github.com/izzul023/Izzul-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207390213
git clone --depth 1 --no-tags https://github.com/long-recruit2/safe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197770923
git clone --depth 1 --no-tags https://github.com/monurcan/sageintern.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197275806
git clone --depth 1 --no-tags https://github.com/A13X0150N/matrixMult.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192481264
git clone --depth 1 --no-tags https://github.com/arvindaru2/Maze-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193631707
git clone --depth 1 --no-tags https://github.com/0xD503/I2C-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187917338
git clone --depth 1 --no-tags https://github.com/haichuanxuken/Computer-Organization-and-Design--RISC-V-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/188638305
git clone --depth 1 --no-tags https://github.com/nimamg/Direct-Mapped-Cache-Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/190356416
git clone --depth 1 --no-tags https://github.com/hArtig4n/dynamic-cast-with-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203006796
git clone --depth 1 --no-tags https://github.com/syloog/pipelineProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195857800
git clone --depth 1 --no-tags https://github.com/vasschrys/MIPS_Multicycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208912694
git clone --depth 1 --no-tags https://github.com/jaquerinte/RISCV_RTCS_Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209021136
git clone --depth 1 --no-tags https://github.com/TinaHsing/Quantaser_RP_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211045707
git clone --depth 1 --no-tags https://github.com/syloog/nimgame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195856545
git clone --depth 1 --no-tags https://github.com/vmmc2/Jupiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198099065
git clone --depth 1 --no-tags https://github.com/PurdueSoCet/SoCET_OpenSource.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197633162
git clone --depth 1 --no-tags https://github.com/amiteee78/RTL_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206975633
git clone --depth 1 --no-tags https://github.com/konghongxin0/Neural_network-Interface-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208359517
git clone --depth 1 --no-tags https://github.com/ebertn/eece437processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208347512
git clone --depth 1 --no-tags https://github.com/ElectronicBatman/Generic-Mat-Mult.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204195237
git clone --depth 1 --no-tags https://github.com/sensille/flipper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196134165
git clone --depth 1 --no-tags https://github.com/kangjian888/color_filter_testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191878623
git clone --depth 1 --no-tags https://github.com/brimstone-/RISC-V_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205025108
git clone --depth 1 --no-tags https://github.com/MoltenKhor/RetiLogiche_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192076722
git clone --depth 1 --no-tags https://github.com/fyazici/max1000-template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195682919
git clone --depth 1 --no-tags https://github.com/anson-tanglu/HelloWorld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197485830
git clone --depth 1 --no-tags https://github.com/osamaadam/polymorphSV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198463984
git clone --depth 1 --no-tags https://github.com/XiFanHeNai/SweRV_Studying.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/187859107
