

================================================================
== Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s'
================================================================
* Date:           Tue May 13 20:25:41 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.019 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       55|  10.000 ns|  0.275 us|    2|   55|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |                                                                                |                                                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
        |                                    Instance                                    |                                Module                               |   min   |   max   |    min   |    max   | min | max |                   Type                   |
        +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |call_ln286_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_fu_131       |shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s              |        0|        0|      0 ns|      0 ns|    1|    1|                                       yes|
        |grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_fu_195  |dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s  |       51|       52|  0.255 us|  0.260 us|   50|   50|  loop rewind stp(delay=0 clock cycles(s))|
        +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     350|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     0|     570|    1724|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      76|    -|
|Register         |        -|     -|     383|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     953|    2150|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1080|  1700|  406256|  203128|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                    Instance                                    |                                Module                               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_fu_195  |dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s  |        0|   0|  569|  1540|    0|
    |call_ln286_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_fu_131       |shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s              |        0|   0|    1|   184|    0|
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                           |                                                                     |        0|   0|  570|  1724|    0|
    +--------------------------------------------------------------------------------+---------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln313_fu_360_p2             |         +|   0|  0|  39|          32|           1|
    |add_ln317_fu_407_p2             |         +|   0|  0|  39|          32|           1|
    |add_ln323_fu_424_p2             |         +|   0|  0|  39|          32|           1|
    |add_ln328_fu_377_p2             |         +|   0|  0|  39|          32|           1|
    |and_ln289_1_fu_319_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln289_fu_313_p2             |       and|   0|  0|   2|           1|           1|
    |ap_block_state4                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_223                |       and|   0|  0|   2|           1|           1|
    |ap_condition_377                |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op31_write_state4  |       and|   0|  0|   2|           1|           1|
    |grp_fu_253_p2                   |      icmp|   0|  0|  20|          32|           3|
    |icmp_ln289_2_fu_291_p2          |      icmp|   0|  0|  19|          30|           1|
    |icmp_ln289_3_fu_307_p2          |      icmp|   0|  0|  19|          30|           1|
    |icmp_ln289_fu_262_p2            |      icmp|   0|  0|  20|          32|           3|
    |icmp_ln313_fu_365_p2            |      icmp|   0|  0|  20|          32|           6|
    |icmp_ln317_fu_412_p2            |      icmp|   0|  0|  20|          32|           6|
    |select_ln323_fu_429_p3          |    select|   0|  0|  32|           1|           3|
    |select_ln328_fu_382_p3          |    select|   0|  0|  32|           1|           3|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 350|         324|          36|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  26|          5|    1|          5|
    |ap_phi_mux_storemerge_phi_fu_124_p4  |  14|          3|   32|         96|
    |layer2_out_blk_n                     |   9|          2|    1|          2|
    |pX_3                                 |   9|          2|   32|         64|
    |pY_3                                 |   9|          2|   32|         64|
    |sX_3                                 |   9|          2|   32|         64|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  76|         16|  130|        295|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                             Name                                            | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln289_1_reg_467                                                                          |   1|   0|    1|          0|
    |ap_CS_fsm                                                                                    |   4|   0|    4|          0|
    |grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_fu_195_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln289_reg_453                                                                           |   1|   0|    1|          0|
    |pX_3                                                                                         |  32|   0|   32|          0|
    |pY_3                                                                                         |  32|   0|   32|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_154        |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_155        |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_156        |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_157        |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_158        |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_159        |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_160        |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_161        |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_162        |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_163        |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_164        |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_165        |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_166        |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_167        |   8|   0|    8|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_168        |   8|   0|    8|          0|
    |res_out_V_10_reg_496                                                                         |   8|   0|    8|          0|
    |res_out_V_6_reg_476                                                                          |   8|   0|    8|          0|
    |res_out_V_7_reg_481                                                                          |   8|   0|    8|          0|
    |res_out_V_8_reg_486                                                                          |   8|   0|    8|          0|
    |res_out_V_9_reg_491                                                                          |   8|   0|    8|          0|
    |res_out_V_reg_471                                                                            |   8|   0|    8|          0|
    |sX_3                                                                                         |  32|   0|   32|          0|
    |sY_3                                                                                         |  32|   0|   32|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10                 |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11                 |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12                 |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13                 |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14                 |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15                 |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16                 |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17                 |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18                 |   8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19                 |   8|   0|    8|          0|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                        | 383|   0|  383|          0|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2>|  return value|
|p_read                     |   in|    8|     ap_none|                                                                 p_read|        scalar|
|layer2_out_din             |  out|   48|     ap_fifo|                                                             layer2_out|       pointer|
|layer2_out_num_data_valid  |   in|   12|     ap_fifo|                                                             layer2_out|       pointer|
|layer2_out_fifo_cap        |   in|   12|     ap_fifo|                                                             layer2_out|       pointer|
|layer2_out_full_n          |   in|    1|     ap_fifo|                                                             layer2_out|       pointer|
|layer2_out_write           |  out|    1|     ap_fifo|                                                             layer2_out|       pointer|
+---------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

