--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Mar 24 22:26:38 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     main
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk2 [get_nets \u3/line_7__N_375]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets \u1/clk_1mhz]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk_in_c]
            528 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 987.281ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \u1/cnt_write_i0_i2  (from clk_in_c +)
   Destination:    FD1P3IX    SP             \u1/num_delay_i0_i0  (to clk_in_c +)

   Delay:                  12.434ns  (27.4% logic, 72.6% route), 7 logic levels.

 Constraint Details:

     12.434ns data_path \u1/cnt_write_i0_i2 to \u1/num_delay_i0_i0 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 987.281ns

 Path Details: \u1/cnt_write_i0_i2 to \u1/num_delay_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u1/cnt_write_i0_i2 (from clk_in_c)
Route        21   e 1.888                                  \u1/cnt_write[2]
LUT4        ---     0.493              A to Z              \u1/i4141_2_lut_rep_348
Route         2   e 1.141                                  \u1/n14731
LUT4        ---     0.493              B to Z              \u1/mux_34_Mux_2_i62_3_lut_4_lut
Route         3   e 1.258                                  \u1/n10521
LUT4        ---     0.493              B to Z              \u1/i6025_3_lut_rep_298
Route         3   e 1.258                                  \u1/n14681
LUT4        ---     0.493              D to Z              \u1/i43_3_lut_rep_292_4_lut
Route         5   e 1.405                                  \u1/n14675
LUT4        ---     0.493              D to Z              \u1/i43_3_lut_rep_283_4_lut
Route         1   e 0.941                                  \u1/n14666
LUT4        ---     0.493              B to Z              \u1/i1_4_lut_adj_46
Route         2   e 1.141                                  \u1/clk_in_c_enable_97
                  --------
                   12.434  (27.4% logic, 72.6% route), 7 logic levels.


Passed:  The following path meets requirements by 987.281ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \u1/cnt_write_i0_i2  (from clk_in_c +)
   Destination:    FD1P3IX    SP             \u1/num_delay_i0_i3  (to clk_in_c +)

   Delay:                  12.434ns  (27.4% logic, 72.6% route), 7 logic levels.

 Constraint Details:

     12.434ns data_path \u1/cnt_write_i0_i2 to \u1/num_delay_i0_i3 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 987.281ns

 Path Details: \u1/cnt_write_i0_i2 to \u1/num_delay_i0_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u1/cnt_write_i0_i2 (from clk_in_c)
Route        21   e 1.888                                  \u1/cnt_write[2]
LUT4        ---     0.493              A to Z              \u1/i4141_2_lut_rep_348
Route         2   e 1.141                                  \u1/n14731
LUT4        ---     0.493              B to Z              \u1/mux_34_Mux_2_i62_3_lut_4_lut
Route         3   e 1.258                                  \u1/n10521
LUT4        ---     0.493              B to Z              \u1/i6025_3_lut_rep_298
Route         3   e 1.258                                  \u1/n14681
LUT4        ---     0.493              D to Z              \u1/i43_3_lut_rep_292_4_lut
Route         5   e 1.405                                  \u1/n14675
LUT4        ---     0.493              D to Z              \u1/i43_3_lut_rep_283_4_lut
Route         1   e 0.941                                  \u1/n14666
LUT4        ---     0.493              B to Z              \u1/i1_4_lut_adj_46
Route         2   e 1.141                                  \u1/clk_in_c_enable_97
                  --------
                   12.434  (27.4% logic, 72.6% route), 7 logic levels.


Passed:  The following path meets requirements by 987.284ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \u1/cnt_write_i0_i3  (from clk_in_c +)
   Destination:    FD1P3IX    SP             \u1/num_delay_i0_i0  (to clk_in_c +)

   Delay:                  12.431ns  (27.4% logic, 72.6% route), 7 logic levels.

 Constraint Details:

     12.431ns data_path \u1/cnt_write_i0_i3 to \u1/num_delay_i0_i0 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 987.284ns

 Path Details: \u1/cnt_write_i0_i3 to \u1/num_delay_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u1/cnt_write_i0_i3 (from clk_in_c)
Route        20   e 1.885                                  \u1/cnt_write[3]
LUT4        ---     0.493              B to Z              \u1/i4141_2_lut_rep_348
Route         2   e 1.141                                  \u1/n14731
LUT4        ---     0.493              B to Z              \u1/mux_34_Mux_2_i62_3_lut_4_lut
Route         3   e 1.258                                  \u1/n10521
LUT4        ---     0.493              B to Z              \u1/i6025_3_lut_rep_298
Route         3   e 1.258                                  \u1/n14681
LUT4        ---     0.493              D to Z              \u1/i43_3_lut_rep_292_4_lut
Route         5   e 1.405                                  \u1/n14675
LUT4        ---     0.493              D to Z              \u1/i43_3_lut_rep_283_4_lut
Route         1   e 0.941                                  \u1/n14666
LUT4        ---     0.493              B to Z              \u1/i1_4_lut_adj_46
Route         2   e 1.141                                  \u1/clk_in_c_enable_97
                  --------
                   12.431  (27.4% logic, 72.6% route), 7 logic levels.

Report: 12.719 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets \u3/line_7__N_375]       |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets \u1/clk_1mhz]            |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_in_c]                |  1000.000 ns|    12.719 ns|     7  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  5351 paths, 452 nets, and 1347 connections (50.8% coverage)


Peak memory: 80924672 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
