{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 2019, "design__instance__area": 40244.6, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 8, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.02007395587861538, "power__switching__total": 0.009795048274099827, "power__leakage__total": 5.124643962517439e-07, "power__total": 0.02986951731145382, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.27312711199119727, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.2731653036643245, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.6754241801474576, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.5537616077983845, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.675424, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 1.553762, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 8, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.28926137304171917, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.2892997867594576, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.164924190083954, "timing__setup__ws__corner:nom_ss_125C_4v50": -5.271945695881706, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -191.36918724677895, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -5.271945695881706, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.469405, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 65, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -5.271945, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 65, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 8, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.2655435668735641, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.26608535572490405, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.30820569191376807, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.58697581789855, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.308206, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 4.586976, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 8, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.26436706350109507, "clock__skew__worst_setup": 0.264610035816906, "timing__hold__ws": 0.30432851544636685, "timing__setup__ws": -5.466417695445609, "timing__hold__tns": 0, "timing__setup__tns": -200.18473489927334, "timing__hold__wns": 0, "timing__setup__wns": -5.466417695445609, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.304329, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 195, "timing__setup_r2r__ws": -5.466418, "timing__setup_r2r_vio__count": 195, "design__die__bbox": "0.0 0.0 294.525 312.445", "design__core__bbox": "6.72 15.68 287.28 294.0", "design__io": 109, "design__die__area": 92022.9, "design__core__area": 78085.5, "design__instance__count__stdcell": 2019, "design__instance__area__stdcell": 40244.6, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.515392, "design__instance__utilization__stdcell": 0.515392, "design__rows": 71, "design__rows:GF018hv5v_mcu_sc7": 71, "design__sites": 35571, "design__sites:GF018hv5v_mcu_sc7": 35571, "design__instance__count__class:tie_cell": 1, "design__instance__count__class:buffer": 46, "design__instance__count__class:inverter": 137, "design__instance__count__class:sequential_cell": 142, "design__instance__count__class:multi_input_combinational_cell": 787, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 107, "design__io__hpwl": 19368050, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 47854.8, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 221, "design__instance__count__class:clock_buffer": 19, "design__instance__count__class:clock_inverter": 13, "design__instance__count__setup_buffer": 100, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 1419, "route__net__special": 2, "route__drc_errors__iter:1": 244, "route__wirelength__iter:1": 52235, "route__drc_errors__iter:2": 37, "route__wirelength__iter:2": 51634, "route__drc_errors__iter:3": 21, "route__wirelength__iter:3": 51577, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 51538, "route__drc_errors": 0, "route__wirelength": 51538, "route__vias": 8453, "route__vias__singlecut": 8453, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 627.7, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 8, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.27086991749599404, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.2709737788628851, "timing__hold__ws__corner:min_tt_025C_5v00": 0.669348484473364, "timing__setup__ws__corner:min_tt_025C_5v00": 1.6442119242619153, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.669348, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 1.644212, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 8, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.28525890790244557, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.2852961003748224, "timing__hold__ws__corner:min_ss_125C_4v50": 1.1545560390083531, "timing__setup__ws__corner:min_ss_125C_4v50": -5.108996037502891, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -184.2350253391759, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -5.108996037502891, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.458969, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 65, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -5.108996, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 65, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 8, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.26436706350109507, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.264610035816906, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.30432851544636685, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.6449259087092445, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.304329, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 4.644926, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 8, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.27593286769838216, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.2759723361280238, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6826862601792189, "timing__setup__ws__corner:max_tt_025C_5v00": 1.4430030911940548, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.682686, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 1.443003, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 8, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.2940514304169365, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.29409106538003654, "timing__hold__ws__corner:max_ss_125C_4v50": 1.1504171274554942, "timing__setup__ws__corner:max_ss_125C_4v50": -5.466417695445609, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -200.18473489927334, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -5.466417695445609, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.48188, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 65, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -5.466418, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 65, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 8, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.2673318031499026, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.26785671661079097, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.31243286619958105, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.517923052438388, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.312433, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 4.517923, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99885, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99965, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00115035, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00105188, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000337348, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00105188, "design_powergrid__voltage__worst": 0.00105188, "design_powergrid__voltage__worst__net:VDD": 4.99885, "design_powergrid__drop__worst": 0.00115035, "design_powergrid__drop__worst__net:VDD": 0.00115035, "design_powergrid__voltage__worst__net:VSS": 0.00105188, "design_powergrid__drop__worst__net:VSS": 0.00105188, "ir__voltage__worst": 5, "ir__drop__avg": 0.000348, "ir__drop__worst": 0.00115, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}