#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55b4757bd140 .scope module, "tb_Pipeline_Design" "tb_Pipeline_Design" 2 107;
 .timescale 0 0;
v0x55b4757df680_0 .var "A", 3 0;
v0x55b4757df760_0 .var "B", 3 0;
v0x55b4757df820_0 .var "clock", 0 0;
v0x55b4757df8c0_0 .var "funcCode", 7 0;
v0x55b4757df960_0 .net "out", 0 0, L_0x55b4757dfe40;  1 drivers
S_0x55b4757bd2c0 .scope module, "PIPELINE" "PipelineDesign" 2 113, 2 92 0, S_0x55b4757bd140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 8 "funcCode"
    .port_info 2 /INPUT 4 "A"
    .port_info 3 /INPUT 4 "B"
    .port_info 4 /OUTPUT 1 "out"
v0x55b4757debe0_0 .net "A", 3 0, v0x55b4757df680_0;  1 drivers
v0x55b4757decf0_0 .net "AOUT", 3 0, v0x55b4757de040_0;  1 drivers
v0x55b4757dedb0_0 .net "B", 3 0, v0x55b4757df760_0;  1 drivers
v0x55b4757deed0_0 .net "BOUT", 3 0, v0x55b4757de200_0;  1 drivers
v0x55b4757def70_0 .net "OPOUT", 2 0, v0x55b4757de2c0_0;  1 drivers
v0x55b4757df060_0 .net "X", 3 0, v0x55b4757b9cf0_0;  1 drivers
v0x55b4757df150_0 .net "XOUT", 3 0, v0x55b4757dea50_0;  1 drivers
v0x55b4757df260_0 .net "clock", 0 0, v0x55b4757df820_0;  1 drivers
v0x55b4757df350_0 .net "cout", 0 0, v0x55b4757dcd10_0;  1 drivers
v0x55b4757df3f0_0 .net "funcCode", 7 0, v0x55b4757df8c0_0;  1 drivers
v0x55b4757df490_0 .net "opcode", 2 0, v0x55b4757dd2d0_0;  1 drivers
v0x55b4757df530_0 .net "out", 0 0, L_0x55b4757dfe40;  alias, 1 drivers
S_0x55b4757bd440 .scope module, "alu" "ALU" 2 102, 2 27 0, S_0x55b4757bd2c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "cout"
    .port_info 1 /OUTPUT 4 "X"
    .port_info 2 /INPUT 4 "A"
    .port_info 3 /INPUT 4 "B"
    .port_info 4 /INPUT 3 "opcode"
v0x55b4757b6810_0 .net "A", 3 0, v0x55b4757df680_0;  alias, 1 drivers
v0x55b4757b9c50_0 .net "B", 3 0, v0x55b4757df760_0;  alias, 1 drivers
v0x55b4757b9cf0_0 .var "X", 3 0;
v0x55b4757dcd10_0 .var "cout", 0 0;
v0x55b4757dcdd0_0 .net "opcode", 2 0, v0x55b4757dd2d0_0;  alias, 1 drivers
E_0x55b47579d870 .event edge, v0x55b4757b9c50_0, v0x55b4757b6810_0, v0x55b4757dcdd0_0;
S_0x55b4757dcfa0 .scope module, "enc" "ENCODER" 2 100, 2 1 0, S_0x55b4757bd2c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "opcode"
    .port_info 1 /INPUT 8 "funcCode"
v0x55b4757dd1d0_0 .net "funcCode", 7 0, v0x55b4757df8c0_0;  alias, 1 drivers
v0x55b4757dd2d0_0 .var "opcode", 2 0;
E_0x55b47579d630 .event edge, v0x55b4757dd1d0_0;
S_0x55b4757dd3d0 .scope module, "epg" "EvenParityGenerator" 2 104, 2 56 0, S_0x55b4757bd2c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "X"
L_0x55b4757b8f40 .functor XOR 1, L_0x55b4757dfaa0, L_0x55b4757dfb40, C4<0>, C4<0>;
L_0x55b4757b9a50 .functor XOR 1, L_0x55b4757b8f40, L_0x55b4757dfc30, C4<0>, C4<0>;
L_0x55b4757dfe40 .functor XOR 1, L_0x55b4757b9a50, L_0x55b4757dfd70, C4<0>, C4<0>;
v0x55b4757dd5d0_0 .net "X", 3 0, v0x55b4757dea50_0;  alias, 1 drivers
v0x55b4757dd6b0_0 .net *"_s1", 0 0, L_0x55b4757dfaa0;  1 drivers
v0x55b4757dd790_0 .net *"_s11", 0 0, L_0x55b4757dfd70;  1 drivers
v0x55b4757dd880_0 .net *"_s3", 0 0, L_0x55b4757dfb40;  1 drivers
v0x55b4757dd960_0 .net *"_s4", 0 0, L_0x55b4757b8f40;  1 drivers
v0x55b4757dda90_0 .net *"_s7", 0 0, L_0x55b4757dfc30;  1 drivers
v0x55b4757ddb70_0 .net *"_s8", 0 0, L_0x55b4757b9a50;  1 drivers
v0x55b4757ddc50_0 .net "out", 0 0, L_0x55b4757dfe40;  alias, 1 drivers
L_0x55b4757dfaa0 .part v0x55b4757dea50_0, 0, 1;
L_0x55b4757dfb40 .part v0x55b4757dea50_0, 1, 1;
L_0x55b4757dfc30 .part v0x55b4757dea50_0, 2, 1;
L_0x55b4757dfd70 .part v0x55b4757dea50_0, 3, 1;
S_0x55b4757ddd70 .scope module, "ppf" "Pipeline_First" 2 101, 2 63 0, S_0x55b4757bd2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "opcode"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 4 "AOUT"
    .port_info 5 /OUTPUT 4 "BOUT"
    .port_info 6 /OUTPUT 3 "OPOUT"
v0x55b4757ddf60_0 .net "A", 3 0, v0x55b4757df680_0;  alias, 1 drivers
v0x55b4757de040_0 .var "AOUT", 3 0;
v0x55b4757de100_0 .net "B", 3 0, v0x55b4757df760_0;  alias, 1 drivers
v0x55b4757de200_0 .var "BOUT", 3 0;
v0x55b4757de2c0_0 .var "OPOUT", 2 0;
v0x55b4757de3f0_0 .net "clk", 0 0, v0x55b4757df820_0;  alias, 1 drivers
v0x55b4757de4b0_0 .net "opcode", 2 0, v0x55b4757dd2d0_0;  alias, 1 drivers
E_0x55b4757bb720 .event posedge, v0x55b4757de3f0_0;
S_0x55b4757de6e0 .scope module, "pps" "Pipeline_Second" 2 103, 2 81 0, S_0x55b4757bd2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 4 "X"
    .port_info 2 /OUTPUT 4 "XOUT"
v0x55b4757de970_0 .net "X", 3 0, v0x55b4757b9cf0_0;  alias, 1 drivers
v0x55b4757dea50_0 .var "XOUT", 3 0;
v0x55b4757deaf0_0 .net "clock", 0 0, v0x55b4757df820_0;  alias, 1 drivers
    .scope S_0x55b4757dcfa0;
T_0 ;
    %wait E_0x55b47579d630;
    %load/vec4 v0x55b4757dd1d0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55b4757dd2d0_0, 0, 3;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55b4757dd1d0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55b4757dd2d0_0, 0, 3;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x55b4757dd1d0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55b4757dd2d0_0, 0, 3;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x55b4757dd1d0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55b4757dd2d0_0, 0, 3;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x55b4757dd1d0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55b4757dd2d0_0, 0, 3;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x55b4757dd1d0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55b4757dd2d0_0, 0, 3;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x55b4757dd1d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55b4757dd2d0_0, 0, 3;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x55b4757dd1d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55b4757dd2d0_0, 0, 3;
T_0.14 ;
T_0.13 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55b4757ddd70;
T_1 ;
    %wait E_0x55b4757bb720;
    %load/vec4 v0x55b4757de4b0_0;
    %assign/vec4 v0x55b4757de2c0_0, 0;
    %load/vec4 v0x55b4757ddf60_0;
    %assign/vec4 v0x55b4757de040_0, 0;
    %load/vec4 v0x55b4757de100_0;
    %assign/vec4 v0x55b4757de200_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55b4757bd440;
T_2 ;
    %wait E_0x55b47579d870;
    %load/vec4 v0x55b4757dcdd0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x55b4757b6810_0;
    %pad/u 5;
    %load/vec4 v0x55b4757b9c50_0;
    %pad/u 5;
    %add;
    %split/vec4 4;
    %store/vec4 v0x55b4757b9cf0_0, 0, 4;
    %store/vec4 v0x55b4757dcd10_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55b4757dcdd0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x55b4757b6810_0;
    %pad/u 5;
    %load/vec4 v0x55b4757b9c50_0;
    %pad/u 5;
    %sub;
    %split/vec4 4;
    %store/vec4 v0x55b4757b9cf0_0, 0, 4;
    %store/vec4 v0x55b4757dcd10_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55b4757dcdd0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x55b4757b6810_0;
    %pad/u 5;
    %load/vec4 v0x55b4757b9c50_0;
    %pad/u 5;
    %xor;
    %split/vec4 4;
    %store/vec4 v0x55b4757b9cf0_0, 0, 4;
    %store/vec4 v0x55b4757dcd10_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x55b4757dcdd0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x55b4757b6810_0;
    %pad/u 5;
    %load/vec4 v0x55b4757b9c50_0;
    %pad/u 5;
    %or;
    %split/vec4 4;
    %store/vec4 v0x55b4757b9cf0_0, 0, 4;
    %store/vec4 v0x55b4757dcd10_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x55b4757dcdd0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v0x55b4757b6810_0;
    %pad/u 5;
    %load/vec4 v0x55b4757b9c50_0;
    %pad/u 5;
    %and;
    %split/vec4 4;
    %store/vec4 v0x55b4757b9cf0_0, 0, 4;
    %store/vec4 v0x55b4757dcd10_0, 0, 1;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x55b4757dcdd0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0x55b4757b6810_0;
    %pad/u 5;
    %load/vec4 v0x55b4757b9c50_0;
    %pad/u 5;
    %nor;
    %split/vec4 4;
    %store/vec4 v0x55b4757b9cf0_0, 0, 4;
    %store/vec4 v0x55b4757dcd10_0, 0, 1;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x55b4757dcdd0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0x55b4757b6810_0;
    %pad/u 5;
    %load/vec4 v0x55b4757b9c50_0;
    %pad/u 5;
    %nand;
    %split/vec4 4;
    %store/vec4 v0x55b4757b9cf0_0, 0, 4;
    %store/vec4 v0x55b4757dcd10_0, 0, 1;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0x55b4757dcdd0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v0x55b4757b6810_0;
    %pad/u 5;
    %load/vec4 v0x55b4757b9c50_0;
    %pad/u 5;
    %xnor;
    %split/vec4 4;
    %store/vec4 v0x55b4757b9cf0_0, 0, 4;
    %store/vec4 v0x55b4757dcd10_0, 0, 1;
T_2.14 ;
T_2.13 ;
T_2.11 ;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55b4757de6e0;
T_3 ;
    %wait E_0x55b4757bb720;
    %load/vec4 v0x55b4757de970_0;
    %assign/vec4 v0x55b4757dea50_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55b4757bd140;
T_4 ;
    %delay 2, 0;
    %load/vec4 v0x55b4757df820_0;
    %inv;
    %store/vec4 v0x55b4757df820_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55b4757bd140;
T_5 ;
    %vpi_call 2 119 "$monitor", $time, " A = %b, B = %b, Function Code = %b, OpCode = %b, AOut = %b, BOut = %b, OpOut = %b, X = %b, Carry = %b, XOut = %b, Output = %b.", v0x55b4757df680_0, v0x55b4757df760_0, v0x55b4757df8c0_0, v0x55b4757df490_0, v0x55b4757decf0_0, v0x55b4757deed0_0, v0x55b4757def70_0, v0x55b4757df060_0, v0x55b4757df350_0, v0x55b4757df150_0, v0x55b4757df960_0 {0 0 0};
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b4757df820_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55b4757df680_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55b4757df760_0, 0, 4;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x55b4757df8c0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0x55b4757df8c0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x55b4757df8c0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x55b4757df8c0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x55b4757df8c0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x55b4757df8c0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x55b4757df8c0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x55b4757df8c0_0, 0, 8;
    %delay 50, 0;
    %vpi_call 2 129 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "PipelineDesign.v";
