# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../DDR_CT_TEST_OV.srcs/sources_1/bd/DDR_CT_TEST_OV/ipshared/ec67/hdl" --include "../../../../DDR_CT_TEST_OV.srcs/sources_1/bd/DDR_CT_TEST_OV/ipshared/8c62/hdl" --include "../../../../DDR_CT_TEST_OV.srcs/sources_1/bd/DDR_CT_TEST_OV/ipshared/c923" --include "C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../DDR_CT_TEST_OV.srcs/sources_1/bd/DDR_CT_TEST_OV/ip/DDR_CT_TEST_OV_processing_system7_0_0/sim/DDR_CT_TEST_OV_processing_system7_0_0.v" \
"../../../../DDR_CT_TEST_OV.srcs/sources_1/bd/DDR_CT_TEST_OV/ip/DDR_CT_TEST_OV_xbar_0/sim/DDR_CT_TEST_OV_xbar_0.v" \
"../../../../DDR_CT_TEST_OV.srcs/sources_1/bd/DDR_CT_TEST_OV/ip/DDR_CT_TEST_OV_xlconcat_0_0/sim/DDR_CT_TEST_OV_xlconcat_0_0.v" \
"../../../../DDR_CT_TEST_OV.srcs/sources_1/bd/DDR_CT_TEST_OV/ip/DDR_CT_TEST_OV_clk_wiz_0_0/DDR_CT_TEST_OV_clk_wiz_0_0_clk_wiz.v" \
"../../../../DDR_CT_TEST_OV.srcs/sources_1/bd/DDR_CT_TEST_OV/ip/DDR_CT_TEST_OV_clk_wiz_0_0/DDR_CT_TEST_OV_clk_wiz_0_0.v" \
"../../../../DDR_CT_TEST_OV.srcs/sources_1/bd/DDR_CT_TEST_OV/ip/DDR_CT_TEST_OV_xlslice_0_0/sim/DDR_CT_TEST_OV_xlslice_0_0.v" \
"../../../../DDR_CT_TEST_OV.srcs/sources_1/bd/DDR_CT_TEST_OV/ip/DDR_CT_TEST_OV_xlslice_0_1/sim/DDR_CT_TEST_OV_xlslice_0_1.v" \
"../../../../DDR_CT_TEST_OV.srcs/sources_1/bd/DDR_CT_TEST_OV/ip/DDR_CT_TEST_OV_auto_pc_0/sim/DDR_CT_TEST_OV_auto_pc_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
