Analysis & Synthesis report for DE1_SoC
Mon May 04 19:33:15 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Partition Status Summary
  7. Dependent File Changes for Partition Top
  8. Partition for Top-Level Resource Utilization by Entity
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Parameter Settings for User Entity Instance: Top-level Entity: |ALUnit
 11. Partition Dependent Files
 12. Post-Synthesis Netlist Statistics for Top Partition
 13. Port Connectivity Checks: "shiftll:sll1|mux2_1:m23"
 14. Port Connectivity Checks: "shiftll:sll1|mux2_1:m22"
 15. Port Connectivity Checks: "shiftll:sll1|mux2_1:m21"
 16. Port Connectivity Checks: "shiftll:sll1|mux2_1:m20"
 17. Port Connectivity Checks: "shiftll:sll1|mux2_1:m11"
 18. Port Connectivity Checks: "shiftll:sll1|mux2_1:m10"
 19. Port Connectivity Checks: "shiftll:sll1|mux2_1:m00"
 20. Port Connectivity Checks: "setLT:slt1|subtract:sub1"
 21. Port Connectivity Checks: "addition:add1|adder_subtractor:a1|adder16b:a0|lookAhead4b:LCU16bit"
 22. Port Connectivity Checks: "addition:add1|adder_subtractor:a1|adder16b:a0|adder4b:a0|lookAhead4b:LCU4bit"
 23. Port Connectivity Checks: "addition:add1|adder_subtractor:a1"
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages
 26. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon May 04 19:33:15 2015       ;
; Quartus II 64-Bit Version       ; 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name                   ; DE1_SoC                                     ;
; Top-level Entity Name           ; ALUnit                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A until Partition Merge                   ;
; Total registers                 ; N/A until Partition Merge                   ;
; Total pins                      ; N/A until Partition Merge                   ;
; Total virtual pins              ; N/A until Partition Merge                   ;
; Total block memory bits         ; N/A until Partition Merge                   ;
; Total DSP Blocks                ; N/A until Partition Merge                   ;
; Total HSSI RX PCSs              ; N/A until Partition Merge                   ;
; Total HSSI PMA RX Deserializers ; N/A until Partition Merge                   ;
; Total HSSI TX PCSs              ; N/A until Partition Merge                   ;
; Total HSSI PMA TX Serializers   ; N/A until Partition Merge                   ;
; Total PLLs                      ; N/A until Partition Merge                   ;
; Total DLLs                      ; N/A until Partition Merge                   ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ALUnit             ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+---------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------+---------+
; File Name with User-Entered Path            ; Used in Netlist ; File Type                    ; File Name with Absolute Path                              ; Library ;
+---------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------+---------+
; sourceCode/lookAhead4b.v                    ; yes             ; User Verilog HDL File        ; U:/EE471/Lab3/sourceCode/lookAhead4b.v                    ;         ;
; sourceCode/fullAdder1b.v                    ; yes             ; User Verilog HDL File        ; U:/EE471/Lab3/sourceCode/fullAdder1b.v                    ;         ;
; sourceCode/adder4b.v                        ; yes             ; User Verilog HDL File        ; U:/EE471/Lab3/sourceCode/adder4b.v                        ;         ;
; sourceCode/Implementation Details/mux2_1.sv ; yes             ; User SystemVerilog HDL File  ; U:/EE471/Lab3/sourceCode/Implementation Details/mux2_1.sv ;         ;
; sourceCode/xorGate.v                        ; yes             ; User Verilog HDL File        ; U:/EE471/Lab3/sourceCode/xorGate.v                        ;         ;
; sourceCode/subtract.v                       ; yes             ; User Verilog HDL File        ; U:/EE471/Lab3/sourceCode/subtract.v                       ;         ;
; sourceCode/shiftll.v                        ; yes             ; User Verilog HDL File        ; U:/EE471/Lab3/sourceCode/shiftll.v                        ;         ;
; sourceCode/setLT.v                          ; yes             ; User Verilog HDL File        ; U:/EE471/Lab3/sourceCode/setLT.v                          ;         ;
; sourceCode/orGate.v                         ; yes             ; User Verilog HDL File        ; U:/EE471/Lab3/sourceCode/orGate.v                         ;         ;
; sourceCode/andGate.v                        ; yes             ; User Verilog HDL File        ; U:/EE471/Lab3/sourceCode/andGate.v                        ;         ;
; sourceCode/ALUnit.sv                        ; yes             ; User SystemVerilog HDL File  ; U:/EE471/Lab3/sourceCode/ALUnit.sv                        ;         ;
; sourceCode/addition.v                       ; yes             ; User Verilog HDL File        ; U:/EE471/Lab3/sourceCode/addition.v                       ;         ;
; sourceCode/adder16b.v                       ; yes             ; User Verilog HDL File        ; U:/EE471/Lab3/sourceCode/adder16b.v                       ;         ;
; sourceCode/adder_subtractor.v               ; yes             ; User Verilog HDL File        ; U:/EE471/Lab3/sourceCode/adder_subtractor.v               ;         ;
+---------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------+---------+


+--------------------------------------------------------+
; Partition Status Summary                               ;
+----------------+-------------+-------------------------+
; Partition Name ; Synthesized ; Reason                  ;
+----------------+-------------+-------------------------+
; Top            ; yes         ; Dependent files changed ;
+----------------+-------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition Top                                                                                             ;
+------------+--------------------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy  ; File Name          ; Relative Location ; Change   ; Old                              ; New                              ;
+------------+--------------------+-------------------+----------+----------------------------------+----------------------------------+
; setLT:slt1 ; sourceCode/setLT.v ; Project Directory ; Checksum ; 1111dbf5b89ba83d7c402e5fe1644514 ; 83f1869539c9c5702c79f036ac3a2f07 ;
+------------+--------------------+-------------------+----------+----------------------------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                 ;
+--------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node           ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                    ; Library Name ;
+--------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------+--------------+
; |ALUnit                              ; 174 (46)          ; 36 (36)      ; 0                 ; 2          ; 0    ; 0            ; |ALUnit                                                                                ; work         ;
;    |addition:add1|                   ; 100 (11)          ; 0 (0)        ; 0                 ; 2          ; 0    ; 0            ; |ALUnit|addition:add1                                                                  ; work         ;
;       |adder_subtractor:a1|          ; 89 (1)            ; 0 (0)        ; 0                 ; 2          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1                                              ; work         ;
;          |adder16b:a0|               ; 43 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a0                                  ; work         ;
;             |adder4b:a0|             ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a0|adder4b:a0                       ; work         ;
;                |fullAdder1b:a3|      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a0|adder4b:a0|fullAdder1b:a3        ; work         ;
;                |lookAhead4b:LCU4bit| ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a0|adder4b:a0|lookAhead4b:LCU4bit   ; work         ;
;             |adder4b:a12|            ; 7 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a0|adder4b:a12                      ; work         ;
;                |fullAdder1b:a0|      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a0|adder4b:a12|fullAdder1b:a0       ; work         ;
;                |fullAdder1b:a1|      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a0|adder4b:a12|fullAdder1b:a1       ; work         ;
;                |fullAdder1b:a2|      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a0|adder4b:a12|fullAdder1b:a2       ; work         ;
;                |fullAdder1b:a3|      ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a0|adder4b:a12|fullAdder1b:a3       ; work         ;
;                |lookAhead4b:LCU4bit| ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a0|adder4b:a12|lookAhead4b:LCU4bit  ; work         ;
;             |adder4b:a4|             ; 8 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a0|adder4b:a4                       ; work         ;
;                |fullAdder1b:a1|      ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a0|adder4b:a4|fullAdder1b:a1        ; work         ;
;                |fullAdder1b:a2|      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a0|adder4b:a4|fullAdder1b:a2        ; work         ;
;                |fullAdder1b:a3|      ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a0|adder4b:a4|fullAdder1b:a3        ; work         ;
;                |lookAhead4b:LCU4bit| ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a0|adder4b:a4|lookAhead4b:LCU4bit   ; work         ;
;             |adder4b:a8|             ; 13 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a0|adder4b:a8                       ; work         ;
;                |fullAdder1b:a0|      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a0|adder4b:a8|fullAdder1b:a0        ; work         ;
;                |fullAdder1b:a1|      ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a0|adder4b:a8|fullAdder1b:a1        ; work         ;
;                |fullAdder1b:a2|      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a0|adder4b:a8|fullAdder1b:a2        ; work         ;
;                |fullAdder1b:a3|      ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a0|adder4b:a8|fullAdder1b:a3        ; work         ;
;                |lookAhead4b:LCU4bit| ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a0|adder4b:a8|lookAhead4b:LCU4bit   ; work         ;
;             |lookAhead4b:LCU16bit|   ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a0|lookAhead4b:LCU16bit             ; work         ;
;          |adder16b:a16|              ; 45 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a16                                 ; work         ;
;             |adder4b:a0|             ; 9 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a16|adder4b:a0                      ; work         ;
;                |fullAdder1b:a0|      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a16|adder4b:a0|fullAdder1b:a0       ; work         ;
;                |fullAdder1b:a1|      ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a16|adder4b:a0|fullAdder1b:a1       ; work         ;
;                |fullAdder1b:a2|      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a16|adder4b:a0|fullAdder1b:a2       ; work         ;
;                |fullAdder1b:a3|      ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a16|adder4b:a0|fullAdder1b:a3       ; work         ;
;                |lookAhead4b:LCU4bit| ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a16|adder4b:a0|lookAhead4b:LCU4bit  ; work         ;
;             |adder4b:a12|            ; 10 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a16|adder4b:a12                     ; work         ;
;                |fullAdder1b:a0|      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a16|adder4b:a12|fullAdder1b:a0      ; work         ;
;                |fullAdder1b:a1|      ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a16|adder4b:a12|fullAdder1b:a1      ; work         ;
;                |fullAdder1b:a2|      ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a16|adder4b:a12|fullAdder1b:a2      ; work         ;
;                |fullAdder1b:a3|      ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a16|adder4b:a12|fullAdder1b:a3      ; work         ;
;                |lookAhead4b:LCU4bit| ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a16|adder4b:a12|lookAhead4b:LCU4bit ; work         ;
;             |adder4b:a4|             ; 9 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a16|adder4b:a4                      ; work         ;
;                |fullAdder1b:a0|      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a16|adder4b:a4|fullAdder1b:a0       ; work         ;
;                |fullAdder1b:a1|      ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a16|adder4b:a4|fullAdder1b:a1       ; work         ;
;                |fullAdder1b:a2|      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a16|adder4b:a4|fullAdder1b:a2       ; work         ;
;                |fullAdder1b:a3|      ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a16|adder4b:a4|fullAdder1b:a3       ; work         ;
;                |lookAhead4b:LCU4bit| ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a16|adder4b:a4|lookAhead4b:LCU4bit  ; work         ;
;             |adder4b:a8|             ; 10 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a16|adder4b:a8                      ; work         ;
;                |fullAdder1b:a0|      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a16|adder4b:a8|fullAdder1b:a0       ; work         ;
;                |fullAdder1b:a1|      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a16|adder4b:a8|fullAdder1b:a1       ; work         ;
;                |fullAdder1b:a2|      ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a16|adder4b:a8|fullAdder1b:a2       ; work         ;
;                |fullAdder1b:a3|      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a16|adder4b:a8|fullAdder1b:a3       ; work         ;
;                |lookAhead4b:LCU4bit| ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a16|adder4b:a8|lookAhead4b:LCU4bit  ; work         ;
;             |lookAhead4b:LCU16bit|   ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|addition:add1|adder_subtractor:a1|adder16b:a16|lookAhead4b:LCU16bit            ; work         ;
;    |shiftll:sll1|                    ; 28 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|shiftll:sll1                                                                   ; work         ;
;       |mux2_1:Level2Loop[10].m2x|    ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|shiftll:sll1|mux2_1:Level2Loop[10].m2x                                         ; work         ;
;       |mux2_1:Level2Loop[11].m2x|    ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|shiftll:sll1|mux2_1:Level2Loop[11].m2x                                         ; work         ;
;       |mux2_1:Level2Loop[12].m2x|    ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|shiftll:sll1|mux2_1:Level2Loop[12].m2x                                         ; work         ;
;       |mux2_1:Level2Loop[13].m2x|    ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|shiftll:sll1|mux2_1:Level2Loop[13].m2x                                         ; work         ;
;       |mux2_1:Level2Loop[14].m2x|    ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|shiftll:sll1|mux2_1:Level2Loop[14].m2x                                         ; work         ;
;       |mux2_1:Level2Loop[15].m2x|    ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|shiftll:sll1|mux2_1:Level2Loop[15].m2x                                         ; work         ;
;       |mux2_1:Level2Loop[16].m2x|    ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|shiftll:sll1|mux2_1:Level2Loop[16].m2x                                         ; work         ;
;       |mux2_1:Level2Loop[17].m2x|    ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|shiftll:sll1|mux2_1:Level2Loop[17].m2x                                         ; work         ;
;       |mux2_1:Level2Loop[18].m2x|    ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|shiftll:sll1|mux2_1:Level2Loop[18].m2x                                         ; work         ;
;       |mux2_1:Level2Loop[19].m2x|    ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|shiftll:sll1|mux2_1:Level2Loop[19].m2x                                         ; work         ;
;       |mux2_1:Level2Loop[20].m2x|    ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|shiftll:sll1|mux2_1:Level2Loop[20].m2x                                         ; work         ;
;       |mux2_1:Level2Loop[21].m2x|    ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|shiftll:sll1|mux2_1:Level2Loop[21].m2x                                         ; work         ;
;       |mux2_1:Level2Loop[22].m2x|    ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|shiftll:sll1|mux2_1:Level2Loop[22].m2x                                         ; work         ;
;       |mux2_1:Level2Loop[23].m2x|    ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|shiftll:sll1|mux2_1:Level2Loop[23].m2x                                         ; work         ;
;       |mux2_1:Level2Loop[24].m2x|    ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|shiftll:sll1|mux2_1:Level2Loop[24].m2x                                         ; work         ;
;       |mux2_1:Level2Loop[25].m2x|    ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|shiftll:sll1|mux2_1:Level2Loop[25].m2x                                         ; work         ;
;       |mux2_1:Level2Loop[26].m2x|    ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|shiftll:sll1|mux2_1:Level2Loop[26].m2x                                         ; work         ;
;       |mux2_1:Level2Loop[27].m2x|    ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|shiftll:sll1|mux2_1:Level2Loop[27].m2x                                         ; work         ;
;       |mux2_1:Level2Loop[28].m2x|    ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|shiftll:sll1|mux2_1:Level2Loop[28].m2x                                         ; work         ;
;       |mux2_1:Level2Loop[29].m2x|    ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|shiftll:sll1|mux2_1:Level2Loop[29].m2x                                         ; work         ;
;       |mux2_1:Level2Loop[4].m2x|     ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|shiftll:sll1|mux2_1:Level2Loop[4].m2x                                          ; work         ;
;       |mux2_1:Level2Loop[5].m2x|     ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|shiftll:sll1|mux2_1:Level2Loop[5].m2x                                          ; work         ;
;       |mux2_1:Level2Loop[6].m2x|     ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|shiftll:sll1|mux2_1:Level2Loop[6].m2x                                          ; work         ;
;       |mux2_1:Level2Loop[7].m2x|     ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|shiftll:sll1|mux2_1:Level2Loop[7].m2x                                          ; work         ;
;       |mux2_1:Level2Loop[8].m2x|     ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|shiftll:sll1|mux2_1:Level2Loop[8].m2x                                          ; work         ;
;       |mux2_1:Level2Loop[9].m2x|     ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|shiftll:sll1|mux2_1:Level2Loop[9].m2x                                          ; work         ;
;       |mux2_1:m22|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|shiftll:sll1|mux2_1:m22                                                        ; work         ;
;       |mux2_1:m23|                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ALUnit|shiftll:sll1|mux2_1:m23                                                        ; work         ;
+--------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |ALUnit|busOut[0]~reg0     ;
; 11:1               ; 25 bits   ; 175 LEs       ; 50 LEs               ; 125 LEs                ; Yes        ; |ALUnit|busOut[6]~reg0     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ALUnit ;
+----------------+----------------------------------+--------------------+
; Parameter Name ; Value                            ; Type               ;
+----------------+----------------------------------+--------------------+
; nul            ; 00000000000000000000000000000000 ; Unsigned Binary    ;
; NOP            ; 000                              ; Unsigned Binary    ;
; ADD            ; 001                              ; Unsigned Binary    ;
; SUB            ; 010                              ; Unsigned Binary    ;
; AND            ; 011                              ; Unsigned Binary    ;
; OR             ; 100                              ; Unsigned Binary    ;
; XOR            ; 101                              ; Unsigned Binary    ;
; SLT            ; 110                              ; Unsigned Binary    ;
; SLL            ; 111                              ; Unsigned Binary    ;
+----------------+----------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                    ;
+---------------------------------------------+-------------------+---------+----------------------------------+
; File                                        ; Location          ; Library ; Checksum                         ;
+---------------------------------------------+-------------------+---------+----------------------------------+
; sourceCode/adder16b.v                       ; Project Directory ; work    ; f4c1bdb6c6280fa5775f55baa8f15d08 ;
; sourceCode/adder4b.v                        ; Project Directory ; work    ; 6332d1719ae98341747970c864aed041 ;
; sourceCode/adder_subtractor.v               ; Project Directory ; work    ; c0eb3f99cfa7720c101f627102decb6e ;
; sourceCode/addition.v                       ; Project Directory ; work    ; 2516282e5e6530f268d621a632665883 ;
; sourceCode/ALUnit.sv                        ; Project Directory ; work    ; 3346a51af95811e0469069e01e4d7b8f ;
; sourceCode/andGate.v                        ; Project Directory ; work    ; 0d8774e536eaeda610ecfe734fd8a64a ;
; sourceCode/fullAdder1b.v                    ; Project Directory ; work    ; 421c7e95cc27b72f3dc03ee040fe48e9 ;
; sourceCode/Implementation Details/mux2_1.sv ; Project Directory ; work    ; 05a801f1a50d6b4bec1c6436ede71f8a ;
; sourceCode/lookAhead4b.v                    ; Project Directory ; work    ; 78187ac6638c961fc47f14892370063e ;
; sourceCode/orGate.v                         ; Project Directory ; work    ; 0ea9c14521913d8299ddcd50a16233ff ;
; sourceCode/setLT.v                          ; Project Directory ; work    ; 83f1869539c9c5702c79f036ac3a2f07 ;
; sourceCode/shiftll.v                        ; Project Directory ; work    ; b9e8fa64fb39e72369e228df5df91708 ;
; sourceCode/subtract.v                       ; Project Directory ; work    ; 85d085bb66ffe0d7b36d3960cd6263b8 ;
; sourceCode/xorGate.v                        ; Project Directory ; work    ; ace3dbcc605c8d68ef53fecb80a75c25 ;
+---------------------------------------------+-------------------+---------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 36                          ;
;     SCLR SLD          ; 25                          ;
;     plain             ; 11                          ;
; arriav_lcell_comb     ; 174                         ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 172                         ;
;         2 data inputs ; 23                          ;
;         3 data inputs ; 34                          ;
;         4 data inputs ; 20                          ;
;         5 data inputs ; 28                          ;
;         6 data inputs ; 67                          ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 104                         ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 4.17                        ;
+-----------------------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shiftll:sll1|mux2_1:m23"                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shiftll:sll1|mux2_1:m22"                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shiftll:sll1|mux2_1:m21"                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shiftll:sll1|mux2_1:m20"                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shiftll:sll1|mux2_1:m11"                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shiftll:sll1|mux2_1:m10"                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shiftll:sll1|mux2_1:m00"                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; i1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "setLT:slt1|subtract:sub1"                                                                    ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; busSUB[30..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zSUB          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oSUB          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cSUB          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; nSUB          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "addition:add1|adder_subtractor:a1|adder16b:a0|lookAhead4b:LCU16bit"                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c[4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "addition:add1|adder_subtractor:a1|adder16b:a0|adder4b:a0|lookAhead4b:LCU4bit"       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c[4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "addition:add1|adder_subtractor:a1" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; sel  ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Mon May 04 19:33:00 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file sourcecode/sram2kby16.v
    Info (12023): Found entity 1: SRAM2Kby16
Info (12021): Found 1 design units, including 1 entities, in source file sourcecode/registerfile.sv
    Info (12023): Found entity 1: registerFile
Info (12021): Found 1 design units, including 1 entities, in source file sourcecode/lookahead4b.v
    Info (12023): Found entity 1: lookAhead4b
Info (12021): Found 1 design units, including 1 entities, in source file sourcecode/fulladder1b.v
    Info (12023): Found entity 1: fullAdder1b
Info (12021): Found 2 design units, including 2 entities, in source file sourcecode/de1_soc.v
    Info (12023): Found entity 1: DE1_SoC
    Info (12023): Found entity 2: SendP2SBufferTestbench
Info (12021): Found 1 design units, including 1 entities, in source file sourcecode/adder4b.v
    Info (12023): Found entity 1: adder4b
Info (12021): Found 1 design units, including 1 entities, in source file sourcecode/implementation details/mux2_1.sv
    Info (12023): Found entity 1: mux2_1
Info (12021): Found 1 design units, including 1 entities, in source file sourcecode/implementation details/dflipflop.sv
    Info (12023): Found entity 1: DFlipFlop
Info (12021): Found 1 design units, including 1 entities, in source file sourcecode/xorgate.v
    Info (12023): Found entity 1: xorGate
Info (12021): Found 1 design units, including 1 entities, in source file sourcecode/subtract.v
    Info (12023): Found entity 1: subtract
Info (12021): Found 1 design units, including 1 entities, in source file sourcecode/shiftll.v
    Info (12023): Found entity 1: shiftll
Info (12021): Found 1 design units, including 1 entities, in source file sourcecode/setlt.v
    Info (12023): Found entity 1: setLT
Info (12021): Found 1 design units, including 1 entities, in source file sourcecode/orgate.v
    Info (12023): Found entity 1: orGate
Info (12021): Found 1 design units, including 1 entities, in source file sourcecode/andgate.v
    Info (12023): Found entity 1: andGate
Info (12021): Found 1 design units, including 1 entities, in source file sourcecode/alunit.sv
    Info (12023): Found entity 1: ALUnit
Info (12021): Found 1 design units, including 1 entities, in source file sourcecode/addition.v
    Info (12023): Found entity 1: addition
Info (12021): Found 1 design units, including 1 entities, in source file sourcecode/adder16b.v
    Info (12023): Found entity 1: adder16b
Info (12021): Found 1 design units, including 1 entities, in source file sourcecode/adder_subtractor.v
    Info (12023): Found entity 1: adder_subtractor
Info (12127): Elaborating entity "ALUnit" for the top level hierarchy
Info (12128): Elaborating entity "addition" for hierarchy "addition:add1"
Info (12128): Elaborating entity "adder_subtractor" for hierarchy "addition:add1|adder_subtractor:a1"
Info (12128): Elaborating entity "mux2_1" for hierarchy "addition:add1|adder_subtractor:a1|mux2_1:AddorSubtract[0].choose1"
Info (12128): Elaborating entity "adder16b" for hierarchy "addition:add1|adder_subtractor:a1|adder16b:a0"
Info (12128): Elaborating entity "adder4b" for hierarchy "addition:add1|adder_subtractor:a1|adder16b:a0|adder4b:a0"
Info (12128): Elaborating entity "fullAdder1b" for hierarchy "addition:add1|adder_subtractor:a1|adder16b:a0|adder4b:a0|fullAdder1b:a0"
Info (12128): Elaborating entity "lookAhead4b" for hierarchy "addition:add1|adder_subtractor:a1|adder16b:a0|adder4b:a0|lookAhead4b:LCU4bit"
Info (12128): Elaborating entity "subtract" for hierarchy "subtract:sub1"
Info (12128): Elaborating entity "andGate" for hierarchy "andGate:and1"
Info (12128): Elaborating entity "orGate" for hierarchy "orGate:or1"
Info (12128): Elaborating entity "xorGate" for hierarchy "xorGate:xor1"
Info (12128): Elaborating entity "setLT" for hierarchy "setLT:slt1"
Info (12128): Elaborating entity "shiftll" for hierarchy "shiftll:sll1"
Info (12205): 1 design partition requires Analysis and Synthesis
    Info (12211): Partition "Top" requires synthesis because there were changes to its dependent source files
Info (12209): No design partitions will skip synthesis in the current incremental compilation
Info (13014): Ignored 2 buffer(s)
    Info (13019): Ignored 2 SOFT buffer(s)
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "nns" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cns" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ons" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "zns" feeding internal logic into a wire
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Info (286030): Timing-Driven Synthesis is running
Info (21057): Implemented 280 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 68 input pins
    Info (21059): Implemented 36 output pins
    Info (21061): Implemented 174 logic cells
    Info (21062): Implemented 2 DSP elements
Info (144001): Generated suppressed messages file U:/EE471/Lab3/output_files/DE1_SoC.map.smsg
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 639 megabytes
    Info: Processing ended: Mon May 04 19:33:16 2015
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in U:/EE471/Lab3/output_files/DE1_SoC.map.smsg.


