/// Auto-generated register definitions for I2SC0
/// Device: ATSAMV71N20B
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::samv71::atsamv71n20b::i2sc0 {

// ============================================================================
// I2SC0 - Inter-IC Sound Controller
// Base Address: 0x4008C000
// ============================================================================

/// I2SC0 Register Structure
struct I2SC0_Registers {

    /// Control Register
    /// Offset: 0x0000
    /// Access: write-only
    volatile uint32_t CR;

    /// Mode Register
    /// Offset: 0x0004
    volatile uint32_t MR;

    /// Status Register
    /// Offset: 0x0008
    /// Access: read-only
    volatile uint32_t SR;

    /// Status Clear Register
    /// Offset: 0x000C
    /// Access: write-only
    volatile uint32_t SCR;

    /// Status Set Register
    /// Offset: 0x0010
    /// Access: write-only
    volatile uint32_t SSR;

    /// Interrupt Enable Register
    /// Offset: 0x0014
    /// Access: write-only
    volatile uint32_t IER;

    /// Interrupt Disable Register
    /// Offset: 0x0018
    /// Access: write-only
    volatile uint32_t IDR;

    /// Interrupt Mask Register
    /// Offset: 0x001C
    /// Access: read-only
    volatile uint32_t IMR;

    /// Receiver Holding Register
    /// Offset: 0x0020
    /// Access: read-only
    volatile uint32_t RHR;

    /// Transmitter Holding Register
    /// Offset: 0x0024
    /// Access: write-only
    volatile uint32_t THR;
};

static_assert(sizeof(I2SC0_Registers) >= 40, "I2SC0_Registers size mismatch");

/// I2SC0 peripheral instance
constexpr I2SC0_Registers* I2SC0 = 
    reinterpret_cast<I2SC0_Registers*>(0x4008C000);

}  // namespace alloy::hal::atmel::samv71::atsamv71n20b::i2sc0
