// Seed: 1600533378
module module_0 (
    output wire id_0
);
  wire id_2;
  ;
  assign id_0 = ~1;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output supply1 id_2,
    output wand id_3,
    output supply0 id_4
);
  logic id_6;
  ;
  assign id_2 = id_6;
  module_0 modCall_1 (id_2);
  assign id_6 = 1;
endmodule
module module_2 #(
    parameter id_1 = 32'd43
) (
    _id_1,
    id_2
);
  output wire id_2;
  input wire _id_1;
  wire [id_1 : -1  <<  id_1] id_3;
  wire id_4;
endmodule
module module_3 #(
    parameter id_15 = 32'd92,
    parameter id_2  = 32'd50,
    parameter id_5  = 32'd57
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output logic [7:0] id_10;
  output wire id_9;
  inout wire id_8;
  input logic [7:0] id_7;
  output wire id_6;
  inout wire _id_5;
  input wire id_4;
  output wand id_3;
  input wire _id_2;
  input wire id_1;
  logic [7:0] id_11;
  if (1) assign id_3 = -1;
  assign id_10#(-1) [-1] = 1;
  integer id_12;
  logic id_13;
  wire id_14;
  ;
  wire _id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22;
  reg [1 : -1] id_23;
  reg id_24;
  ;
  wire [id_5 : 1] id_25;
  localparam id_26 = 1 % 1, id_27 = id_8;
  id_28 :
  assert property (@(posedge id_26) -1)
  else begin : LABEL_0
    $clog2(id_27);
    ;
    SystemTFIdentifier(id_21, id_22);
    id_24 <= {id_2{id_17}};
    id_23 <= id_11;
    id_11[-1] <= ((id_7[id_15]));
  end
  wire  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ;
  module_2 modCall_1 (
      id_27,
      id_9
  );
endmodule
