// Seed: 1179604370
module module_0 (
    output tri  id_0,
    input  tri1 id_1,
    output wor  id_2,
    output wand id_3
);
  logic id_5;
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    output tri1 id_2,
    input wire id_3,
    input wire id_4,
    output tri0 id_5,
    input tri0 id_6,
    input tri id_7,
    input supply1 id_8
);
  final $clog2(34);
  ;
  assign id_5 = -1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.id_3 = 0;
  logic id_10;
  assign id_10 = id_4;
endmodule
