{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702243917983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702243917984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 16:31:57 2023 " "Processing started: Sun Dec 10 16:31:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702243917984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702243917984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_86 -c VGA_86 " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_86 -c VGA_86" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702243917984 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1702243918385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_86.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_86.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_86-shell " "Found design unit 1: VGA_86-shell" {  } { { "VGA_86.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702243926594 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_86 " "Found entity 1: VGA_86" {  } { { "VGA_86.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702243926594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702243926594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_86_image.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_86_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_86_image-behave " "Found design unit 1: VGA_86_image-behave" {  } { { "VGA_86_image.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702243926596 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_86_image " "Found entity 1: VGA_86_image" {  } { { "VGA_86_image.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702243926596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702243926596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_40.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_40.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_40-SYN " "Found design unit 1: clock_40-SYN" {  } { { "clock_40.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702243926598 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_40 " "Found entity 1: clock_40" {  } { { "clock_40.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702243926598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702243926598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_86_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_86_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_86_TB-sim " "Found design unit 1: VGA_86_TB-sim" {  } { { "VGA_86_tb.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702243926599 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_86_TB " "Found entity 1: VGA_86_TB" {  } { { "VGA_86_tb.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702243926599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702243926599 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_86 " "Elaborating entity \"VGA_86\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702243926636 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_50 VGA_86.vhd(35) " "Verilog HDL or VHDL warning at VGA_86.vhd(35): object \"clock_50\" assigned a value but never read" {  } { { "VGA_86.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702243926636 "|VGA_86"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clock_40 VGA_86.vhd(36) " "VHDL Signal Declaration warning at VGA_86.vhd(36): used implicit default value for signal \"clock_40\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VGA_86.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702243926636 "|VGA_86"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_86_image VGA_86_image:VGA_86_image " "Elaborating entity \"VGA_86_image\" for hierarchy \"VGA_86_image:VGA_86_image\"" {  } { { "VGA_86.vhd" "VGA_86_image" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702243926637 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "frame_count VGA_86_image.vhd(60) " "Verilog HDL or VHDL warning at VGA_86_image.vhd(60): object \"frame_count\" assigned a value but never read" {  } { { "VGA_86_image.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702243926638 "|VGA_86|VGA_86_image:VGA_86_image"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_frame VGA_86_image.vhd(61) " "Verilog HDL or VHDL warning at VGA_86_image.vhd(61): object \"new_frame\" assigned a value but never read" {  } { { "VGA_86_image.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702243926638 "|VGA_86|VGA_86_image:VGA_86_image"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_vs GND " "Pin \"vga_vs\" is stuck at GND" {  } { { "VGA_86.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702243926980 "|VGA_86|vga_vs"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_hs GND " "Pin \"vga_hs\" is stuck at GND" {  } { { "VGA_86.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702243926980 "|VGA_86|vga_hs"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[3\] VCC " "Pin \"vga_r\[3\]\" is stuck at VCC" {  } { { "VGA_86.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702243926980 "|VGA_86|vga_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[2\] VCC " "Pin \"vga_r\[2\]\" is stuck at VCC" {  } { { "VGA_86.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702243926980 "|VGA_86|vga_r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[1\] VCC " "Pin \"vga_r\[1\]\" is stuck at VCC" {  } { { "VGA_86.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702243926980 "|VGA_86|vga_r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[0\] GND " "Pin \"vga_r\[0\]\" is stuck at GND" {  } { { "VGA_86.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702243926980 "|VGA_86|vga_r[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[3\] VCC " "Pin \"vga_g\[3\]\" is stuck at VCC" {  } { { "VGA_86.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702243926980 "|VGA_86|vga_g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[2\] VCC " "Pin \"vga_g\[2\]\" is stuck at VCC" {  } { { "VGA_86.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702243926980 "|VGA_86|vga_g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[1\] VCC " "Pin \"vga_g\[1\]\" is stuck at VCC" {  } { { "VGA_86.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702243926980 "|VGA_86|vga_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[0\] GND " "Pin \"vga_g\[0\]\" is stuck at GND" {  } { { "VGA_86.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702243926980 "|VGA_86|vga_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[3\] VCC " "Pin \"vga_b\[3\]\" is stuck at VCC" {  } { { "VGA_86.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702243926980 "|VGA_86|vga_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[2\] VCC " "Pin \"vga_b\[2\]\" is stuck at VCC" {  } { { "VGA_86.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702243926980 "|VGA_86|vga_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[1\] VCC " "Pin \"vga_b\[1\]\" is stuck at VCC" {  } { { "VGA_86.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702243926980 "|VGA_86|vga_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[0\] GND " "Pin \"vga_b\[0\]\" is stuck at GND" {  } { { "VGA_86.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702243926980 "|VGA_86|vga_b[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702243926980 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702243927097 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702243927097 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "max10_clk1_50 " "No output dependent on input pin \"max10_clk1_50\"" {  } { { "VGA_86.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702243927127 "|VGA_86|max10_clk1_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "No output dependent on input pin \"key\[0\]\"" {  } { { "VGA_86.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702243927127 "|VGA_86|key[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702243927127 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702243927127 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702243927127 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702243927127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702243927146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 16:32:07 2023 " "Processing ended: Sun Dec 10 16:32:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702243927146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702243927146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702243927146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702243927146 ""}
